I 000048 55 1797          1620812648318 sumator
(_unit VHDL (sumator_numere_8_biti 0 9 (sumator 0 15 ))
  (_version v33)
  (_time 1620812648318 2021.05.12 12:44:08)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812648308)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_AUX ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((SUM)(SUMA_AUX)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000048 55 1797          1620812677055 sumator
(_unit VHDL (sumator_numere_8_biti 0 9 (sumator 0 15 ))
  (_version v33)
  (_time 1620812677054 2021.05.12 12:44:37)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812648308)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_AUX ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((SUM)(SUMA_AUX)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1939          1620812677132 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620812677131 2021.05.12 12:44:37)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812677128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_AUX ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_AUX(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000048 55 1797          1620812716100 sumator
(_unit VHDL (sumator_numere_8_biti 0 9 (sumator 0 15 ))
  (_version v33)
  (_time 1620812716100 2021.05.12 12:45:16)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812648308)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_AUX ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((SUM)(SUMA_AUX)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1939          1620812716186 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620812716185 2021.05.12 12:45:16)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812677128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_AUX ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_AUX(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 7775          1620812716271 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620812716270 2021.05.12 12:45:16)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812716260)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1314 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1314 0 25 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 89 (_component sumator_numere_8_biti )
    (_port
      ((A)(REG1))
      ((B)(REG2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 90 (_component sumator_numere_8_biti )
    (_port
      ((A)(REG3))
      ((B)(REG4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 91 (_component sumator_numere_9_biti )
    (_port
      ((A)(SUM1))
      ((B)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNG ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REG1 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_signal (_internal REG2 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_signal (_internal REG3 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_signal (_internal REG4 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 31 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNG-1}~downto~0}~13 0 38 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNG-4}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNG-4}~downto~0}~13 0 39 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 40 (_process 0 ((i 2)))))
    (_variable (_internal J ~extSTD.STANDARD.INTEGER 0 41 (_process 0 ((i 0)))))
    (_variable (_internal I ~extSTD.STANDARD.INTEGER 0 41 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-2}~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-5}~downto~1}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-6}~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~{LUNG-4}}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 36 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(6)(2)(4)(1)(0)(7)(5)))))
      (STEP2(_architecture 1 0 93 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1797          1620812721676 sumator
(_unit VHDL (sumator_numere_8_biti 0 9 (sumator 0 15 ))
  (_version v33)
  (_time 1620812721676 2021.05.12 12:45:21)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812648308)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_AUX ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((SUM)(SUMA_AUX)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1939          1620812721762 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620812721761 2021.05.12 12:45:21)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812677128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_AUX ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_AUX(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 7775          1620812721848 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620812721848 2021.05.12 12:45:21)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812716260)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1314 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1314 0 25 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 89 (_component sumator_numere_8_biti )
    (_port
      ((A)(REG1))
      ((B)(REG2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 90 (_component sumator_numere_8_biti )
    (_port
      ((A)(REG3))
      ((B)(REG4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 91 (_component sumator_numere_9_biti )
    (_port
      ((A)(SUM1))
      ((B)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNG ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REG1 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_signal (_internal REG2 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_signal (_internal REG3 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_signal (_internal REG4 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 31 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNG-1}~downto~0}~13 0 38 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNG-4}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNG-4}~downto~0}~13 0 39 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 40 (_process 0 ((i 2)))))
    (_variable (_internal J ~extSTD.STANDARD.INTEGER 0 41 (_process 0 ((i 0)))))
    (_variable (_internal I ~extSTD.STANDARD.INTEGER 0 41 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-2}~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-5}~downto~1}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-6}~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~{LUNG-4}}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 36 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(2)(7)(4)(5)(6)(1)(0)))))
      (STEP2(_architecture 1 0 93 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620812991594 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620812991593 2021.05.12 12:49:51)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1939          1620812991678 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620812991677 2021.05.12 12:49:51)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812677128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_AUX ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_AUX(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 7671          1620812991763 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620812991763 2021.05.12 12:49:51)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812716260)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1314 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1314 0 25 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 89 (_component sumator_numere_8_biti )
    (_port
      ((A)(REG1))
      ((B)(REG2))
      ((SUM)(SUM1))
    )
  )
  (_instantiation PAS2 0 90 (_component sumator_numere_8_biti )
    (_port
      ((A)(REG3))
      ((B)(REG4))
      ((SUM)(SUM2))
    )
  )
  (_instantiation PAS3 0 91 (_component sumator_numere_9_biti )
    (_port
      ((A)(SUM1))
      ((B)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNG ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REG1 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_signal (_internal REG2 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_signal (_internal REG3 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_signal (_internal REG4 ~std_logic_vector{7~downto~0}~1316 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 31 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNG-1}~downto~0}~13 0 38 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNG-4}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNG-4}~downto~0}~13 0 39 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 40 (_process 0 ((i 2)))))
    (_variable (_internal J ~extSTD.STANDARD.INTEGER 0 41 (_process 0 ((i 0)))))
    (_variable (_internal I ~extSTD.STANDARD.INTEGER 0 41 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~1}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-2}~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-5}~downto~1}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-6}~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~{LUNG-4}}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 36 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(4)(5)(7)(0)(2)(1)(6)))))
      (STEP2(_architecture 1 0 93 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . secventa_medie 13 -1
  )
)
I 000049 55 1955          1620813035512 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620813035512 2021.05.12 12:50:35)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000048 55 1810          1620813038294 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620813038294 2021.05.12 12:50:38)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000048 55 1810          1620813123378 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620813123378 2021.05.12 12:52:03)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620813123459 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620813123458 2021.05.12 12:52:03)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 7817          1620813123542 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620813123542 2021.05.12 12:52:03)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812716260)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 92 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REG1))
      ((SUMA2)(REG2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 93 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REG3))
      ((SUMA2)(REG4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 94 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNG ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REG1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REG2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REG3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REG4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNG-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNG-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNG-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal J ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal I ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~1}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-2}~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-5}~downto~1}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-6}~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~{LUNG-4}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(4)(1)(5)(7)(2)(6)(0)))))
      (STEP2(_architecture 1 0 96 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . secventa_medie 13 -1
  )
)
I 000055 55 7936          1620816395451 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620816395450 2021.05.12 13:46:35)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812716260)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 99 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REG1))
      ((SUMA2)(REG2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 100 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REG3))
      ((SUMA2)(REG4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 101 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNG ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REG1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REG2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REG3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REG4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNG-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNG-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNG-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal J ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal I ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~1}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-2}~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-5}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-6}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~{LUNG-4}}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(6)(4)(5)(7)(0)(1)(2)))))
      (STEP2(_architecture 1 0 103 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620816423620 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620816423619 2021.05.12 13:47:03)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620816423701 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620816423700 2021.05.12 13:47:03)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 7936          1620816423782 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620816423782 2021.05.12 13:47:03)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812716260)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 99 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REG1))
      ((SUMA2)(REG2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 100 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REG3))
      ((SUMA2)(REG4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 101 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNG ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REG1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REG2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REG3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REG4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNG-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNG-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNG-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal J ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal I ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~1}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-2}~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-5}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-6}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~{LUNG-4}}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(2)(5)(6)(1)(0)(7)(4)))))
      (STEP2(_architecture 1 0 103 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620816540210 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620816540209 2021.05.12 13:49:00)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620816540293 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620816540292 2021.05.12 13:49:00)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 7976          1620816540375 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620816540374 2021.05.12 13:49:00)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812716260)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 99 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 100 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 101 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNG ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNG-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNG-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNG-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal J ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal I ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~1}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-2}~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-5}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-6}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~{LUNG-4}}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(0)(6)(7)(4)(5)(2)(1)))))
      (STEP2(_architecture 1 0 103 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620816590254 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620816590253 2021.05.12 13:49:50)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620816590335 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620816590334 2021.05.12 13:49:50)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 7981          1620816590416 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620816590415 2021.05.12 13:49:50)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812716260)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 99 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 100 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 101 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNG ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNG-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNG-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNG-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNG-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNG-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~1}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-2}~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-5}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-6}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNG-1}{{LUNG-1}~downto~{LUNG-4}}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(4)(7)(6)(1)(5)(2)(0)))))
      (STEP2(_architecture 1 0 103 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620816667447 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620816667447 2021.05.12 13:51:07)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620816667528 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620816667527 2021.05.12 13:51:07)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000048 55 1810          1620816675286 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620816675285 2021.05.12 13:51:15)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620816675365 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620816675364 2021.05.12 13:51:15)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8035          1620816675452 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620816675451 2021.05.12 13:51:15)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816675441)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 99 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 100 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 101 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(0)(6)(1)(5)(2)(4)(7)))))
      (STEP2(_architecture 1 0 103 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620816683651 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620816683650 2021.05.12 13:51:23)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620816683733 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620816683732 2021.05.12 13:51:23)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8024          1620816683811 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620816683811 2021.05.12 13:51:23)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816675441)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 99 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 100 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 101 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~138 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~138 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~138 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~138 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1310 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1310 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1312 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1313 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(2)(7)(0)(1)(5)(4)(6)(10)(11)(12)))))
      (STEP2(_architecture 1 0 103 (_process (_simple)(_target(9)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620816751266 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620816751265 2021.05.12 13:52:31)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620816751348 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620816751347 2021.05.12 13:52:31)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8044          1620816751432 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620816751431 2021.05.12 13:52:31)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816751420)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 99 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 100 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 101 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(5)(6)(1)(2)(4)(7)(0)))))
      (STEP2(_architecture 1 0 103 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620824698960 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620824698959 2021.05.12 16:04:58)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620824699047 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620824699046 2021.05.12 16:04:59)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8044          1620824699133 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620824699133 2021.05.12 16:04:59)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816751420)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 99 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 100 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 101 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(5)(1)(2)(4)(7)(6)(0)))))
      (STEP2(_architecture 1 0 103 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620825711282 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620825711281 2021.05.12 16:21:51)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620825711372 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620825711371 2021.05.12 16:21:51)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000048 55 1810          1620825717170 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620825717169 2021.05.12 16:21:57)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620825717256 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620825717256 2021.05.12 16:21:57)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8045          1620825717346 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620825717345 2021.05.12 16:21:57)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816751420)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 104 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 105 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 106 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(0)(5)(4)(1)(2)(6)(7)))))
      (STEP2(_architecture 1 0 108 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620826420237 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620826420236 2021.05.12 16:33:40)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620826420325 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620826420324 2021.05.12 16:33:40)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8045          1620826420409 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620826420409 2021.05.12 16:33:40)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816751420)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 104 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 105 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 106 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(2)(1)(4)(0)(6)(7)(5)))))
      (STEP2(_architecture 1 0 108 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2262          1620826420493 Arhitectura
(_unit VHDL (numarator 0 5 (arhitectura 0 16 ))
  (_version v33)
  (_time 1620826420492 2021.05.12 16:33:40)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826420487)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_port (_internal load ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 20 (_process 0 (_string \"0000"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(5))(_sensitivity(2)(1)(0))(_read(5)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620826517630 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620826517630 2021.05.12 16:35:17)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620826517718 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620826517717 2021.05.12 16:35:17)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8045          1620826517806 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620826517805 2021.05.12 16:35:17)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816751420)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 104 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 105 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 106 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(0)(7)(2)(4)(5)(1)(6)(10)(11)(12)))))
      (STEP2(_architecture 1 0 108 (_process (_simple)(_target(9)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2185          1620826517887 Arhitectura
(_unit VHDL (numarator 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620826517886 2021.05.12 16:35:17)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826517881)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620826565934 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620826565933 2021.05.12 16:36:05)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620826566023 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620826566022 2021.05.12 16:36:06)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8045          1620826566110 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620826566110 2021.05.12 16:36:06)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816751420)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 104 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 105 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 106 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(0)(4)(1)(5)(2)(6)(7)))))
      (STEP2(_architecture 1 0 108 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
V 000052 55 2185          1620826566193 Arhitectura
(_unit VHDL (numarator 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620826566192 2021.05.12 16:36:06)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826517881)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620826583166 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620826583165 2021.05.12 16:36:23)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620826583251 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620826583250 2021.05.12 16:36:23)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8045          1620826583339 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620826583338 2021.05.12 16:36:23)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816751420)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 104 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 105 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 106 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(10)(11)(12)(4)(6)(5)(7)(0)(1)(2)))))
      (STEP2(_architecture 1 0 108 (_process (_simple)(_target(17(d_3_0))(18(d_3_0))(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620826583419 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620826583418 2021.05.12 16:36:23)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620826600080 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620826600079 2021.05.12 16:36:40)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620826600167 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620826600167 2021.05.12 16:36:40)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8045          1620826600254 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620826600253 2021.05.12 16:36:40)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816751420)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 104 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 105 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 106 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(4)(1)(2)(6)(7)(5)(0)(10)(11)(12)))))
      (STEP2(_architecture 1 0 108 (_process (_simple)(_target(9)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620826600336 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620826600335 2021.05.12 16:36:40)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620826678628 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620826678627 2021.05.12 16:37:58)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620826678709 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620826678708 2021.05.12 16:37:58)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8045          1620826678799 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620826678798 2021.05.12 16:37:58)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816751420)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 104 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 105 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 106 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 41 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 42 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 43 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 44 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 39 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(2)(5)(4)(6)(7)(1)(0)(10)(11)(12)))))
      (STEP2(_architecture 1 0 108 (_process (_simple)(_target(9)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620826678884 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620826678883 2021.05.12 16:37:58)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620827017416 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827017415 2021.05.12 16:43:37)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827017508 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827017507 2021.05.12 16:43:37)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620827017611 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827017610 2021.05.12 16:43:37)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620827129260 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827129259 2021.05.12 16:45:29)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827129348 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827129347 2021.05.12 16:45:29)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620827129433 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827129433 2021.05.12 16:45:29)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620827158990 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827158990 2021.05.12 16:45:58)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827159076 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827159075 2021.05.12 16:45:59)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620827159172 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827159171 2021.05.12 16:45:59)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620827219711 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827219711 2021.05.12 16:46:59)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827219791 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827219790 2021.05.12 16:46:59)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620827219891 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827219890 2021.05.12 16:46:59)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620827233409 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827233408 2021.05.12 16:47:13)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827233502 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827233501 2021.05.12 16:47:13)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620827233601 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827233600 2021.05.12 16:47:13)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620827343489 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827343488 2021.05.12 16:49:03)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827343576 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827343575 2021.05.12 16:49:03)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620827343663 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827343662 2021.05.12 16:49:03)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620827425011 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827425011 2021.05.12 16:50:25)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827425099 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827425098 2021.05.12 16:50:25)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8398          1620827425186 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 16 ))
  (_version v33)
  (_time 1620827425185 2021.05.12 16:50:25)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620816751420)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 20 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 27 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 106 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 107 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 108 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 42 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 43 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 44 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 45 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 45 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 46 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 40 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(3))(_read(2)(7)(4)(1)(5)(0)(6)(10)(11)(12)))))
      (STEP2(_architecture 1 0 110 (_process (_simple)(_target(9)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620827425266 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827425265 2021.05.12 16:50:25)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620827682597 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827682596 2021.05.12 16:54:42)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827682684 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827682683 2021.05.12 16:54:42)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620827682777 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827682776 2021.05.12 16:54:42)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620827690782 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827690782 2021.05.12 16:54:50)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827690870 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827690869 2021.05.12 16:54:50)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8676          1620827690960 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620827690959 2021.05.12 16:54:50)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620827690945)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 112 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 113 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 114 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(4)(2)(0)(1)(5)(6)(7)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 116 (_process (_simple)(_target(9)(18(d_3_0))(19(d_3_0)))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620827691041 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827691040 2021.05.12 16:54:51)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620827706989 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827706989 2021.05.12 16:55:06)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827707079 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827707078 2021.05.12 16:55:07)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8676          1620827707168 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620827707168 2021.05.12 16:55:07)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620827690945)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 112 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 113 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 114 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(4)(5)(6)(7)(0)(2)(1)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 116 (_process (_simple)(_target(9)(18(d_3_0))(19(d_3_0)))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620827707250 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827707249 2021.05.12 16:55:07)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000055 55 8676          1620827748663 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620827748662 2021.05.12 16:55:48)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620827690945)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 112 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 113 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 114 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(11)(12)(13)(20)(2)(4)(5)(0)(6)(7)(1)))))
      (STEP2(_architecture 1 0 116 (_process (_simple)(_target(18(d_3_0))(19(d_3_0))(9))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620827950518 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827950517 2021.05.12 16:59:10)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827950610 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827950609 2021.05.12 16:59:10)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8676          1620827950698 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620827950698 2021.05.12 16:59:10)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620827690945)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 112 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 113 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 114 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(0)(1)(2)(4)(5)(7)(6)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 116 (_process (_simple)(_target(9)(18(d_3_0))(19(d_3_0)))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620827950780 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827950779 2021.05.12 16:59:10)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620827960657 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620827960657 2021.05.12 16:59:20)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620827960745 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620827960744 2021.05.12 16:59:20)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8676          1620827960835 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620827960835 2021.05.12 16:59:20)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620827690945)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 112 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 113 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 114 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(2)(7)(1)(0)(4)(5)(6)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 116 (_process (_simple)(_target(9)(18(d_3_0))(19(d_3_0)))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620827960917 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620827960916 2021.05.12 16:59:20)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620828054536 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620828054536 2021.05.12 17:00:54)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620828054626 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620828054625 2021.05.12 17:00:54)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620828054713 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620828054712 2021.05.12 17:00:54)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620828064320 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620828064320 2021.05.12 17:01:04)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620828064409 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620828064408 2021.05.12 17:01:04)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8678          1620828064499 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620828064499 2021.05.12 17:01:04)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620827690945)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(7)(1)(0)(4)(5)(2)(6)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(9)(18(d_3_0))(19(d_3_0)))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620828064580 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620828064579 2021.05.12 17:01:04)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620828072824 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620828072824 2021.05.12 17:01:12)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620828072911 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620828072910 2021.05.12 17:01:12)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8678          1620828073001 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620828073000 2021.05.12 17:01:13)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620827690945)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(7)(5)(6)(4)(0)(2)(1)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(9)(18(d_3_0))(19(d_3_0)))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620828073082 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620828073082 2021.05.12 17:01:13)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620828324714 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620828324713 2021.05.12 17:05:24)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620828324806 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620828324805 2021.05.12 17:05:24)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8678          1620828324896 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620828324895 2021.05.12 17:05:24)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620827690945)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(0)(4)(2)(7)(1)(5)(6)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(9)(18(d_3_0))(19(d_3_0)))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620828324979 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620828324978 2021.05.12 17:05:24)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620828639410 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620828639409 2021.05.12 17:10:39)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620828639499 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620828639498 2021.05.12 17:10:39)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8678          1620828639594 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620828639594 2021.05.12 17:10:39)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620827690945)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(2)(1)(0)(4)(6)(5)(7)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(18(d_3_0))(19(d_3_0))(9))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620828639679 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620828639679 2021.05.12 17:10:39)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620829550490 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829550490 2021.05.12 17:25:50)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829550576 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829550575 2021.05.12 17:25:50)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620829550672 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829550671 2021.05.12 17:25:50)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620829569524 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829569524 2021.05.12 17:26:09)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829569610 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829569609 2021.05.12 17:26:09)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620829569696 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829569695 2021.05.12 17:26:09)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620829581581 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829581580 2021.05.12 17:26:21)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829581665 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829581664 2021.05.12 17:26:21)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620829581751 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829581751 2021.05.12 17:26:21)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000049 55 1955          1620829583376 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829583376 2021.05.12 17:26:23)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000048 55 1810          1620829587138 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829587137 2021.05.12 17:26:27)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829587223 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829587222 2021.05.12 17:26:27)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620829587310 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829587309 2021.05.12 17:26:27)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000055 55 8568          1620829625678 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620829625678 2021.05.12 17:27:05)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620829542463)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1312 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal NR1 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR2 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR3 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR4 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1314 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1315 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(7)(8)(9)(10)(16)(6))(_sensitivity(3))(_read(7)(8)(9)(16)(17)(18)(19)(20)(0)(1)(2)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(14(d_3_0))(15(d_3_0))(5))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000048 55 1810          1620829628055 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829628054 2021.05.12 17:27:08)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829628141 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829628140 2021.05.12 17:27:08)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8568          1620829628232 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620829628231 2021.05.12 17:27:08)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620829542463)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1312 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal NR1 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR2 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR3 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR4 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1314 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1315 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(6)(7)(8)(9)(10)(16))(_sensitivity(3))(_read(0)(2)(1)(7)(8)(9)(16)(17)(18)(19)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(5)(14(d_3_0))(15(d_3_0)))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620829628312 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829628312 2021.05.12 17:27:08)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620829636556 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829636556 2021.05.12 17:27:16)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829636642 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829636641 2021.05.12 17:27:16)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8568          1620829636730 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620829636729 2021.05.12 17:27:16)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620829542463)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1312 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal NR1 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR2 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR3 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR4 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1314 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1315 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(6)(7)(8)(9)(10)(16))(_sensitivity(3))(_read(0)(2)(1)(7)(8)(9)(16)(17)(18)(19)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(5)(14(d_3_0))(15(d_3_0)))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620829636809 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829636808 2021.05.12 17:27:16)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620829682706 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829682705 2021.05.12 17:28:02)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829682791 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829682790 2021.05.12 17:28:02)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8568          1620829682877 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620829682876 2021.05.12 17:28:02)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620829542463)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~138 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1310 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1312 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal NR1 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR2 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR3 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_signal (_internal NR4 ~std_logic_vector{7~downto~0}~138 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1314 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1315 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(6)(7)(8)(9)(10)(16))(_sensitivity(3))(_read(0)(1)(2)(7)(8)(9)(16)(17)(18)(19)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(5)(14(d_3_0))(15(d_3_0)))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620829682956 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829682955 2021.05.12 17:28:02)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620829769294 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829769293 2021.05.12 17:29:29)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829769381 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829769380 2021.05.12 17:29:29)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8678          1620829769471 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620829769471 2021.05.12 17:29:29)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620829769458)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(0)(2)(1)(4)(5)(6)(7)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(18(d_3_0))(19(d_3_0))(9))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620829769553 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829769552 2021.05.12 17:29:29)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620829780110 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829780109 2021.05.12 17:29:40)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829780195 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829780194 2021.05.12 17:29:40)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8678          1620829780284 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620829780284 2021.05.12 17:29:40)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620829769458)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(4)(5)(7)(6)(0)(1)(2)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(18(d_3_0))(19(d_3_0))(9))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620829780364 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829780363 2021.05.12 17:29:40)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620829825121 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829825120 2021.05.12 17:30:25)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829825197 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829825196 2021.05.12 17:30:25)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8678          1620829825289 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620829825288 2021.05.12 17:30:25)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620829769458)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(5)(6)(7)(4)(0)(1)(2)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(18(d_3_0))(19(d_3_0))(9))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620829825371 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829825370 2021.05.12 17:30:25)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620829836575 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829836574 2021.05.12 17:30:36)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829836661 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829836661 2021.05.12 17:30:36)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8678          1620829836753 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620829836752 2021.05.12 17:30:36)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620829769458)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(2)(1)(0)(7)(4)(5)(6)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(18(d_3_0))(19(d_3_0))(9))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620829836833 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829836832 2021.05.12 17:30:36)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620829896126 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620829896125 2021.05.12 17:31:36)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620829896214 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620829896213 2021.05.12 17:31:36)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8678          1620829896305 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1620829896305 2021.05.12 17:31:36)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620829769458)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 116 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal NR_GEN ~std_logic_vector{{LUNGIME-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 44 (_process 0 (_code 4))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 45 (_process 0 (_code 6))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 46 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 48 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(c 12))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 42 (_process (_simple)(_target(11)(12)(13)(14)(20)(10))(_sensitivity(3))(_read(5)(6)(7)(4)(1)(0)(2)(11)(12)(13)(20)))))
      (STEP2(_architecture 1 0 118 (_process (_simple)(_target(18(d_3_0))(19(d_3_0))(9))(_sensitivity(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 13 -1
  )
)
I 000052 55 2180          1620829896386 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620829896385 2021.05.12 17:31:36)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620836060924 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620836060924 2021.05.12 19:14:20)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620836061012 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620836061011 2021.05.12 19:14:21)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8436          1620836061097 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620836061097 2021.05.12 19:14:21)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620836061082)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 113 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 115 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR01 ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(10)(11)(12)(13)(19)(9))(_sensitivity(3))(_read(1)(2)(0)(7)(6)(5)(4)(10)(11)(12)(19)))))
      (STEP2(_architecture 1 0 117 (_process (_simple)(_target(8)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620836061178 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620836061178 2021.05.12 19:14:21)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620836421394 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620836421393 2021.05.12 19:20:21)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620836421483 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620836421482 2021.05.12 19:20:21)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8443          1620836421572 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620836421572 2021.05.12 19:20:21)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620836061082)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 113 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 115 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(10)(11)(12)(13)(19)(9))(_sensitivity(3))(_read(1)(2)(0)(4)(5)(6)(7)(10)(11)(12)(19)))))
      (STEP2(_architecture 1 0 117 (_process (_simple)(_target(8)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620836421652 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620836421652 2021.05.12 19:20:21)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620838653152 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620838653151 2021.05.12 19:57:33)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620838653236 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620838653235 2021.05.12 19:57:33)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8443          1620838653321 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620838653321 2021.05.12 19:57:33)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620836061082)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 113 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 115 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(10)(11)(12)(13)(19)(9))(_sensitivity(3))(_read(0)(1)(2)(4)(5)(6)(7)(10)(11)(12)(19)))))
      (STEP2(_architecture 1 0 117 (_process (_simple)(_target(8)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620838653401 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620838653400 2021.05.12 19:57:33)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620838678921 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620838678920 2021.05.12 19:57:58)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620838679006 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620838679005 2021.05.12 19:57:59)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8443          1620838679096 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620838679096 2021.05.12 19:57:59)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620836061082)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 113 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 115 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(10)(11)(12)(13)(19)(9))(_sensitivity(3))(_read(2)(1)(0)(5)(4)(6)(7)(10)(11)(12)(19)))))
      (STEP2(_architecture 1 0 117 (_process (_simple)(_target(8)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620838679179 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620838679178 2021.05.12 19:57:59)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620883896819 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620883896818 2021.05.13 08:31:36)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620883896922 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620883896922 2021.05.13 08:31:36)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8443          1620883897013 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620883897013 2021.05.13 08:31:37)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620836061082)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 113 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 115 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(10)(11)(12)(13)(19)(9))(_sensitivity(3))(_read(2)(0)(1)(4)(6)(7)(5)(10)(11)(12)(19)))))
      (STEP2(_architecture 1 0 117 (_process (_simple)(_target(8)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620883897096 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620883897095 2021.05.13 08:31:37)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620884136300 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620884136299 2021.05.13 08:35:36)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620884136390 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620884136390 2021.05.13 08:35:36)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8443          1620884136483 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620884136482 2021.05.13 08:35:36)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620836061082)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 113 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 114 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 115 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(10)(11)(12)(13)(19)(9))(_sensitivity(3))(_read(2)(0)(1)(5)(7)(6)(4)(10)(11)(12)(19)))))
      (STEP2(_architecture 1 0 117 (_process (_simple)(_target(8)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620884136568 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620884136568 2021.05.13 08:35:36)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620884297263 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620884297262 2021.05.13 08:38:17)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620884297352 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620884297351 2021.05.13 08:38:17)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8424          1620884297443 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620884297443 2021.05.13 08:38:17)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620836061082)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 116 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 117 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(10)(11)(12)(13)(19)(9))(_sensitivity(3))(_read(0)(1)(2)(4)(5)(6)(7)(10)(11)(12)))))
      (STEP2(_architecture 1 0 119 (_process (_simple)(_target(8)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620884297526 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620884297525 2021.05.13 08:38:17)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620884311125 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620884311124 2021.05.13 08:38:31)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620884311216 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620884311215 2021.05.13 08:38:31)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8424          1620884311307 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620884311307 2021.05.13 08:38:31)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620836061082)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 116 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 117 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(10)(11)(12)(13)(19)(9))(_sensitivity(3))(_read(1)(0)(2)(5)(6)(7)(4)(10)(11)(12)))))
      (STEP2(_architecture 1 0 119 (_process (_simple)(_target(8)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620884311405 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620884311404 2021.05.13 08:38:31)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620884456626 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620884456625 2021.05.13 08:40:56)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620884456716 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620884456715 2021.05.13 08:40:56)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8424          1620884456807 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620884456807 2021.05.13 08:40:56)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620836061082)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 116 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 117 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(10)(11)(12)(13)(19)(9))(_sensitivity(3))(_read(1)(0)(2)(4)(5)(7)(6)(10)(11)(12)))))
      (STEP2(_architecture 1 0 119 (_process (_simple)(_target(8)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620884456889 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620884456888 2021.05.13 08:40:56)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620884601527 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620884601526 2021.05.13 08:43:21)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620884601615 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620884601614 2021.05.13 08:43:21)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8424          1620884601704 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620884601704 2021.05.13 08:43:21)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620836061082)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1310 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 115 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 116 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 117 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1316 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1318 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1320 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1322 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1323 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(10)(11)(12)(13)(19)(9))(_sensitivity(3))(_read(0)(1)(2)(4)(6)(5)(7)(10)(11)(12)))))
      (STEP2(_architecture 1 0 119 (_process (_simple)(_target(8)(17(d_3_0))(18(d_3_0)))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620884601788 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620884601787 2021.05.13 08:43:21)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000055 55 8869          1620884683100 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620884683099 2021.05.13 08:44:43)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 121 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 122 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 123 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1326 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1327 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(23)(11))(_sensitivity(3))(_read(12)(13)(14)(2)(0)(8)(6)(5)(4)(7)(9)(1)))))
      (STEP2(_architecture 1 0 125 (_process (_simple)(_target(21(d_3_0))(22(d_3_0))(10))(_sensitivity(20)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000048 55 1810          1620884686488 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620884686487 2021.05.13 08:44:46)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620884686575 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620884686574 2021.05.13 08:44:46)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 8869          1620884686666 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620884686665 2021.05.13 08:44:46)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 121 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 122 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 123 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM3 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1326 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1327 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(23)(11))(_sensitivity(3))(_read(12)(13)(14)(5)(1)(4)(2)(6)(7)(0)(8)(9)))))
      (STEP2(_architecture 1 0 125 (_process (_simple)(_target(21(d_3_0))(22(d_3_0))(10))(_sensitivity(20)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620884686748 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620884686747 2021.05.13 08:44:46)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620884807476 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620884807475 2021.05.13 08:46:47)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620884807563 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620884807562 2021.05.13 08:46:47)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620884807661 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620884807660 2021.05.13 08:46:47)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620884840105 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620884840104 2021.05.13 08:47:20)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620884840194 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620884840193 2021.05.13 08:47:20)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620884840298 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620884840297 2021.05.13 08:47:20)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620884903032 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620884903031 2021.05.13 08:48:23)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620884903117 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620884903116 2021.05.13 08:48:23)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620884903214 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620884903213 2021.05.13 08:48:23)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620884970548 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620884970547 2021.05.13 08:49:30)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620884970636 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620884970635 2021.05.13 08:49:30)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620884970734 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620884970733 2021.05.13 08:49:30)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620885111350 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620885111350 2021.05.13 08:51:51)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620885111439 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620885111438 2021.05.13 08:51:51)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620885111537 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620885111536 2021.05.13 08:51:51)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620885181322 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620885181321 2021.05.13 08:53:01)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620885181415 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620885181414 2021.05.13 08:53:01)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1620885181514 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620885181514 2021.05.13 08:53:01)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000048 55 1810          1620885196144 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620885196143 2021.05.13 08:53:16)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620885196235 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620885196234 2021.05.13 08:53:16)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 9320          1620885196328 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620885196328 2021.05.13 08:53:16)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 121 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 122 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 123 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 124 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1326 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1327 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(9)(8)(2)(6)(5)(1)(0)(4)(7)))))
      (STEP2(_architecture 1 0 127 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(20))(_read(22(d_5_2))(22(d_9_6))(22(d_9_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620885196410 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620885196409 2021.05.13 08:53:16)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000055 55 9320          1620885456131 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620885456131 2021.05.13 08:57:36)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 121 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 122 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 123 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 124 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1326 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1327 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(7)(8)(2)(6)(9)(4)(0)(1)(5)))))
      (STEP2(_architecture 1 0 127 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(20))(_read(22(d_5_2))(22(d_9_6))(22(d_9_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000048 55 1810          1620886396644 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620886396644 2021.05.13 09:13:16)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620886396735 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620886396734 2021.05.13 09:13:16)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 9320          1620886396828 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620886396828 2021.05.13 09:13:16)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 121 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 122 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 123 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 124 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1326 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1327 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(7)(0)(9)(4)(2)(8)(5)(6)(1)))))
      (STEP2(_architecture 1 0 127 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(20))(_read(22(d_5_2))(22(d_9_6))(22(d_9_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620886396914 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620886396913 2021.05.13 09:13:16)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000049 55 1988          1620886396992 sumator9
(_unit VHDL (sumator_numere_9_biti 1 6 (sumator9 1 12 ))
  (_version v33)
  (_time 1620886396991 2021.05.13 09:13:16)
  (_source (\./src/sum_9_biti.vhd\(\./src/sumator_cmd_6_digit.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 1 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 1 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 1 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 1 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000048 55 1810          1620886482526 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620886482525 2021.05.13 09:14:42)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620886482614 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620886482613 2021.05.13 09:14:42)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620813035493)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 9320          1620886482706 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620886482705 2021.05.13 09:14:42)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 121 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 122 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 123 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 124 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1326 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1327 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(6)(0)(2)(5)(7)(1)(9)(4)(8)))))
      (STEP2(_architecture 1 0 127 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(20))(_read(22(d_5_2))(22(d_9_6))(22(d_9_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620886482789 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620886482789 2021.05.13 09:14:42)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000049 55 2093          1620886482868 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 13 ))
  (_version v33)
  (_time 1620886482868 2021.05.13 09:14:42)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886482865)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000048 55 1810          1620886522767 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620886522767 2021.05.13 09:15:22)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620886522857 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620886522856 2021.05.13 09:15:22)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 9320          1620886522951 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620886522951 2021.05.13 09:15:22)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 121 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 122 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 123 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 124 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1320 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1322 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 43 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 44 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 45 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1326 0 47 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1327 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 41 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(4)(1)(2)(7)(5)(6)(0)(9)(8)))))
      (STEP2(_architecture 1 0 127 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(20))(_read(22(d_5_2))(22(d_9_6))(22(d_9_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620886523034 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620886523033 2021.05.13 09:15:23)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1620886523113 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1620886523112 2021.05.13 09:15:23)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1620886614399 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620886614398 2021.05.13 09:16:54)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620886614479 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620886614479 2021.05.13 09:16:54)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10265         1620886614571 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620886614570 2021.05.13 09:16:54)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 128 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 131 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 132 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(6)(1)(4)(0)(7)(2)(9)(5)(8)))))
      (STEP2(_architecture 1 0 135 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(20))(_read(22(d_5_2))(22(d_9_6))(22(d_9_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620886614662 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620886614661 2021.05.13 09:16:54)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1620886614741 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1620886614741 2021.05.13 09:16:54)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1620886622330 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620886622330 2021.05.13 09:17:02)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620886622419 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620886622418 2021.05.13 09:17:02)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10265         1620886622512 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620886622511 2021.05.13 09:17:02)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 128 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 131 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 132 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(0)(1)(2)(4)(5)(8)(9)(6)(7)))))
      (STEP2(_architecture 1 0 135 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(20))(_read(22(d_5_2))(22(d_9_6))(22(d_9_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620886622597 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620886622596 2021.05.13 09:17:02)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1620886622674 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1620886622674 2021.05.13 09:17:02)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1620886631014 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620886631013 2021.05.13 09:17:11)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620886631103 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620886631102 2021.05.13 09:17:11)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10265         1620886631193 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620886631193 2021.05.13 09:17:11)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 128 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 131 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 132 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(1)(6)(8)(5)(2)(7)(9)(0)(4)))))
      (STEP2(_architecture 1 0 135 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(20))(_read(22(d_5_2))(22(d_9_6))(22(d_9_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620886631280 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620886631279 2021.05.13 09:17:11)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1620886631358 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1620886631357 2021.05.13 09:17:11)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1620887025895 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620887025894 2021.05.13 09:23:45)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620887025986 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620887025985 2021.05.13 09:23:45)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10225         1620887026080 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620887026080 2021.05.13 09:23:46)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 128 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 131 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 132 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(5)(0)(2)(1)(4)(7)(8)(9)(6)))))
      (STEP2(_architecture 1 0 135 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620887026162 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620887026162 2021.05.13 09:23:46)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1620887026240 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1620887026239 2021.05.13 09:23:46)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1620887033379 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1620887033378 2021.05.13 09:23:53)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1620887033470 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1620887033469 2021.05.13 09:23:53)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10225         1620887033562 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1620887033562 2021.05.13 09:23:53)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 128 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 131 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 132 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(4)(7)(9)(1)(8)(6)(5)(2)(0)))))
      (STEP2(_architecture 1 0 135 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1620887033646 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1620887033645 2021.05.13 09:23:53)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1620887033723 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1620887033723 2021.05.13 09:23:53)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621020713543 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621020713542 2021.05.14 22:31:53)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621020713637 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621020713636 2021.05.14 22:31:53)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10225         1621020713721 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1621020713720 2021.05.14 22:31:53)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 128 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 131 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 132 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(0)(2)(1)(6)(7)(4)(9)(5)(8)))))
      (STEP2(_architecture 1 0 135 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621020713798 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621020713797 2021.05.14 22:31:53)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621020713869 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621020713869 2021.05.14 22:31:53)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621243072480 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621243072479 2021.05.17 12:17:52)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621243072572 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621243072571 2021.05.17 12:17:52)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10225         1621243072660 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1621243072659 2021.05.17 12:17:52)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 128 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 131 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 132 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(9)(8)(2)(6)(0)(4)(5)(7)(1)))))
      (STEP2(_architecture 1 0 135 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621243072744 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621243072743 2021.05.17 12:17:52)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621243072819 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621243072818 2021.05.17 12:17:52)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621243536807 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621243536806 2021.05.17 12:25:36)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621243536894 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621243536894 2021.05.17 12:25:36)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10225         1621243536981 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1621243536981 2021.05.17 12:25:36)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 128 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 131 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 132 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(4)(5)(0)(1)(7)(9)(6)(8)(2)))))
      (STEP2(_architecture 1 0 135 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621243537066 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621243537065 2021.05.17 12:25:37)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621243537142 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621243537141 2021.05.17 12:25:37)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621243796663 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621243796662 2021.05.17 12:29:56)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621243796746 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621243796746 2021.05.17 12:29:56)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10241         1621243796832 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1621243796832 2021.05.17 12:29:56)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 128 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 131 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 132 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(1)(5)(6)(7)(2)(0)(4)(8)(9)))))
      (STEP2(_architecture 1 0 135 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(22))(_read(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621243796911 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621243796910 2021.05.17 12:29:56)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621243796986 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621243796985 2021.05.17 12:29:56)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621243811702 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621243811701 2021.05.17 12:30:11)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621243811784 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621243811783 2021.05.17 12:30:11)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621243811880 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621243811879 2021.05.17 12:30:11)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621243811954 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621243811953 2021.05.17 12:30:11)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621243828129 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621243828128 2021.05.17 12:30:28)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621243828211 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621243828210 2021.05.17 12:30:28)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621243828305 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621243828305 2021.05.17 12:30:28)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621243828380 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621243828380 2021.05.17 12:30:28)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621243847039 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621243847038 2021.05.17 12:30:47)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621243847128 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621243847127 2021.05.17 12:30:47)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621243847225 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621243847224 2021.05.17 12:30:47)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621243847300 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621243847299 2021.05.17 12:30:47)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621243876652 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621243876652 2021.05.17 12:31:16)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621243876734 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621243876733 2021.05.17 12:31:16)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10225         1621243876826 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1621243876825 2021.05.17 12:31:16)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620884683072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 128 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 131 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 132 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(5)(6)(9)(2)(0)(8)(1)(4)(7)))))
      (STEP2(_architecture 1 0 135 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621243876905 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621243876904 2021.05.17 12:31:16)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621243876979 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621243876978 2021.05.17 12:31:16)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621243998879 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621243998878 2021.05.17 12:33:18)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621243998962 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621243998961 2021.05.17 12:33:18)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621243999058 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621243999057 2021.05.17 12:33:19)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621243999134 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621243999133 2021.05.17 12:33:19)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000055 55 9905          1621244024966 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621244024966 2021.05.17 12:33:44)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621244024911)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 131 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 132 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 133 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6 ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(26)(12))(_sensitivity(3))(_read(13)(14)(15)(2)(6)(8)(9)(5)(0)(1)(4)(7)))))
      (STEP2(_architecture 1 0 136 (_process (_simple)(_target(11))(_sensitivity(23))(_read(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000048 55 1810          1621244028500 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621244028499 2021.05.17 12:33:48)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621244028573 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621244028572 2021.05.17 12:33:48)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 9905          1621244028660 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621244028659 2021.05.17 12:33:48)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621244024911)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 131 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 132 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 133 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6 ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(26)(12))(_sensitivity(3))(_read(13)(14)(15)(0)(4)(5)(8)(9)(6)(1)(7)(2)))))
      (STEP2(_architecture 1 0 136 (_process (_simple)(_target(11))(_sensitivity(23))(_read(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621244028742 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621244028741 2021.05.17 12:33:48)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621244028817 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621244028816 2021.05.17 12:33:48)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000055 55 9905          1621244148941 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621244148941 2021.05.17 12:35:48)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621244024911)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 131 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 132 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 133 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6 ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(26)(12))(_sensitivity(3))(_read(13)(14)(15)(6)(0)(7)(9)(8)(1)(2)(4)(5)))))
      (STEP2(_architecture 1 0 136 (_process (_simple)(_target(11))(_sensitivity(23))(_read(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000048 55 1810          1621244358783 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621244358782 2021.05.17 12:39:18)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621244358865 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621244358865 2021.05.17 12:39:18)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10593         1621244358952 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621244358951 2021.05.17 12:39:18)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621244024911)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 131 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 132 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 133 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6 ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(26)(12))(_sensitivity(3))(_read(13)(14)(15)(6)(2)(7)(5)(0)(9)(1)(4)(8)))))
      (STEP2(_architecture 1 0 136 (_process (_simple)(_target(24(d_3_0))(25(d_3_0))(10)(11))(_sensitivity(23))(_read(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621244359031 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621244359030 2021.05.17 12:39:19)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621244359104 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621244359103 2021.05.17 12:39:19)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621244362426 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621244362426 2021.05.17 12:39:22)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621244362512 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621244362511 2021.05.17 12:39:22)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10593         1621244362603 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621244362602 2021.05.17 12:39:22)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621244024911)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 131 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 132 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 133 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6 ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(26)(12))(_sensitivity(3))(_read(13)(14)(15)(2)(8)(9)(4)(5)(1)(6)(7)(0)))))
      (STEP2(_architecture 1 0 136 (_process (_simple)(_target(24(d_3_0))(25(d_3_0))(11)(10))(_sensitivity(23))(_read(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621244362682 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621244362681 2021.05.17 12:39:22)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621244362756 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621244362755 2021.05.17 12:39:22)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621244367755 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621244367755 2021.05.17 12:39:27)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621244367839 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621244367838 2021.05.17 12:39:27)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10593         1621244367926 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621244367925 2021.05.17 12:39:27)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621244024911)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 131 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 132 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 133 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6 ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(26)(12))(_sensitivity(3))(_read(13)(14)(15)(8)(7)(1)(4)(0)(9)(5)(2)(6)))))
      (STEP2(_architecture 1 0 136 (_process (_simple)(_target(24(d_3_0))(25(d_3_0))(10)(11))(_sensitivity(23))(_read(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621244368007 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621244368006 2021.05.17 12:39:28)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621244368084 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621244368084 2021.05.17 12:39:28)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621428664671 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621428664670 2021.05.19 15:51:04)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621428664772 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621428664771 2021.05.19 15:51:04)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10225         1621428664881 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1621428664880 2021.05.19 15:51:04)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621428664844)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 128 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 129 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 130 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 131 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS5 0 132 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM4 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(25)(11))(_sensitivity(3))(_read(12)(13)(14)(5)(0)(8)(4)(9)(2)(7)(6)(1)))))
      (STEP2(_architecture 1 0 135 (_process (_simple)(_target(23(d_3_0))(24(d_3_0))(10))(_sensitivity(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621428664960 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621428664959 2021.05.19 15:51:04)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621428665034 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621428665033 2021.05.19 15:51:05)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621428810804 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621428810804 2021.05.19 15:53:30)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621428810887 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621428810887 2021.05.19 15:53:30)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621428810983 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621428810983 2021.05.19 15:53:30)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621428811058 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621428811057 2021.05.19 15:53:31)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621428823407 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621428823406 2021.05.19 15:53:43)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621428823490 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621428823489 2021.05.19 15:53:43)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621428823584 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621428823583 2021.05.19 15:53:43)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621428823659 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621428823658 2021.05.19 15:53:43)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621428860343 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621428860342 2021.05.19 15:54:20)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621428860430 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621428860429 2021.05.19 15:54:20)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621428860526 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621428860525 2021.05.19 15:54:20)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621428860601 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621428860600 2021.05.19 15:54:20)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429006335 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429006334 2021.05.19 15:56:46)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429006418 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429006417 2021.05.19 15:56:46)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621429006514 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429006514 2021.05.19 15:56:46)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621429006592 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429006591 2021.05.19 15:56:46)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429033115 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429033114 2021.05.19 15:57:13)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429033199 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429033198 2021.05.19 15:57:13)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621429033294 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429033293 2021.05.19 15:57:13)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2101          1621429033372 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429033371 2021.05.19 15:57:13)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886523109)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000052 55 2103          1621429047193 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429047192 2021.05.19 15:57:27)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429047182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429054870 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429054869 2021.05.19 15:57:34)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429054953 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429054953 2021.05.19 15:57:34)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11103         1621429055040 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 17 ))
  (_version v33)
  (_time 1621429055040 2021.05.19 15:57:35)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621428664844)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 28 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 35 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 36 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 135 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 139 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 141 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 50 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 51 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 52 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 53 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 54 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1333 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 48 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(18)(19)(29)(11))(_sensitivity(3))(_read(12)(13)(14)(5)(7)(2)(0)(4)(8)(9)(1)(6)))))
      (STEP2(_architecture 1 0 144 (_process (_simple)(_target(27(d_3_0))(28(d_3_0))(10))(_sensitivity(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621429055121 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429055120 2021.05.19 15:57:35)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621429055195 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429055194 2021.05.19 15:57:35)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429047182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429148387 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429148386 2021.05.19 15:59:08)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429148470 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429148469 2021.05.19 15:59:08)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621429148567 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429148566 2021.05.19 15:59:08)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621429148640 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429148640 2021.05.19 15:59:08)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429047182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429165909 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429165908 2021.05.19 15:59:25)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429165992 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429165991 2021.05.19 15:59:25)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621429166087 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429166086 2021.05.19 15:59:26)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621429166161 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429166160 2021.05.19 15:59:26)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429047182)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429232727 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429232726 2021.05.19 16:00:32)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429232811 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429232811 2021.05.19 16:00:32)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621429232909 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429232908 2021.05.19 16:00:32)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(2))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2112          1621429255187 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429255186 2021.05.19 16:00:55)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429228548)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{10~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{10~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_10_0))))(_target(2))(_sensitivity(3(d_10_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000052 55 2103          1621429289849 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429289848 2021.05.19 16:01:29)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429461820 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429461820 2021.05.19 16:04:21)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429461903 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429461902 2021.05.19 16:04:21)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10944         1621429461990 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621429461990 2021.05.19 16:04:21)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429461973)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(0)(2)(4)(7)(1)(8)(6)(5)(9)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(10)(11))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_3))(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621429462070 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429462070 2021.05.19 16:04:22)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621429462144 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429462143 2021.05.19 16:04:22)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429468744 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429468744 2021.05.19 16:04:28)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429468829 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429468828 2021.05.19 16:04:28)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10944         1621429468919 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621429468918 2021.05.19 16:04:28)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429461973)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(0)(8)(9)(5)(4)(1)(7)(6)(2)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(10)(11))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_3))(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621429469001 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429469000 2021.05.19 16:04:29)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621429469075 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429469074 2021.05.19 16:04:29)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429583844 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429583844 2021.05.19 16:06:23)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429583930 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429583929 2021.05.19 16:06:23)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10944         1621429584017 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621429584016 2021.05.19 16:06:24)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429461973)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(1)(0)(4)(7)(2)(9)(5)(6)(8)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(10)(11))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_3))(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621429584099 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429584098 2021.05.19 16:06:24)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621429584172 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429584171 2021.05.19 16:06:24)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429588479 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429588479 2021.05.19 16:06:28)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429588564 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429588564 2021.05.19 16:06:28)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10944         1621429588653 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621429588652 2021.05.19 16:06:28)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429461973)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(0)(7)(1)(5)(2)(6)(4)(9)(8)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_3))(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621429588734 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429588733 2021.05.19 16:06:28)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621429588809 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429588808 2021.05.19 16:06:28)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429987669 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429987669 2021.05.19 16:13:07)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429987755 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429987755 2021.05.19 16:13:07)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10944         1621429987844 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621429987844 2021.05.19 16:13:07)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429987827)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(9)(4)(1)(8)(7)(0)(5)(6)(2)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(10)(11))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_4))(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621429987926 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429987925 2021.05.19 16:13:07)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621429988000 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429988000 2021.05.19 16:13:08)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429992142 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429992141 2021.05.19 16:13:12)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429992226 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429992225 2021.05.19 16:13:12)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10944         1621429992320 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621429992320 2021.05.19 16:13:12)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429987827)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(0)(6)(1)(2)(5)(7)(8)(9)(4)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_4))(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621429992401 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429992400 2021.05.19 16:13:12)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621429992476 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429992475 2021.05.19 16:13:12)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621429996410 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621429996410 2021.05.19 16:13:16)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621429996495 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621429996494 2021.05.19 16:13:16)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10944         1621429996590 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621429996590 2021.05.19 16:13:16)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429987827)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(6)(1)(4)(0)(5)(8)(2)(9)(7)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(10)(11))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_4))(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621429996672 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621429996671 2021.05.19 16:13:16)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621429996748 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621429996747 2021.05.19 16:13:16)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430004049 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430004048 2021.05.19 16:13:24)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430004132 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430004131 2021.05.19 16:13:24)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 10944         1621430004221 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430004221 2021.05.19 16:13:24)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429987827)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(6)(5)(1)(9)(4)(7)(8)(2)(0)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_4))(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430004304 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430004303 2021.05.19 16:13:24)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430004377 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430004376 2021.05.19 16:13:24)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430127550 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430127550 2021.05.19 16:15:27)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430127634 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430127633 2021.05.19 16:15:27)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11078         1621430127722 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430127721 2021.05.19 16:15:27)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429987827)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(2)(0)(4)(5)(7)(8)(9)(1)(6)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(10)(11))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_4))(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430127801 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430127800 2021.05.19 16:15:27)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430127874 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430127873 2021.05.19 16:15:27)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430131202 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430131201 2021.05.19 16:15:31)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430131288 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430131287 2021.05.19 16:15:31)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11078         1621430131377 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430131376 2021.05.19 16:15:31)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429987827)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(2)(4)(7)(1)(6)(8)(5)(0)(9)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_4))(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430131457 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430131457 2021.05.19 16:15:31)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430131531 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430131530 2021.05.19 16:15:31)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430135465 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430135465 2021.05.19 16:15:35)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430135547 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430135546 2021.05.19 16:15:35)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11078         1621430135637 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430135636 2021.05.19 16:15:35)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429987827)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(8)(6)(7)(2)(0)(9)(4)(1)(5)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(10)(11))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_4))(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430135722 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430135721 2021.05.19 16:15:35)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430135796 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430135796 2021.05.19 16:15:35)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430141907 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430141906 2021.05.19 16:15:41)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430141992 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430141991 2021.05.19 16:15:41)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11078         1621430142079 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430142078 2021.05.19 16:15:42)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429987827)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(7)(5)(0)(2)(8)(1)(6)(9)(4)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(25))(_read(27(d_9_2))(27(d_9_4))(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430142160 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430142159 2021.05.19 16:15:42)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430142234 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430142233 2021.05.19 16:15:42)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430214131 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430214131 2021.05.19 16:16:54)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430214216 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430214215 2021.05.19 16:16:54)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11056         1621430214306 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430214306 2021.05.19 16:16:54)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429987827)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(5)(8)(6)(1)(2)(4)(7)(0)(9)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(27))(_read(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430214384 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430214384 2021.05.19 16:16:54)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430214459 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430214458 2021.05.19 16:16:54)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430218813 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430218812 2021.05.19 16:16:58)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430218896 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430218895 2021.05.19 16:16:58)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11056         1621430218986 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430218985 2021.05.19 16:16:58)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429987827)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{5~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~4}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 4))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(2)(1)(4)(0)(5)(6)(7)(8)(9)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(27))(_read(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430219069 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430219068 2021.05.19 16:16:59)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430219147 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430219146 2021.05.19 16:16:59)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430317912 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430317911 2021.05.19 16:18:37)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430317999 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430317998 2021.05.19 16:18:37)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000052 55 2180          1621430318097 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430318096 2021.05.19 16:18:38)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430318173 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430318172 2021.05.19 16:18:38)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430326184 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430326183 2021.05.19 16:18:46)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430326267 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430326266 2021.05.19 16:18:46)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11056         1621430326354 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430326354 2021.05.19 16:18:46)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621430318072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(8)(2)(9)(1)(7)(6)(5)(4)(0)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(27))(_read(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430326436 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430326435 2021.05.19 16:18:46)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430326511 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430326510 2021.05.19 16:18:46)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000055 55 11056         1621430331899 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430331899 2021.05.19 16:18:51)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621430318072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(6)(4)(1)(0)(8)(9)(2)(5)(7)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(27))(_read(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000048 55 1810          1621430336437 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430336436 2021.05.19 16:18:56)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430336521 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430336520 2021.05.19 16:18:56)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11056         1621430336610 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430336609 2021.05.19 16:18:56)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621430318072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(4)(1)(9)(0)(2)(5)(6)(7)(8)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(10)(11))(_sensitivity(27))(_read(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430336693 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430336692 2021.05.19 16:18:56)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430336768 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430336767 2021.05.19 16:18:56)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430704090 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430704090 2021.05.19 16:25:04)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430704174 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430704173 2021.05.19 16:25:04)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11056         1621430704266 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430704266 2021.05.19 16:25:04)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621430318072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(2)(5)(8)(6)(1)(7)(9)(0)(4)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(27))(_read(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430704346 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430704345 2021.05.19 16:25:04)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430704419 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430704418 2021.05.19 16:25:04)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430738541 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430738540 2021.05.19 16:25:38)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430738629 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430738628 2021.05.19 16:25:38)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11056         1621430738720 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430738720 2021.05.19 16:25:38)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621430318072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(2)(8)(9)(5)(6)(0)(1)(4)(7)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(27))(_read(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430738802 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430738801 2021.05.19 16:25:38)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430738877 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430738876 2021.05.19 16:25:38)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430749238 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430749237 2021.05.19 16:25:49)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430749323 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430749322 2021.05.19 16:25:49)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11056         1621430749412 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430749411 2021.05.19 16:25:49)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621430318072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(9)(4)(5)(6)(7)(8)(1)(0)(2)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(10)(11))(_sensitivity(27))(_read(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430749492 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430749491 2021.05.19 16:25:49)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(1)(0))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430749566 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430749565 2021.05.19 16:25:49)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
I 000048 55 1810          1621430771781 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621430771780 2021.05.19 16:26:11)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
I 000049 55 1955          1621430771865 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621430771865 2021.05.19 16:26:11)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
I 000055 55 11056         1621430771953 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621430771953 2021.05.19 16:26:11)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621430318072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(6)(9)(0)(1)(7)(8)(2)(4)(5)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(11)(10))(_sensitivity(27))(_read(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
I 000052 55 2180          1621430772033 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621430772032 2021.05.19 16:26:12)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2103          1621430772108 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621430772107 2021.05.19 16:26:12)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
V 000048 55 1810          1621431210567 sumator
(_unit VHDL (sumator_numere_8_biti 0 7 (sumator 0 13 ))
  (_version v33)
  (_time 1621431210566 2021.05.19 16:33:30)
  (_source (\./src/sum_8_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620812991583)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 2 -1
  )
)
V 000049 55 1955          1621431210653 sumator9
(_unit VHDL (sumator_numere_9_biti 0 6 (sumator9 0 12 ))
  (_version v33)
  (_time 1621431210652 2021.05.19 16:33:30)
  (_source (\./src/sum_9_biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620886522854)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator9 2 -1
  )
)
V 000055 55 11630         1621431210743 secventa_medie
(_unit VHDL (medie_4_nr 0 6 (secventa_medie 0 18 ))
  (_version v33)
  (_time 1621431210743 2021.05.19 16:33:30)
  (_source (\./src/medie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621430318072)
    (_use )
  )
  (_component
    (sumator_numere_8_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{7~downto~0}~1314 0 22 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{8~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (sumator_numere_9_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{8~downto~0}~1318 0 29 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (sumator_numere_nou_biti
      (_object
        (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~1320 0 36 (_entity (_in ))))
        (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~1322 0 37 (_entity (_in ))))
        (_port (_internal SUM ~std_logic_vector{9~downto~0}~1324 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation PAS1 0 136 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU1))
      ((SUMA2)(REGISTRU2))
      ((SUM)(SUM1))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS2 0 137 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU3))
      ((SUMA2)(REGISTRU4))
      ((SUM)(SUM2))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS3 0 138 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU5))
      ((SUMA2)(REGISTRU6))
      ((SUM)(SUM3))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS4 0 139 (_component sumator_numere_8_biti )
    (_port
      ((SUMA1)(REGISTRU7))
      ((SUMA2)(REGISTRU8))
      ((SUM)(SUM4))
    )
    (_use (_entity . sumator_numere_8_biti)
    )
  )
  (_instantiation PAS5 0 140 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM1))
      ((SUMA2)(SUM2))
      ((SUM)(SUM5))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS6 0 141 (_component sumator_numere_9_biti )
    (_port
      ((SUMA1)(SUM3))
      ((SUMA2)(SUM4))
      ((SUM)(SUM6))
    )
    (_use (_entity . sumator_numere_9_biti)
    )
  )
  (_instantiation PAS7 0 142 (_component sumator_numere_nou_biti )
    (_port
      ((SUMA1)(SUM5))
      ((SUMA2)(SUM6))
      ((SUM)(SUM7))
    )
    (_use (_entity . sumator_numere_nou_biti)
    )
  )
  (_object
    (_generic (_internal LUNGIME ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CMD1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CMD3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal NR1 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR2 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR3 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR4 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR5 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_port (_internal NR6 ~std_logic_vector{7~downto~0}~1210 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal MED ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal MED_6_NR ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1324 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal REGISTRU1 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU2 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU3 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU4 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU5 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU6 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU7 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_signal (_internal REGISTRU8 ~std_logic_vector{7~downto~0}~1326 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1328 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal SUM1 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM2 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM3 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_signal (_internal SUM4 ~std_logic_vector{8~downto~0}~1328 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUM5 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM6 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_signal (_internal SUM7 ~std_logic_vector{9~downto~0}~1330 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal MEDIE1 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal MEDIE2 ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal NEW_CLK ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal nr_generat_copie ~std_logic_vector{{LUNGIME-1}~downto~0}~13 0 51 (_process 0 (_code 3))))
    (_type (_internal ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_variable (_internal nr_generat_copie_15 ~std_logic_vector{{LUNGIME-4}~downto~0}~13 0 52 (_process 0 (_code 5))))
    (_variable (_internal XOR_bistabil ~extieee.std_logic_1164.std_logic 0 53 (_process 0 ((i 2)))))
    (_variable (_internal mare ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal mic ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~1332 0 55 (_process 0 (_string \"0000"\))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~1}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-2}~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-5}~downto~1}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 1))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-6}~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal ~std_logic_vector{{LUNGIME-1}{{LUNGIME-1}~downto~{LUNGIME-4}}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(c 11))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~3}~1333 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 3))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~6}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 6))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1334 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{9{5~downto~2}~13 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 2))))))
    (_process
      (STEP1(_architecture 0 0 49 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(30)(12))(_sensitivity(3))(_read(13)(14)(15)(0)(9)(1)(2)(4)(5)(7)(8)(6)))))
      (STEP2(_architecture 1 0 145 (_process (_simple)(_target(28(d_3_0))(29(d_3_0))(10)(11))(_sensitivity(27))(_read(25(d_5_2))(25(d_9_6))(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . secventa_medie 12 -1
  )
)
V 000052 55 2180          1621431210823 Arhitectura
(_unit VHDL (wave 0 5 (arhitectura 0 15 ))
  (_version v33)
  (_time 1621431210822 2021.05.19 16:33:30)
  (_source (\./src/squarewave.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1620826583413)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NEW_CLK ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal stare ~std_logic_vector{3~downto~0}~134 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(4))(_sensitivity(0)(1))(_read(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((Q)(NEW_CLK)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
  )
  (_model . Arhitectura 2 -1
  )
)
V 000052 55 2103          1621431210901 sumator_nou
(_unit VHDL (sumator_numere_nou_biti 0 6 (sumator_nou 0 13 ))
  (_version v33)
  (_time 1621431210900 2021.05.19 16:33:30)
  (_source (\./src/sumator_cmd_6_digit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621429289838)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUMA2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{9~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal SUMA_SALVATA ~std_logic_vector{9~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((SUM)(SUMA_SALVATA(d_9_0))))(_target(2))(_sensitivity(3(d_9_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator_nou 2 -1
  )
)
