hSLP_SCCH_Decision_P2_FACH, crc_hw %d, p2_pm0 %d, p2_pm1 %d
hSLP_SCCH_Decision_P2, PART1_IDX_0= %d, PART1_BIT_0 = 0x%x, PART2_BIT_0= 0x%x, SCCH_CRC_0 = %d
hSLP_SCCH_Decision_P2, PM_0 %d, VIT_LLR_SUM_0 %d, INPUT_LLR_SUM_SLOT1_0 %d, INPUT_LLR_SUM_SLOT2_0 %d
hSLP_SCCH_Decision_P2, PART1_IDX_1= %d, PART1_BIT_1 = 0x%x, PART2_BIT_1 = 0x%x, SCCH_CRC_1 = %d
hSLP_SCCH_Decision_P2, PM_1 %d, VIT_LLR_SUM_1 %d, INPUT_LLR_SUM_SLOT1_1 %d, INPUT_LLR_SUM_SLOT2_1 %d
hSLP_SCCH_ConfigSet, NOT SUPPORT HW %d
hSLP_SCCH_ConfigSet, NOT SUPPORT SPEC %d
hSLP_SCCH_ConfigSet, BCCH_H_RNTI_FLAG %d, COM_H_RNTI_FLAG %d, DED_H_RNTI_FLAG %d, CONFIG_NC %d
hSLP_SCCH_ConfigSet ASSIST, DED_H_RNTI_FLAG %d
NIR_HARQ_NUM_0 %d,NIR_HARQ_NUM_1 %dNIR_HARQ_NUM_2 %dNIR_HARQ_NUM_3 %d
hSLP_main, nir00 %d, nir01 %d, nir02 %d, nir03 %d, nir04 %d, nir05 %d, nir06 %d
hSLP_main, nir07 %d, nir08 %d, nir09 %d, nir10 %d, nir11 %d, nir12 %d, nir13 %d
hSLP_main, nir14 %d, nir15 %d, nir16 %d, nir17 %d, nir18 %d, nir19 %d, nir20 %d
HsScchConfigRequest, f_ue_id_valid %d, rrc_state %d, ded_h_rnti0 %d, com_h_rnti %d, bcch_h_rnti %d
HsScchConfigRequest, RRC_STATE %d, CONFIG_64QAM_0 %d, MAC_HS_FLAG_0 %d, TB_SIZE_FLAG_0 %d, DED_H_RNTI_0 %d
HsScchConfigRequest, HS_SCCH_NUM_0 %d, MAC_HS_RESET %d
HsScchConfigRequest, CONFIG_CARRIER_1 %d, CONFIG_64QAM_1 %d, MAC_HS_FLAG_1 %d, TB_SIZE_FLAG_1 %d, DED_H_RNTI_1 %d, HS_SCCH_NUM_1 %d
HsScchConfigRequest, CONFIG_CARRIER_2 %d, CONFIG_64QAM_2 %d, MAC_HS_FLAG_2 %d, TB_SIZE_FLAG_2 %d, DED_H_RNTI_2 %d, HS_SCCH_NUM_2 %d
