#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 28 14:52:23 2020
# Process ID: 7108
# Current directory: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9564 D:\STUDY\GitHubWork\Verilog-learning\07_decode_47\decode\decode.xpr
# Log file: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/vivado.log
# Journal file: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/STUDY/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 797.758 ; gain = 145.660
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decode_47_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decode_47_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_top
INFO: [VRFC 10-311] analyzing module seg_sel
INFO: [VRFC 10-311] analyzing module decode_47
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_47_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xelab -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/STUDY/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 1. Module decode_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 28. Module seg_sel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 59. Module decode_47 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_sel
Compiling module xil_defaultlib.decode_47
Compiling module xil_defaultlib.decode_top
Compiling module xil_defaultlib.decode_47_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_47_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decode_47_tb_behav -key {Behavioral:sim_1:Functional:decode_47_tb} -tclbatch {decode_47_tb.tcl} -view {D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg
source decode_47_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" Line 17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decode_47_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 903.563 ; gain = 17.262
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decode_47_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decode_47_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_top
INFO: [VRFC 10-311] analyzing module seg_sel
INFO: [VRFC 10-311] analyzing module decode_47
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_47_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xelab -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/STUDY/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 1. Module decode_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 28. Module seg_sel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 59. Module decode_47 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_sel
Compiling module xil_defaultlib.decode_47
Compiling module xil_defaultlib.decode_top
Compiling module xil_defaultlib.decode_47_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_47_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 360 ns : File "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" Line 17
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 903.563 ; gain = 0.000
save_wave_config {D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decode_47_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decode_47_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_top
INFO: [VRFC 10-311] analyzing module seg_sel
INFO: [VRFC 10-311] analyzing module decode_47
WARNING: [VRFC 10-986] literal value truncated to fit in 7 bits [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:78]
WARNING: [VRFC 10-986] literal value truncated to fit in 7 bits [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_47_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xelab -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/STUDY/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 1. Module decode_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 28. Module seg_sel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 59. Module decode_47 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_sel
Compiling module xil_defaultlib.decode_47
Compiling module xil_defaultlib.decode_top
Compiling module xil_defaultlib.decode_47_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_47_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decode_47_tb_behav -key {Behavioral:sim_1:Functional:decode_47_tb} -tclbatch {decode_47_tb.tcl} -view {D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg
source decode_47_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" Line 17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decode_47_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 922.195 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: decode_top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:78]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:92]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1321.484 ; gain = 161.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'decode_top' [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:1]
INFO: [Synth 8-6157] synthesizing module 'seg_sel' [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:28]
INFO: [Synth 8-226] default block is never used [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:43]
INFO: [Synth 8-6155] done synthesizing module 'seg_sel' (1#1) [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:28]
INFO: [Synth 8-6157] synthesizing module 'decode_47' [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:59]
INFO: [Synth 8-226] default block is never used [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:75]
INFO: [Synth 8-6155] done synthesizing module 'decode_47' (2#1) [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:59]
INFO: [Synth 8-6155] done synthesizing module 'decode_top' (3#1) [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1359.402 ; gain = 199.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1359.402 ; gain = 199.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1359.402 ; gain = 199.742
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.srcs/constrs_2/new/decode_47.xdc]
Finished Parsing XDC File [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.srcs/constrs_2/new/decode_47.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1522.582 ; gain = 362.922
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1522.582 ; gain = 600.387
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jul 28 15:10:12 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 28 15:10:53 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 28 15:12:28 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/runme.log
set_property package_pin "" [get_ports [list  rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
place_ports rst_n R6
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jul 28 15:15:08 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 28 15:15:50 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decode_47_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decode_47_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_top
INFO: [VRFC 10-311] analyzing module seg_sel
INFO: [VRFC 10-311] analyzing module decode_47
WARNING: [VRFC 10-986] literal value truncated to fit in 7 bits [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:78]
WARNING: [VRFC 10-986] literal value truncated to fit in 7 bits [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_47_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xelab -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/STUDY/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 1. Module decode_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 28. Module seg_sel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 59. Module decode_47 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_sel
Compiling module xil_defaultlib.decode_47
Compiling module xil_defaultlib.decode_top
Compiling module xil_defaultlib.decode_47_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_47_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decode_47_tb_behav -key {Behavioral:sim_1:Functional:decode_47_tb} -tclbatch {decode_47_tb.tcl} -view {D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg
source decode_47_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" Line 17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decode_47_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1839.941 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jul 28 15:17:45 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decode_47_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decode_47_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_top
INFO: [VRFC 10-311] analyzing module seg_sel
INFO: [VRFC 10-311] analyzing module decode_47
WARNING: [VRFC 10-986] literal value truncated to fit in 7 bits [D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_47_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xelab -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/STUDY/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 1. Module decode_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 28. Module seg_sel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 59. Module decode_47 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_sel
Compiling module xil_defaultlib.decode_47
Compiling module xil_defaultlib.decode_top
Compiling module xil_defaultlib.decode_47_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_47_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decode_47_tb_behav -key {Behavioral:sim_1:Functional:decode_47_tb} -tclbatch {decode_47_tb.tcl} -view {D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg
source decode_47_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" Line 17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decode_47_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.516 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Tue Jul 28 15:20:06 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decode_47_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decode_47_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_top
INFO: [VRFC 10-311] analyzing module seg_sel
INFO: [VRFC 10-311] analyzing module decode_47
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_47_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xelab -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/STUDY/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 1. Module decode_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 28. Module seg_sel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 59. Module decode_47 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_sel
Compiling module xil_defaultlib.decode_47
Compiling module xil_defaultlib.decode_top
Compiling module xil_defaultlib.decode_47_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_47_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decode_47_tb_behav -key {Behavioral:sim_1:Functional:decode_47_tb} -tclbatch {decode_47_tb.tcl} -view {D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg
source decode_47_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" Line 17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decode_47_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.516 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jul 28 15:22:07 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 28 15:23:22 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 28 15:25:47 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532902A
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/decode_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/decode_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decode_47_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decode_47_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_top
INFO: [VRFC 10-311] analyzing module seg_sel
INFO: [VRFC 10-311] analyzing module decode_47
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_47_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
"xelab -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/STUDY/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e883089646654dd8a900f4f380f1ba52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_47_tb_behav xil_defaultlib.decode_47_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 1. Module decode_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 28. Module seg_sel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47.v" Line 59. Module decode_47 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_sel
Compiling module xil_defaultlib.decode_47
Compiling module xil_defaultlib.decode_top
Compiling module xil_defaultlib.decode_47_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_47_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decode_47_tb_behav -key {Behavioral:sim_1:Functional:decode_47_tb} -tclbatch {decode_47_tb.tcl} -view {D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode_47_tb_behav.wcfg
source decode_47_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode_47_tb.v" Line 17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decode_47_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3624.523 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jul 28 15:31:35 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 28 15:32:20 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 28 15:33:39 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/decode_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs synth_1 -jobs 4
ERROR: [Common 17-69] Command failed:  Run 'synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run synth_1'.
reset_runs synth_1 -jobs 4
ERROR: [Common 17-170] Unknown option '-jobs', please type 'reset_runs -help' for usage info.
reset_runs synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jul 28 15:36:41 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jul 28 15:37:23 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3624.523 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3624.523 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3624.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3639.316 ; gain = 14.793
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 28 15:39:05 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/07_decode_47/decode/decode.runs/impl_1/decode_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274532902A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274532902A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274532902A
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 15:47:02 2020...
