{
"schema": 1,
"test": "calibrator",
"output_directory": "calibrator",
"title": "Testing",
"comment": "T",
"relative": true,

"reset": false,
"pcb": "green",

"mux1_in1": 0,
"mux1_in2": 4,
"mux1_gain": 0,
"mux2_in1": 1,
"mux2_in2": 4,
"mux2_gain": 0,
"mux3_in1": 2,
"mux3_in2": 4,
"mux3_gain": 0,
"mux4_in1": 3,
"mux4_in2": 4,
"mux4_gain": 0,

"pretest": true,

"adc1_save_data": true,
"adc1_plot": true,
"adc1_plot_show": false,
"adc1_plot_save": true,
"adc1_plot_overlay": false,

"adc2_save_data": true,
"adc2_plot": true,
"adc2_plot_show": false,
"adc2_plot_save": true,
"adc2_plot_overlay": false,

"adc3_save_data": true,
"adc3_plot": true,
"adc3_plot_show": false,
"adc3_plot_save": true,
"adc3_plot_overlay": false,

"adc4_save_data": true,
"adc4_plot": true,
"adc4_plot_show": false,
"adc4_plot_save": true,
"adc4_plot_overlay": false,

"pfb_averages": 10,
"notch_filter": true,
"notch_subtract_disable": true,
"notch_averages": 4,
"sticky_errors": true,
"pfb_test_mode": false,

"pfb1_main_index": "0x18",
"pfb1_notch_index": "0x18",
"pfb2_main_index": "0x18",
"pfb2_notch_index": "0x18",
"pfb3_main_index": "0x18",
"pfb3_notch_index": "0x18",
"pfb4_main_index": "0x18",
"pfb4_notch_index": "0x18",

"pfb5_main_index": "0x18",
"pfb5_notch_index": "0x18",
"pfb6_main_index": "0x18",
"pfb6_notch_index": "0x18",
"pfb7_main_index": "0x18",
"pfb7_notch_index": "0x18",
"pfb8_main_index": "0x18",
"pfb8_notch_index": "0x18",

"pfb9_main_index": "0x18",
"pfb9_notch_index": "0x18",
"pfb10_main_index": "0x18",
"pfb10_notch_index": "0x18",
"pfb11_main_index": "0x18",
"pfb11_notch_index": "0x18",
"pfb12_main_index": "0x18",
"pfb12_notch_index": "0x18",

"pfb13_main_index": "0x18",
"pfb13_notch_index": "0x18",
"pfb14_main_index": "0x18",
"pfb14_notch_index": "0x18",
"pfb15_main_index": "0x18",
"pfb15_notch_index": "0x18",
"pfb16_main_index": "0x18",
"pfb16_notch_index": "0x18",

"pfb1_fpga_save_data": true,
"pfb1_fpga_plot": true,
"pfb1_fpga_plot_show": false,
"pfb1_fpga_plot_save": true,

"pfb2_fpga_save_data": true,
"pfb2_fpga_plot": true,
"pfb2_fpga_plot_show": false,
"pfb2_fpga_plot_save": true,

"pfb3_fpga_save_data": true,
"pfb3_fpga_plot": true,
"pfb3_fpga_plot_show": false,
"pfb3_fpga_plot_save": true,

"pfb4_fpga_save_data": true,
"pfb4_fpga_plot": true,
"pfb4_fpga_plot_show": false,
"pfb4_fpga_plot_save": true,

"pfb_sw_save_data": false,
"pfb_sw_plot": true,
"pfb_sw_plot_show": true,
"pfb_sw_plot_save": true,

"reset_cal": true,
"wait_to_start": false,
"Nac1": 0,
"Nac2": 10,
"notch_index": 2,
"cplx_index": 29,
"sum1_index": 24,
"sum2_index": 24,
"powertop_index": 32,
"powerbot_index": 32,
"driftFD_index": 32,
"driftSD1_index": 24,
"driftSD2_index": 16,
"default_drift": "0x8000",
"have_lock_value": "default",
"have_lock_radian": "0x16b",
"lower_guard_value": "default",
"upper_guard_value": "default",
"power_ratio": "0x0",
"antenna_enable": "0xF",
"power_slice": "0x9",
"fdsd_slice": "0x8",
"fdxsdx_slice": "0x8",
"hold_drift": false,

"limit_frequency": false,
"lower_frequency": 0,
"upper_frequency": 511,

"print_calib": false,
"calib_fout_plot": true,
"calib_fout_plot_show": false,
"calib_fout_plot_save": true,

"calib_drift_plot": true,
"calib_drift_plot_show": true,
"calib_drift_plot_save": true,

"calib_topbottom_plot": true,
"calib_topbottom_plot_show": true,
"calib_topbottom_plot_save": true,

"calib_fdsd_plot": true,
"calib_fdsd_plot_show": true,
"calib_fdsd_plot_save": true
}
