{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517328972212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517328972217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 10:16:12 2018 " "Processing started: Tue Jan 30 10:16:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517328972217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517328972217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517328972217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517328972590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517328972590 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg_v\" regfile.v(30) " "Verilog HDL syntax error at regfile.v(30) near text: \"reg_v\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "regfile.v" "" { Text "C:/Users/cheng/Desktop/regfile/regfile.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1517328981105 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier regfile.v(30) " "Verilog HDL syntax error at regfile.v(30) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "regfile.v" "" { Text "C:/Users/cheng/Desktop/regfile/regfile.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1517328981106 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "regfile.v(28) " "Verilog HDL error at regfile.v(28): this block requires a name" {  } { { "regfile.v" "" { Text "C:/Users/cheng/Desktop/regfile/regfile.v" 28 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1517328981106 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"my_register\" regfile.v(39) " "Verilog HDL syntax error at regfile.v(39) near text: \"my_register\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "regfile.v" "" { Text "C:/Users/cheng/Desktop/regfile/regfile.v" 39 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1517328981106 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "regfile.v(36) " "Verilog HDL error at regfile.v(36): this block requires a name" {  } { { "regfile.v" "" { Text "C:/Users/cheng/Desktop/regfile/regfile.v" 36 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1517328981106 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "regfile.v(46) " "Verilog HDL Module Instantiation error at regfile.v(46): cannot connect instance ports both by order and by name" {  } { { "regfile.v" "" { Text "C:/Users/cheng/Desktop/regfile/regfile.v" 46 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Analysis & Synthesis" 0 -1 1517328981106 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "regfile.v(48) " "Verilog HDL Module Instantiation error at regfile.v(48): cannot connect instance ports both by order and by name" {  } { { "regfile.v" "" { Text "C:/Users/cheng/Desktop/regfile/regfile.v" 48 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Analysis & Synthesis" 0 -1 1517328981106 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "regfile regfile.v(1) " "Ignored design unit \"regfile\" at regfile.v(1) due to previous errors" {  } { { "regfile.v" "" { Text "C:/Users/cheng/Desktop/regfile/regfile.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1517328981106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 0 0 " "Found 0 design units, including 0 entities, in source file regfile.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517328981107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_register.v 1 1 " "Found 1 design units, including 1 entities, in source file my_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_register " "Found entity 1: my_register" {  } { { "my_register.v" "" { Text "C:/Users/cheng/Desktop/regfile/my_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517328981110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517328981110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file my_dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_dffe " "Found entity 1: my_dffe" {  } { { "my_dffe.v" "" { Text "C:/Users/cheng/Desktop/regfile/my_dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517328981113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517328981113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_decoder " "Found entity 1: my_decoder" {  } { { "my_decoder.v" "" { Text "C:/Users/cheng/Desktop/regfile/my_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517328981116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517328981116 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "my_mux.v(34) " "Verilog HDL Module Instantiation warning at my_mux.v(34): ignored dangling comma in List of Port Connections" {  } { { "my_mux.v" "" { Text "C:/Users/cheng/Desktop/regfile/my_mux.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1517328981119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.v" "" { Text "C:/Users/cheng/Desktop/regfile/my_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517328981119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517328981119 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517328981213 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 30 10:16:21 2018 " "Processing ended: Tue Jan 30 10:16:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517328981213 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517328981213 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517328981213 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517328981213 ""}
