POWER = vdd
GND = vss
CLOCK = phi1 phi2
DIGITAL = switched_capacitor_combination
MERGE_SYMM_CAPS = True
