{:input (genetic.crossover/dumb-crossover 569252539 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_:missing , \\wire1_9_:missing , wire2_22, wire3_22, \\wire23_:missing , wire24_33);\n  wire \\:missing_edge ;\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  wire wire10_11;\n  wire \\wire13_:missing_29 ;\n  wire wire18_11;\n  wire wire18_13;\n  wire \\wire18_16_:missing ;\n  wire wire18_21;\n  wire \\wire18_28_:missing ;\n  wire wire18_29;\n  wire wire18_31;\n  wire \\wire18_:missing ;\n  wire \\wire18_:missing_36 ;\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  wire wire21;\n  input \\wire23_:missing ;\n  wire \\wire23_:missing ;\n  output wire24_33;\n  wire wire24_33;\n  wire \\wire25_:missing_37_38 ;\n  wire wire26;\n  wire wire27_32;\n  wire wire27_35;\n  wire \\wire28_:missing ;\n  output wire2_22;\n  wire wire2_22;\n  wire \\wire30_:missing_16 ;\n  wire \\wire30_:missing_31 ;\n  wire wire34_22;\n  wire wire37;\n  output wire3_22;\n  wire wire3_22;\n  wire \\wire4_17_:missing_20 ;\n  wire wire5_22;\n  wire \\wire6_11_:missing ;\n  wire wire6_15;\n  wire wire7_19;\n  wire \\wire7_:missing ;\n  wire wire8_13;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_12_14_16 ;\n  wire \\wire:missing_22_39 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire5_22;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_12_14_16 , \\wire:missing_12_14_16  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire4_17_:missing_20 ;\n  assign wire27_32 = 2'h1 >> wire27_35;\n  assign wire6_15 = 2'h1 >> \\wire6_11_:missing ;\n  assign \\wire28_:missing  = 4'h6 >> { \\wire18_28_:missing , \\wire18_28_:missing  };\n  assign \\wire13_:missing_29  = 4'h8 >> { wire18_29, wire18_29 };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire30_:missing_16 , \\wire30_:missing_31  };\n  assign wire37 = 2'hx >> \\wire25_:missing_37_38 ;\n  assign \\wire7_:missing  = 2'h1 >> wire7_19;\n  assign \\wire:missing_edge  = 2'hx >> \\wire25_:missing_37_38 ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_13;\n  assign \\wire9_:missing  = 4'h6 >> { \\wire1_9_:missing , \\wire0_9_:missing  };\n  assign wire10_11 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire6_11_:missing  = 4'h8 >> { wire18_11, wire10_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire:missing_12_14_16 , \\wire:missing_12_14_16  };\n  assign wire8_13 = 4'h6 >> { wire18_13, \\wire13_:missing_29  };\n  assign \\wire4_17_:missing_20  = 1'h1;\n  assign \\wire25_:missing_37_38  = 1'h1;\n  assign wire26 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_22_39 ;\n  assign \\wire:missing_edge  = \\wire18_:missing_36 ;\n  assign wire27_35 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire34_22;\n  assign wire24_33 = \\wire:missing_edge ;\n  assign \\wire:missing_32  = wire27_32;\n  assign \\wire30_:missing_31  = wire18_31;\n  assign wire2_22 = \\wire:missing_edge ;\n  assign wire21 = wire18_21;\n  assign wire7_19 = \\wire:missing_edge ;\n  assign \\wire18_:missing  = \\wire18_16_:missing ;\n  assign \\wire:missing_edge  = \\wire4_17_:missing_20 ;\n  assign \\wire:missing_12_14_16  = \\wire18_16_:missing ;\n  assign \\wire:missing_edge  = wire6_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:3.1-87.10\" *)\nmodule postsynth(\\wire0_9_:missing , \\wire1_9_:missing , wire2_22, wire3_22, \\wire23_:missing , wire24_33);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:5.9-5.26\" *)\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:7.8-7.17\" *)\n  wire wire10_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:17.8-17.27\" *)\n  wire \\wire18_:missing_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:18.9-18.26\" *)\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:21.9-21.25\" *)\n  input \\wire23_:missing ;\n  wire \\wire23_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:23.10-23.19\" *)\n  output wire24_33;\n  wire wire24_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:25.8-25.30\" *)\n  wire \\wire25_:missing_37_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:26.8-26.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:27.8-27.17\" *)\n  wire wire27_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:28.8-28.17\" *)\n  wire wire27_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:30.10-30.18\" *)\n  output wire2_22;\n  wire wire2_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:34.8-34.17\" *)\n  wire wire34_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:35.8-35.14\" *)\n  wire wire37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:36.10-36.18\" *)\n  output wire3_22;\n  wire wire3_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:38.8-38.29\" *)\n  wire \\wire4_17_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:41.8-41.16\" *)\n  wire wire6_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:42.8-42.16\" *)\n  wire wire7_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:43.8-43.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:49.8-49.27\" *)\n  wire \\wire:missing_22_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:50.8-50.24\" *)\n  wire \\wire:missing_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/6AC782D5.v:51.8-51.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_11 = 1'h1;\n  assign \\wire18_:missing_36  = 1'h1;\n  assign wire24_33 = 1'h1;\n  assign \\wire25_:missing_37_38  = 1'h1;\n  assign wire26 = 1'h0;\n  assign wire27_32 = 1'h0;\n  assign wire27_35 = 1'h1;\n  assign wire2_22 = 1'h1;\n  assign wire34_22 = 1'h1;\n  assign wire37 = 1'hx;\n  assign wire3_22 = 1'hx;\n  assign \\wire4_17_:missing_20  = 1'h1;\n  assign wire6_15 = 1'h1;\n  assign wire7_19 = 1'h1;\n  assign \\wire7_:missing  = 1'h0;\n  assign \\wire:missing_22_39  = 1'h1;\n  assign \\wire:missing_32  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:39:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp/src/top.v'.\nSBY  2:39:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] Copy '/tmp/fuzzmount2DDF5D8C/6AC782D5.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp/src/6AC782D5.v'.\nSBY  2:39:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] Copy '/tmp/fuzzmount2DDF5D8C/6AC782D5.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp/src/6AC782D5.post.v'.\nSBY  2:39:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] engine_0: abc pdr\nSBY  2:39:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:39:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6AC782D5.v:59$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6AC782D5.v:59$30.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:39:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6AC782D5.v:56$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6AC782D5.v:56$27.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:39:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6AC782D5.v:53$24_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6AC782D5.v:53$24.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:39:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/6AC782D5.v:52$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/6AC782D5.v:52$23.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:39:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] base: Warning: Wire presynth.\\wire3_22 is used but has no driver.\nSBY  2:39:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] base: finished (returncode=0)\nSBY  2:39:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:39:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] aig: Warning: Wire presynth.\\wire3_22 is used but has no driver.\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] aig: finished (returncode=0)\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] engine_0: Warning: The network has no constraints.\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] engine_0: finished (returncode=0)\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] engine_0: Status returned by engine: FAIL\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp'.\nSBY  2:39:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyukvmfcp] DONE (FAIL, rc=2)\n", :err ""}}}