Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 26 23:31:17 2019
| Host         : DESKTOP-0HVAOD9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.437       -7.069                      3                 6969        0.033        0.000                      0                 6945        0.000        0.000                       0                  2925  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 3.333}        6.666           150.015         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 3.333}        6.667           149.992         
  clk_out1_design_1_clk_wiz_0_0    {0.000 2.500}        5.000           199.990         
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.001          49.998          
design_1_i/dvi2rgb_1/U0/RefClk     {0.000 2.500}        5.000           200.000         
hdmi_in_clk_p                      {0.000 4.167}        8.334           119.990         
  CLKFBIN                          {0.000 4.167}        8.334           119.990         
  CLK_OUT_5x_hdmi_clk              {0.000 0.833}        1.667           599.952         
    PixelClk_int                   {0.000 3.334}        8.334           119.990         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               0.925        0.000                      0                 5282        0.033        0.000                      0                 5282        2.353        0.000                       0                  2135  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.333        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.846        0.000                       0                     3  
design_1_i/dvi2rgb_1/U0/RefClk           1.107        0.000                      0                  355        0.122        0.000                      0                  355        0.264        0.000                       0                   166  
hdmi_in_clk_p                                                                                                                                                                        2.167        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                            7.085        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                                0.000        0.000                       0                    15  
    PixelClk_int                         3.136        0.000                      0                 1302        0.047        0.000                      0                 1302        2.084        0.000                       0                   600  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PixelClk_int  clk_fpga_0          6.921        0.000                      0                   12                                                                        
clk_fpga_0    PixelClk_int       -2.437       -7.069                      3                   15        0.171        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               PixelClk_int                    PixelClk_int                          5.795        0.000                      0                    3        0.621        0.000                      0                    3  
**async_default**               design_1_i/dvi2rgb_1/U0/RefClk  design_1_i/dvi2rgb_1/U0/RefClk        3.448        0.000                      0                    3        0.421        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 9.535 - 6.666 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.870     3.164    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     7.370 r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/PCOUT[0]
                         net (fo=1, routed)           0.002     7.372    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product_n_153
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.690     9.535    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.267     9.803    
                         clock uncertainty           -0.106     9.696    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     8.296    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 9.535 - 6.666 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.870     3.164    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     7.370 r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/PCOUT[10]
                         net (fo=1, routed)           0.002     7.372    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product_n_143
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.690     9.535    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.267     9.803    
                         clock uncertainty           -0.106     9.696    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     8.296    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 9.535 - 6.666 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.870     3.164    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.370 r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/PCOUT[11]
                         net (fo=1, routed)           0.002     7.372    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product_n_142
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.690     9.535    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.267     9.803    
                         clock uncertainty           -0.106     9.696    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     8.296    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 9.535 - 6.666 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.870     3.164    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     7.370 r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/PCOUT[12]
                         net (fo=1, routed)           0.002     7.372    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product_n_141
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.690     9.535    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.267     9.803    
                         clock uncertainty           -0.106     9.696    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     8.296    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 9.535 - 6.666 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.870     3.164    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     7.370 r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/PCOUT[13]
                         net (fo=1, routed)           0.002     7.372    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product_n_140
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.690     9.535    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.267     9.803    
                         clock uncertainty           -0.106     9.696    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     8.296    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 9.535 - 6.666 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.870     3.164    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     7.370 r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/PCOUT[14]
                         net (fo=1, routed)           0.002     7.372    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product_n_139
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.690     9.535    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.267     9.803    
                         clock uncertainty           -0.106     9.696    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     8.296    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 9.535 - 6.666 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.870     3.164    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     7.370 r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/PCOUT[15]
                         net (fo=1, routed)           0.002     7.372    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product_n_138
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.690     9.535    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.267     9.803    
                         clock uncertainty           -0.106     9.696    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     8.296    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 9.535 - 6.666 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.870     3.164    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     7.370 r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/PCOUT[16]
                         net (fo=1, routed)           0.002     7.372    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product_n_137
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.690     9.535    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.267     9.803    
                         clock uncertainty           -0.106     9.696    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     8.296    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 9.535 - 6.666 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.870     3.164    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     7.370 r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/PCOUT[17]
                         net (fo=1, routed)           0.002     7.372    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product_n_136
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.690     9.535    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.267     9.803    
                         clock uncertainty           -0.106     9.696    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     8.296    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 9.535 - 6.666 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.870     3.164    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y24          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      4.206     7.370 r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product/PCOUT[18]
                         net (fo=1, routed)           0.002     7.372    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/tmp_product_n_135
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.754    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.690     9.535    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/ap_clk
    DSP48_X3Y25          DSP48E1                                      r  design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.267     9.803    
                         clock uncertainty           -0.106     9.696    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     8.296    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.605     0.941    design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_clk
    SLICE_X91Y59         FDRE                                         r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDRE (Prop_fdre_C_Q)         0.141     1.082 r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[21]/Q
                         net (fo=1, routed)           0.106     1.188    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg_5[21]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.918     1.284    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.284     1.000    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155     1.155    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.606     0.942    design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_clk
    SLICE_X91Y56         FDRE                                         r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[10]/Q
                         net (fo=1, routed)           0.107     1.189    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg_5[10]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.918     1.284    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.284     1.000    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     1.155    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.606     0.942    design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_clk
    SLICE_X91Y55         FDRE                                         r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y55         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[6]/Q
                         net (fo=1, routed)           0.108     1.190    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg_5[6]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.918     1.284    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.284     1.000    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.155    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.606     0.942    design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_clk
    SLICE_X91Y56         FDRE                                         r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge2_reg_262_reg[8]/Q
                         net (fo=1, routed)           0.108     1.190    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg_5[8]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.918     1.284    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.284     1.000    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.155    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_U/video_scale_sums_cud_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/t_V_reg_177_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/i_V_reg_413_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.355ns (85.026%)  route 0.063ns (14.974%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.643     0.979    design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_clk
    SLICE_X110Y49        FDRE                                         r  design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/t_V_reg_177_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/t_V_reg_177_reg[11]/Q
                         net (fo=2, routed)           0.062     1.181    design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/t_V_reg_177[11]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.341 r  design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/i_V_reg_413_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.342    design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/i_V_reg_413_reg[12]_i_1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.396 r  design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/i_V_reg_413_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.396    design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/i_V_fu_324_p2[13]
    SLICE_X111Y50        FDRE                                         r  design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/i_V_reg_413_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.909     1.275    design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_clk
    SLICE_X111Y50        FDRE                                         r  design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/i_V_reg_413_reg[13]/C
                         clock pessimism             -0.030     1.245    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105     1.350    design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/i_V_reg_413_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.502%)  route 0.223ns (54.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.613     0.949    design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_clk
    SLICE_X91Y49         FDSE                                         r  design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDSE (Prop_fdse_C_Q)         0.141     1.090 r  design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.223     1.312    design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_CS_fsm_reg_n_0_[0]
    SLICE_X91Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.357 r  design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_CS_fsm[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.357    design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_NS_fsm[1]
    SLICE_X91Y50         FDRE                                         r  design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.877     1.243    design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_clk
    SLICE_X91Y50         FDRE                                         r  design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_CS_fsm_reg[1]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X91Y50         FDRE (Hold_fdre_C_D)         0.091     1.304    design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/r_V_reg_220_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/t_V_3_reg_143_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.771%)  route 0.229ns (58.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.590     0.926    design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_clk
    SLICE_X82Y49         FDRE                                         r  design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/r_V_reg_220_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/r_V_reg_220_reg[0]/Q
                         net (fo=1, routed)           0.229     1.318    design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/r_V_reg_220[0]
    SLICE_X82Y50         FDRE                                         r  design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/t_V_3_reg_143_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.853     1.219    design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_clk
    SLICE_X82Y50         FDRE                                         r  design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/t_V_3_reg_143_reg[0]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X82Y50         FDRE (Hold_fdre_C_D)         0.075     1.264    design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/t_V_3_reg_143_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge1_reg_274_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.602     0.938    design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_clk
    SLICE_X90Y65         FDRE                                         r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge1_reg_274_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y65         FDRE (Prop_fdre_C_Q)         0.164     1.102 r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge1_reg_274_reg[31]/Q
                         net (fo=1, routed)           0.106     1.208    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg_5[31]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.916     1.282    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ap_clk
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.284     0.998    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.155     1.153    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge1_reg_274_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.602     0.938    design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_clk
    SLICE_X90Y63         FDRE                                         r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge1_reg_274_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_fdre_C_Q)         0.164     1.102 r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge1_reg_274_reg[23]/Q
                         net (fo=1, routed)           0.107     1.208    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg_5[23]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.916     1.282    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ap_clk
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.284     0.998    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.155     1.153    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge1_reg_274_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.602     0.938    design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_clk
    SLICE_X90Y64         FDRE                                         r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge1_reg_274_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y64         FDRE (Prop_fdre_C_Q)         0.164     1.102 r  design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge1_reg_274_reg[25]/Q
                         net (fo=1, routed)           0.107     1.208    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg_5[25]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.916     1.282    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ap_clk
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.284     0.998    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                      0.155     1.153    design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_1_U/video_scale_sums_cud_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.666       2.782      DSP48_X3Y27    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U41/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.666       2.782      DSP48_X3Y22    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U42/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.666       2.782      DSP48_X3Y25    design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y9    design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X3Y12   design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y11   design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y12   design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y10   design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y13   design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y8    design_1_i/triple_buffer_v1_0_0/inst/buffer_reg_9/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X104Y73  design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X104Y73  design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X86Y60   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/tmp_25_reg_395_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X86Y60   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/tmp_25_reg_395_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X86Y60   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/tmp_25_reg_395_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X86Y60   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/tmp_25_reg_395_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X86Y60   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/tmp_25_reg_395_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X86Y60   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/tmp_25_reg_395_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X86Y60   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/tmp_25_reg_395_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X86Y60   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/tmp_25_reg_395_reg[9]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X104Y73  design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X104Y73  design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X111Y81  design_1_i/blinky_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X111Y84  design_1_i/blinky_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X111Y84  design_1_i/blinky_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X111Y84  design_1_i/blinky_0/inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X95Y63   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X95Y63   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X95Y63   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X95Y63   design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/hls_video_processibs_U40/hls_video_processibs_MulnS_0_U/buff0_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.667       93.333     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.333       1.333      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.333       1.333      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.333       1.334      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.334       1.334      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.846ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.001 }
Period(ns):         20.001
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.001      17.846     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.001      18.752     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.001      18.752     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.001      79.999     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.001      193.359    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/dvi2rgb_1/U0/RefClk
  To Clock:  design_1_i/dvi2rgb_1/U0/RefClk

Setup :            0  Failing Endpoints,  Worst Slack        1.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.014ns (27.664%)  route 2.651ns (72.336%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 6.601 - 5.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.775     1.775    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y70        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518     2.293 f  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.820     3.113    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y70        LUT4 (Prop_lut4_I1_O)        0.124     3.237 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.293     3.530    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.124     3.654 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433     4.087    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I5_O)        0.124     4.211 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.443     4.654    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X103Y70        LUT6 (Prop_lut6_I0_O)        0.124     4.778 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.663     5.440    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel
    SLICE_X102Y69        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.601     6.601    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y69        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism              0.151     6.752    
                         clock uncertainty           -0.035     6.717    
    SLICE_X102Y69        FDRE (Setup_fdre_C_CE)      -0.169     6.548    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.014ns (27.664%)  route 2.651ns (72.336%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 6.601 - 5.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.775     1.775    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y70        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518     2.293 f  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.820     3.113    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y70        LUT4 (Prop_lut4_I1_O)        0.124     3.237 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.293     3.530    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.124     3.654 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433     4.087    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I5_O)        0.124     4.211 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.443     4.654    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X103Y70        LUT6 (Prop_lut6_I0_O)        0.124     4.778 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.663     5.440    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel
    SLICE_X102Y69        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.601     6.601    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y69        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism              0.151     6.752    
                         clock uncertainty           -0.035     6.717    
    SLICE_X102Y69        FDRE (Setup_fdre_C_CE)      -0.169     6.548    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.014ns (27.664%)  route 2.651ns (72.336%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 6.601 - 5.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.775     1.775    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y70        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518     2.293 f  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.820     3.113    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y70        LUT4 (Prop_lut4_I1_O)        0.124     3.237 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.293     3.530    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.124     3.654 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433     4.087    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I5_O)        0.124     4.211 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.443     4.654    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X103Y70        LUT6 (Prop_lut6_I0_O)        0.124     4.778 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.663     5.440    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel
    SLICE_X102Y69        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.601     6.601    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y69        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
                         clock pessimism              0.151     6.752    
                         clock uncertainty           -0.035     6.717    
    SLICE_X102Y69        FDRE (Setup_fdre_C_CE)      -0.169     6.548    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.014ns (27.664%)  route 2.651ns (72.336%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 6.601 - 5.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.775     1.775    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y70        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518     2.293 f  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.820     3.113    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y70        LUT4 (Prop_lut4_I1_O)        0.124     3.237 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.293     3.530    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.124     3.654 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433     4.087    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I5_O)        0.124     4.211 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.443     4.654    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X103Y70        LUT6 (Prop_lut6_I0_O)        0.124     4.778 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.663     5.440    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel
    SLICE_X102Y69        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.601     6.601    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y69        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism              0.151     6.752    
                         clock uncertainty           -0.035     6.717    
    SLICE_X102Y69        FDRE (Setup_fdre_C_CE)      -0.169     6.548    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.292ns (36.987%)  route 2.201ns (63.013%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 6.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.867     1.867    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y92        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=10, routed)          0.856     3.179    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X111Y91        LUT3 (Prop_lut3_I2_O)        0.152     3.331 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=3, routed)           0.656     3.987    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X111Y92        LUT5 (Prop_lut5_I1_O)        0.358     4.345 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.358     4.703    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.029 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     5.360    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.686     6.686    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.114     6.800    
                         clock uncertainty           -0.035     6.765    
    SLICE_X109Y93        FDRE (Setup_fdre_C_CE)      -0.205     6.560    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.292ns (36.987%)  route 2.201ns (63.013%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 6.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.867     1.867    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y92        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=10, routed)          0.856     3.179    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X111Y91        LUT3 (Prop_lut3_I2_O)        0.152     3.331 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=3, routed)           0.656     3.987    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X111Y92        LUT5 (Prop_lut5_I1_O)        0.358     4.345 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.358     4.703    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.029 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     5.360    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.686     6.686    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.114     6.800    
                         clock uncertainty           -0.035     6.765    
    SLICE_X109Y93        FDRE (Setup_fdre_C_CE)      -0.205     6.560    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.292ns (36.987%)  route 2.201ns (63.013%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 6.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.867     1.867    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y92        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=10, routed)          0.856     3.179    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X111Y91        LUT3 (Prop_lut3_I2_O)        0.152     3.331 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=3, routed)           0.656     3.987    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X111Y92        LUT5 (Prop_lut5_I1_O)        0.358     4.345 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.358     4.703    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.029 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     5.360    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.686     6.686    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.114     6.800    
                         clock uncertainty           -0.035     6.765    
    SLICE_X109Y93        FDRE (Setup_fdre_C_CE)      -0.205     6.560    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.292ns (36.987%)  route 2.201ns (63.013%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 6.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.867     1.867    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y92        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=10, routed)          0.856     3.179    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X111Y91        LUT3 (Prop_lut3_I2_O)        0.152     3.331 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=3, routed)           0.656     3.987    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X111Y92        LUT5 (Prop_lut5_I1_O)        0.358     4.345 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.358     4.703    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.029 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     5.360    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.686     6.686    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.114     6.800    
                         clock uncertainty           -0.035     6.765    
    SLICE_X109Y93        FDRE (Setup_fdre_C_CE)      -0.205     6.560    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.292ns (36.987%)  route 2.201ns (63.013%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 6.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.867     1.867    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y92        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=10, routed)          0.856     3.179    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X111Y91        LUT3 (Prop_lut3_I2_O)        0.152     3.331 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=3, routed)           0.656     3.987    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X111Y92        LUT5 (Prop_lut5_I1_O)        0.358     4.345 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.358     4.703    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.029 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     5.360    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.686     6.686    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.114     6.800    
                         clock uncertainty           -0.035     6.765    
    SLICE_X109Y93        FDRE (Setup_fdre_C_CE)      -0.205     6.560    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.292ns (36.987%)  route 2.201ns (63.013%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 6.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.867     1.867    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y92        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=10, routed)          0.856     3.179    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X111Y91        LUT3 (Prop_lut3_I2_O)        0.152     3.331 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=3, routed)           0.656     3.987    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X111Y92        LUT5 (Prop_lut5_I1_O)        0.358     4.345 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.358     4.703    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.029 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     5.360    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.686     6.686    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y93        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.114     6.800    
                         clock uncertainty           -0.035     6.765    
    SLICE_X109Y93        FDRE (Setup_fdre_C_CE)      -0.205     6.560    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  1.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.601     0.601    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X105Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDPE (Prop_fdpe_C_Q)         0.141     0.742 r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.798    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.870     0.870    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X105Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.601    
    SLICE_X105Y70        FDPE (Hold_fdpe_C_D)         0.075     0.676    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.600     0.600    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y71        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDPE (Prop_fdpe_C_Q)         0.141     0.741 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.797    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y71        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.868     0.868    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y71        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.268     0.600    
    SLICE_X103Y71        FDPE (Hold_fdpe_C_D)         0.075     0.675    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.628     0.628    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.141     0.769 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.825    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.897     0.897    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.628    
    SLICE_X111Y77        FDPE (Hold_fdpe_C_D)         0.075     0.703    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.628     0.628    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.141     0.769 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.825    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.898     0.898    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.628    
    SLICE_X111Y78        FDPE (Hold_fdpe_C_D)         0.075     0.703    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.628     0.628    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y77        FDRE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDRE (Prop_fdre_C_Q)         0.141     0.769 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.825    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y77        FDRE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.897     0.897    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y77        FDRE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.628    
    SLICE_X113Y77        FDRE (Hold_fdre_C_D)         0.075     0.703    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.628     0.628    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141     0.769 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.825    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.898     0.898    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.628    
    SLICE_X113Y78        FDPE (Hold_fdpe_C_D)         0.075     0.703    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636     0.636    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X110Y88        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.842    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X110Y88        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.908     0.908    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X110Y88        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.272     0.636    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.075     0.711    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.637     0.637    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X110Y90        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.076     0.854    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X110Y90        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.909     0.909    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y90        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.272     0.637    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.075     0.712    design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.628     0.628    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148     0.776 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059     0.835    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y78        LUT2 (Prop_lut2_I1_O)        0.098     0.933 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.933    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.898     0.898    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.270     0.628    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.120     0.748    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/dvi2rgb_1/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.628     0.628    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y77        FDRE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.148     0.776 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.071     0.847    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X112Y77        LUT2 (Prop_lut2_I0_O)        0.098     0.945 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdFallingFlag_i_1/O
                         net (fo=1, routed)           0.000     0.945    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag0
    SLICE_X112Y77        FDRE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.897     0.897    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y77        FDRE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                         clock pessimism             -0.269     0.628    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.121     0.749    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/dvi2rgb_1/U0/RefClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/dvi2rgb_1/U0/RefClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X105Y67    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X105Y70    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X105Y70    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y64    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y66    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y66    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y67    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y67    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y67    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X109Y76    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y75    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y75    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y74    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y74    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y74    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y74    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y75    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y75    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y67    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y67    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y64    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y64    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y67    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y67    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y67    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y67    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y64    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y64    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y64    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_clk_p
  To Clock:  hdmi_in_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_clk_p
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { hdmi_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.334       7.085      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.334       91.666     MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.334       7.085      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.334       7.085      MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.334       91.666     MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.334       205.026    MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y68     design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y68     design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y67     design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y67     design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y70     design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y70     design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y69     design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y69     design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y72     design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y72     design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y1  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.704ns (15.644%)  route 3.796ns (84.356%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.601ns = ( 14.935 - 8.334 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.861     7.305    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X109Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456     7.761 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=82, routed)          2.034     9.795    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/overflow
    SLICE_X107Y64        LUT4 (Prop_lut4_I1_O)        0.124     9.919 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.460    10.379    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X108Y62        LUT4 (Prop_lut4_I0_O)        0.124    10.503 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          1.303    11.805    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.858    13.203    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.294 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.641    14.935    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism              0.599    15.534    
                         clock uncertainty           -0.060    15.474    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.942    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.684ns (32.795%)  route 3.451ns (67.205%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.642ns = ( 14.976 - 8.334 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.861     7.305    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X109Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456     7.761 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=82, routed)          2.034     9.795    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/overflow
    SLICE_X107Y64        LUT4 (Prop_lut4_I1_O)        0.124     9.919 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.417    11.336    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X110Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.460 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000    11.460    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.992 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.106    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.440 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.440    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]_i_1_n_6
    SLICE_X110Y61        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.858    13.203    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.294 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.683    14.976    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X110Y61        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
                         clock pessimism              0.599    15.575    
                         clock uncertainty           -0.060    15.515    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.062    15.577    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.663ns (32.519%)  route 3.451ns (67.481%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.642ns = ( 14.976 - 8.334 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.861     7.305    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X109Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456     7.761 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=82, routed)          2.034     9.795    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/overflow
    SLICE_X107Y64        LUT4 (Prop_lut4_I1_O)        0.124     9.919 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.417    11.336    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X110Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.460 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000    11.460    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.992 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.106    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.419    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]_i_1_n_4
    SLICE_X110Y61        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.858    13.203    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.294 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.683    14.976    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X110Y61        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]/C
                         clock pessimism              0.599    15.575    
                         clock uncertainty           -0.060    15.515    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.062    15.577    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.589ns (31.528%)  route 3.451ns (68.472%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.642ns = ( 14.976 - 8.334 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.861     7.305    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X109Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456     7.761 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=82, routed)          2.034     9.795    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/overflow
    SLICE_X107Y64        LUT4 (Prop_lut4_I1_O)        0.124     9.919 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.417    11.336    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X110Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.460 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000    11.460    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.992 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.106    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.345 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.345    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]_i_1_n_5
    SLICE_X110Y61        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.858    13.203    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.294 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.683    14.976    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X110Y61        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/C
                         clock pessimism              0.599    15.575    
                         clock uncertainty           -0.060    15.515    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.062    15.577    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.573ns (31.310%)  route 3.451ns (68.690%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.642ns = ( 14.976 - 8.334 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.861     7.305    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X109Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456     7.761 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=82, routed)          2.034     9.795    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/overflow
    SLICE_X107Y64        LUT4 (Prop_lut4_I1_O)        0.124     9.919 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.417    11.336    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X110Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.460 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000    11.460    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.992 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.106    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.329 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.329    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]_i_1_n_7
    SLICE_X110Y61        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.858    13.203    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.294 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.683    14.976    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X110Y61        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/C
                         clock pessimism              0.599    15.575    
                         clock uncertainty           -0.060    15.515    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.062    15.577    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.570ns (31.269%)  route 3.451ns (68.731%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.643ns = ( 14.977 - 8.334 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.861     7.305    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X109Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456     7.761 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=82, routed)          2.034     9.795    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/overflow
    SLICE_X107Y64        LUT4 (Prop_lut4_I1_O)        0.124     9.919 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.417    11.336    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X110Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.460 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000    11.460    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.992 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.326 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.326    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_6
    SLICE_X110Y60        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.858    13.203    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.294 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.684    14.977    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X110Y60        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/C
                         clock pessimism              0.599    15.576    
                         clock uncertainty           -0.060    15.516    
    SLICE_X110Y60        FDRE (Setup_fdre_C_D)        0.062    15.578    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.578    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.549ns (30.981%)  route 3.451ns (69.019%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.643ns = ( 14.977 - 8.334 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.861     7.305    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X109Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456     7.761 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=82, routed)          2.034     9.795    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/overflow
    SLICE_X107Y64        LUT4 (Prop_lut4_I1_O)        0.124     9.919 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.417    11.336    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X110Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.460 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000    11.460    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.992 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.305 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.305    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_4
    SLICE_X110Y60        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.858    13.203    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.294 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.684    14.977    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X110Y60        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.599    15.576    
                         clock uncertainty           -0.060    15.516    
    SLICE_X110Y60        FDRE (Setup_fdre_C_D)        0.062    15.578    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         15.578    
                         arrival time                         -12.305    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.704ns (16.289%)  route 3.618ns (83.711%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.610ns = ( 14.944 - 8.334 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.861     7.305    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X109Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456     7.761 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=82, routed)          2.034     9.795    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/overflow
    SLICE_X107Y64        LUT4 (Prop_lut4_I1_O)        0.124     9.919 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.460    10.379    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X108Y62        LUT4 (Prop_lut4_I0_O)        0.124    10.503 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          1.125    11.627    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.858    13.203    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.294 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.650    14.944    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.599    15.543    
                         clock uncertainty           -0.060    15.483    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.951    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.475ns (29.944%)  route 3.451ns (70.056%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.643ns = ( 14.977 - 8.334 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.861     7.305    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X109Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456     7.761 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=82, routed)          2.034     9.795    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/overflow
    SLICE_X107Y64        LUT4 (Prop_lut4_I1_O)        0.124     9.919 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.417    11.336    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X110Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.460 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000    11.460    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.992 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.231 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.231    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_5
    SLICE_X110Y60        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.858    13.203    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.294 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.684    14.977    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X110Y60        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
                         clock pessimism              0.599    15.576    
                         clock uncertainty           -0.060    15.516    
    SLICE_X110Y60        FDRE (Setup_fdre_C_D)        0.062    15.578    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         15.578    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.459ns (29.715%)  route 3.451ns (70.285%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.643ns = ( 14.977 - 8.334 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.861     7.305    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X109Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456     7.761 f  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=82, routed)          2.034     9.795    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/overflow
    SLICE_X107Y64        LUT4 (Prop_lut4_I1_O)        0.124     9.919 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.417    11.336    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X110Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.460 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000    11.460    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.992 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.992    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.215 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.215    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_7
    SLICE_X110Y60        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.858    13.203    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.294 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.684    14.977    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X110Y60        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
                         clock pessimism              0.599    15.576    
                         clock uncertainty           -0.060    15.516    
    SLICE_X110Y60        FDRE (Setup_fdre_C_D)        0.062    15.578    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.578    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  3.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pC1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.367ns (15.373%)  route 2.020ns (84.627%))
  Logic Levels:           0  
  Clock Path Skew:        2.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.304ns
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.049    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.133 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.093    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.011 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.758     4.769    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X111Y62        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.367     5.136 r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pC1_reg/Q
                         net (fo=2, routed)           2.020     7.156    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/p_1_out
    SLICE_X111Y63        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.860     7.304    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X111Y63        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/C
                         clock pessimism             -0.387     6.917    
    SLICE_X111Y63        FDRE (Hold_fdre_C_D)         0.192     7.109    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg
  -------------------------------------------------------------------
                         required time                         -7.109    
                         arrival time                           7.156    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pDataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.367ns (15.424%)  route 2.012ns (84.576%))
  Logic Levels:           0  
  Clock Path Skew:        2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.302ns
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.049    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.133 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.093    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.011 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.754     4.765    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X109Y67        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pDataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.367     5.132 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pDataIn_reg[2]/Q
                         net (fo=1, routed)           2.012     7.144    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/D[2]
    SLICE_X109Y64        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.858     7.302    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X109Y64        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[2]/C
                         clock pessimism             -0.387     6.915    
    SLICE_X109Y64        FDRE (Hold_fdre_C_D)         0.170     7.085    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.085    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pDataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.367ns (15.381%)  route 2.019ns (84.619%))
  Logic Levels:           0  
  Clock Path Skew:        2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.302ns
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.049    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.133 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.093    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.011 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.754     4.765    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X109Y67        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pDataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.367     5.132 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pDataIn_reg[0]/Q
                         net (fo=1, routed)           2.019     7.151    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/D[0]
    SLICE_X109Y64        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.945     5.343    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=236, routed)         1.858     7.302    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X109Y64        FDRE                                         r  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[0]/C
                         clock pessimism             -0.387     6.915    
    SLICE_X109Y64        FDRE (Hold_fdre_C_D)         0.169     7.084    design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.084    
                         arrival time                           7.151    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.413%)  route 0.199ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.251     1.826    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     1.967 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.199     2.167    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.287     2.153    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.311     1.841    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.081    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.413%)  route 0.199ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.251     1.826    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     1.967 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.199     2.167    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.287     2.153    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.311     1.841    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.081    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.413%)  route 0.199ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.251     1.826    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     1.967 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.199     2.167    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.287     2.153    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.311     1.841    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.081    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.413%)  route 0.199ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.251     1.826    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     1.967 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.199     2.167    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.287     2.153    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.311     1.841    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.081    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.413%)  route 0.199ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.251     1.826    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     1.967 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.199     2.167    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.287     2.153    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.311     1.841    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.081    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.413%)  route 0.199ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.251     1.826    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     1.967 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.199     2.167    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.287     2.153    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMD32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.311     1.841    
    SLICE_X108Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.081    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.413%)  route 0.199ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.251     1.826    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y73        FDRE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     1.967 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.199     2.167    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y72        RAMS32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.287     2.153    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y72        RAMS32                                       r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.311     1.841    
    SLICE_X108Y72        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.081    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 3.334 }
Period(ns):         8.334
Sources:            { design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X5Y12    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X5Y11    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X5Y13    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X1Y68    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X1Y70    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X1Y72    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     BUFG/I              n/a            2.155         8.334       6.179      BUFGCTRL_X0Y17  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X1Y68    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X1Y67    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X1Y70    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.334       2.084      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.334       2.084      SLICE_X112Y63   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X112Y64   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X112Y64   design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.921ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.145ns  (logic 0.419ns (36.609%)  route 0.726ns (63.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.726     1.145    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X110Y58        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X110Y58        FDRE (Setup_fdre_C_D)       -0.268     8.066    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.060%)  route 0.742ns (61.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.742     1.198    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X103Y58        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X103Y58        FDRE (Setup_fdre_C_D)       -0.095     8.239    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.372%)  route 0.594ns (58.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y63                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X105Y63        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.594     1.013    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X104Y63        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X104Y63        FDRE (Setup_fdre_C_D)       -0.220     8.114    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.961ns  (logic 0.419ns (43.587%)  route 0.542ns (56.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.542     0.961    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X103Y58        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X103Y58        FDRE (Setup_fdre_C_D)       -0.265     8.069    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.971ns  (logic 0.419ns (43.165%)  route 0.552ns (56.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.552     0.971    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X104Y57        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X104Y57        FDRE (Setup_fdre_C_D)       -0.220     8.114    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.684%)  route 0.638ns (58.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.638     1.094    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X107Y55        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X107Y55        FDRE (Setup_fdre_C_D)       -0.095     8.239    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.884ns  (logic 0.419ns (47.402%)  route 0.465ns (52.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X105Y60        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.465     0.884    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X105Y61        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X105Y61        FDRE (Setup_fdre_C_D)       -0.268     8.066    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.554%)  route 0.462ns (52.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y63                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X105Y63        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.462     0.881    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X103Y63        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X103Y63        FDRE (Setup_fdre_C_D)       -0.267     8.067    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.455%)  route 0.618ns (57.545%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y63                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X105Y63        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.618     1.074    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X104Y61        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X104Y61        FDRE (Setup_fdre_C_D)       -0.047     8.287    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.730%)  route 0.611ns (57.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y63                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X105Y63        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.611     1.067    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X104Y63        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X104Y63        FDRE (Setup_fdre_C_D)       -0.047     8.287    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  7.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  PixelClk_int

Setup :            3  Failing Endpoints,  Worst Slack       -2.437ns,  Total Violation       -7.069ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.437ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (PixelClk_int rise@33.336ns - clk_fpga_0 rise@33.330ns)
  Data Path Delay:        3.848ns  (logic 0.580ns (15.075%)  route 3.268ns (84.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 38.098 - 33.336 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 36.476 - 33.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.126ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     33.330    33.330 r  
    PS7_X0Y0             PS7                          0.000    33.330 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    34.523    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.624 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.852    36.476    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.456    36.932 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          3.268    40.200    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pRst_n
    SLICE_X109Y70        LUT5 (Prop_lut5_I0_O)        0.124    40.324 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_i_1__0/O
                         net (fo=1, routed)           0.000    40.324    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_i_1__0_n_0
    SLICE_X109Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     33.336    33.336 r  
    N18                                               0.000    33.336 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    33.336    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    34.223 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    35.385    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    35.469 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    36.429    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    37.347 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.751    38.098    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X109Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.000    38.098    
                         clock uncertainty           -0.242    37.856    
    SLICE_X109Y70        FDPE (Setup_fdpe_C_D)        0.031    37.887    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         37.887    
                         arrival time                         -40.324    
  -------------------------------------------------------------------
                         slack                                 -2.437    

Slack (VIOLATED) :        -2.318ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (PixelClk_int rise@33.336ns - clk_fpga_0 rise@33.330ns)
  Data Path Delay:        3.773ns  (logic 0.574ns (15.214%)  route 3.199ns (84.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 38.098 - 33.336 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 36.476 - 33.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.126ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     33.330    33.330 r  
    PS7_X0Y0             PS7                          0.000    33.330 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    34.523    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.624 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.852    36.476    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.456    36.932 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          3.199    40.131    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pRst_n
    SLICE_X113Y69        LUT5 (Prop_lut5_I0_O)        0.118    40.249 r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_i_1__1/O
                         net (fo=1, routed)           0.000    40.249    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_i_1__1_n_0
    SLICE_X113Y69        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     33.336    33.336 r  
    N18                                               0.000    33.336 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    33.336    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    34.223 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    35.385    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    35.469 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    36.429    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    37.347 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.751    38.098    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X113Y69        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.000    38.098    
                         clock uncertainty           -0.242    37.856    
    SLICE_X113Y69        FDPE (Setup_fdpe_C_D)        0.075    37.931    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         37.931    
                         arrival time                         -40.249    
  -------------------------------------------------------------------
                         slack                                 -2.318    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (PixelClk_int rise@33.336ns - clk_fpga_0 rise@33.330ns)
  Data Path Delay:        3.726ns  (logic 0.580ns (15.567%)  route 3.146ns (84.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 38.098 - 33.336 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 36.476 - 33.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.126ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     33.330    33.330 r  
    PS7_X0Y0             PS7                          0.000    33.330 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    34.523    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    34.624 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        1.852    36.476    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.456    36.932 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          3.146    40.078    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pRst_n
    SLICE_X110Y70        LUT5 (Prop_lut5_I0_O)        0.124    40.202 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_i_1/O
                         net (fo=1, routed)           0.000    40.202    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_i_1_n_0
    SLICE_X110Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     33.336    33.336 r  
    N18                                               0.000    33.336 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    33.336    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    34.223 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    35.385    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    35.469 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    36.429    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    37.347 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.751    38.098    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X110Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.000    38.098    
                         clock uncertainty           -0.242    37.856    
    SLICE_X110Y70        FDPE (Setup_fdpe_C_D)        0.032    37.888    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         37.888    
                         arrival time                         -40.202    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.181ns  (logic 0.419ns (35.486%)  route 0.762ns (64.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.762     1.181    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X104Y62        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X104Y62        FDRE (Setup_fdre_C_D)       -0.218     6.448    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.448    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.157%)  route 0.599ns (58.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.599     1.018    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X109Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X109Y59        FDRE (Setup_fdre_C_D)       -0.270     6.396    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.396    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.989ns  (logic 0.419ns (42.380%)  route 0.570ns (57.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.570     0.989    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X109Y58        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X109Y58        FDRE (Setup_fdre_C_D)       -0.265     6.401    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.401    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.669%)  route 0.587ns (58.331%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.587     1.006    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X112Y59        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)       -0.218     6.448    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.448    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.885%)  route 0.633ns (58.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.633     1.089    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[11]
    SLICE_X106Y60        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X106Y60        FDRE (Setup_fdre_C_D)       -0.095     6.571    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.554%)  route 0.462ns (52.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.462     0.881    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X103Y62        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X103Y62        FDRE (Setup_fdre_C_D)       -0.267     6.399    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.629%)  route 0.589ns (56.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59                                     0.000     0.000 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.589     1.045    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X109Y58        FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X109Y58        FDRE (Setup_fdre_C_D)       -0.095     6.571    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  5.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.186ns (10.956%)  route 1.512ns (89.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.126ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.627     0.963    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141     1.104 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.512     2.615    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pRst_n
    SLICE_X110Y70        LUT5 (Prop_lut5_I0_O)        0.045     2.660 r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_i_1/O
                         net (fo=1, routed)           0.000     2.660    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_i_1_n_0
    SLICE_X110Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.289     2.155    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X110Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.242     2.397    
    SLICE_X110Y70        FDPE (Hold_fdpe_C_D)         0.092     2.489    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.189ns (10.901%)  route 1.545ns (89.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.126ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.627     0.963    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141     1.104 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.545     2.648    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pRst_n
    SLICE_X113Y69        LUT5 (Prop_lut5_I0_O)        0.048     2.696 r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_i_1__1/O
                         net (fo=1, routed)           0.000     2.696    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_i_1__1_n_0
    SLICE_X113Y69        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.290     2.156    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X113Y69        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.000     2.156    
                         clock uncertainty            0.242     2.398    
    SLICE_X113Y69        FDPE (Hold_fdpe_C_D)         0.107     2.505    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.186ns (10.804%)  route 1.536ns (89.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.126ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2136, routed)        0.627     0.963    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y70        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141     1.104 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=88, routed)          1.536     2.639    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pRst_n
    SLICE_X109Y70        LUT5 (Prop_lut5_I0_O)        0.045     2.684 r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_i_1__0/O
                         net (fo=1, routed)           0.000     2.684    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_i_1__0_n_0
    SLICE_X109Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.289     2.155    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X109Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.242     2.397    
    SLICE_X109Y70        FDPE (Hold_fdpe_C_D)         0.092     2.489    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        5.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.419ns (22.225%)  route 1.466ns (77.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 13.096 - 8.334 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.811     5.209    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X113Y80        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDPE (Prop_fdpe_C_Q)         0.419     5.628 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.466     7.095    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X109Y70        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.751    13.096    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X109Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    13.483    
                         clock uncertainty           -0.060    13.423    
    SLICE_X109Y70        FDPE (Recov_fdpe_C_PRE)     -0.534    12.889    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.419ns (26.983%)  route 1.134ns (73.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 13.096 - 8.334 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.811     5.209    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X113Y80        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDPE (Prop_fdpe_C_Q)         0.419     5.628 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.134     6.762    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X110Y70        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.751    13.096    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X110Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    13.483    
                         clock uncertainty           -0.060    13.423    
    SLICE_X110Y70        FDPE (Recov_fdpe_C_PRE)     -0.534    12.889    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (PixelClk_int rise@8.334ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.419ns (33.298%)  route 0.839ns (66.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 13.096 - 8.334 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.811     5.209    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X113Y80        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDPE (Prop_fdpe_C_Q)         0.419     5.628 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.839     6.468    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X113Y69        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.751    13.096    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X113Y69        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    13.483    
                         clock uncertainty           -0.060    13.423    
    SLICE_X113Y69        FDPE (Recov_fdpe_C_PRE)     -0.534    12.889    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  6.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.230%)  route 0.379ns (74.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.255     1.830    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X113Y80        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDPE (Prop_fdpe_C_Q)         0.128     1.958 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.379     2.338    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X113Y69        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.290     2.156    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X113Y69        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.865    
    SLICE_X113Y69        FDPE (Remov_fdpe_C_PRE)     -0.149     1.716    design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.128ns (20.388%)  route 0.500ns (79.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.255     1.830    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X113Y80        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDPE (Prop_fdpe_C_Q)         0.128     1.958 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.500     2.458    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X110Y70        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.289     2.155    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X110Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.864    
    SLICE_X110Y70        FDPE (Remov_fdpe_C_PRE)     -0.149     1.715    design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.128ns (16.792%)  route 0.634ns (83.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.255     1.830    design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X113Y80        FDPE                                         r  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDPE (Prop_fdpe_C_Q)         0.128     1.958 f  design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.634     2.593    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X109Y70        FDPE                                         f  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=364, routed)         0.289     2.155    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X109Y70        FDPE                                         r  design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.864    
    SLICE_X109Y70        FDPE (Remov_fdpe_C_PRE)     -0.149     1.715    design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.877    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/dvi2rgb_1/U0/RefClk
  To Clock:  design_1_i/dvi2rgb_1/U0/RefClk

Setup :            0  Failing Endpoints,  Worst Slack        3.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.419ns (45.827%)  route 0.495ns (54.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 6.678 - 5.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.854     1.854    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.419     2.273 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.495     2.768    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y79        FDCE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.678     6.678    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y79        FDCE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.154     6.832    
                         clock uncertainty           -0.035     6.797    
    SLICE_X113Y79        FDCE (Recov_fdce_C_CLR)     -0.580     6.217    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          6.217    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.419ns (45.091%)  route 0.510ns (54.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 6.677 - 5.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.854     1.854    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.419     2.273 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.510     2.783    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.677     6.677    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.154     6.831    
                         clock uncertainty           -0.035     6.796    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.536     6.260    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@5.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.419ns (45.091%)  route 0.510ns (54.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 6.677 - 5.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.854     1.854    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.419     2.273 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.510     2.783    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.677     6.677    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.154     6.831    
                         clock uncertainty           -0.035     6.796    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.494     6.302    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.302    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                  3.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.259%)  route 0.182ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.628     0.628    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.128     0.756 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.182     0.938    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.898     0.898    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.256     0.642    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.125     0.517    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.259%)  route 0.182ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.628     0.628    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X111Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.128     0.756 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.182     0.938    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.898     0.898    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.256     0.642    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.125     0.517    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock design_1_i/dvi2rgb_1/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns - design_1_i/dvi2rgb_1/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.516%)  route 0.180ns (58.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.628     0.628    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.128     0.756 f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.180     0.936    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y79        FDCE                                         f  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dvi2rgb_1/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.899     0.899    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y79        FDCE                                         r  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.256     0.643    
    SLICE_X113Y79        FDCE (Remov_fdce_C_CLR)     -0.146     0.497    design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -0.497    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.439    





