{"result": {"query": ":facetid:toc:\"db/conf/date/date1998.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "181.55"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "173", "@dc": "173", "@oc": "173", "@id": "40541232", "text": ":facetid:toc:db/conf/date/date1998.bht"}}, "hits": {"@total": "173", "@computed": "173", "@sent": "173", "@first": "0", "hit": [{"@score": "1", "@id": "6206667", "info": {"authors": {"author": [{"@pid": "07/3773", "text": "Thorsten Adler"}, {"@pid": "03/3393", "text": "Juergen Schaeuble"}]}, "title": "An Interactive Router for Analog IC Design.", "venue": "DATE", "pages": "414-420", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AdlerS98", "doi": "10.1109/DATE.1998.655890", "ee": "https://doi.org/10.1109/DATE.1998.655890", "url": "https://dblp.org/rec/conf/date/AdlerS98"}, "url": "URL#6206667"}, {"@score": "1", "@id": "6206668", "info": {"authors": {"author": [{"@pid": "95/1119", "text": "Alberto Allara"}, {"@pid": "16/4949", "text": "William Fornaciari"}, {"@pid": "63/5564", "text": "Fabio Salice"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}]}, "title": "A Model for System-Level Timed Analysis and Profiling.", "venue": "DATE", "pages": "204-210", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AllaraFSS98", "doi": "10.1109/DATE.1998.655858", "ee": "https://doi.org/10.1109/DATE.1998.655858", "url": "https://dblp.org/rec/conf/date/AllaraFSS98"}, "url": "URL#6206668"}, {"@score": "1", "@id": "6206669", "info": {"authors": {"author": [{"@pid": "33/6822", "text": "Anna Antola"}, {"@pid": "62/577", "text": "Vincenzo Piuri"}, {"@pid": "06/1101", "text": "Mariagiovanna Sami"}]}, "title": "A Low-Redundancy Approach to Semi-Concurrent Error Detection in Data Paths.", "venue": "DATE", "pages": "266-272", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AntolaPS98", "doi": "10.1109/DATE.1998.655866", "ee": "https://doi.org/10.1109/DATE.1998.655866", "url": "https://dblp.org/rec/conf/date/AntolaPS98"}, "url": "URL#6206669"}, {"@score": "1", "@id": "6206670", "info": {"authors": {"author": [{"@pid": "11/2911", "text": "Bogdan G. Arsintescu"}, {"@pid": "01/1549", "text": "Ralph H. J. M. Otten"}]}, "title": "Constraints Space Management for the Layout of Analog IC&apos;s.", "venue": "DATE", "pages": "971-972", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ArsintescuO98", "doi": "10.1109/DATE.1998.655994", "ee": "https://doi.org/10.1109/DATE.1998.655994", "url": "https://dblp.org/rec/conf/date/ArsintescuO98"}, "url": "URL#6206670"}, {"@score": "1", "@id": "6206671", "info": {"authors": {"author": [{"@pid": "33/138", "text": "Anupam Basu"}, {"@pid": "14/6306", "text": "Rainer Leupers"}, {"@pid": "m/PeterMarwedel", "text": "Peter Marwedel"}]}, "title": "Register-Constrained Address Computation in DSP Programs.", "venue": "DATE", "pages": "929-930", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BasuLM98", "doi": "10.1109/DATE.1998.655974", "ee": "https://doi.org/10.1109/DATE.1998.655974", "url": "https://dblp.org/rec/conf/date/BasuLM98"}, "url": "URL#6206671"}, {"@score": "1", "@id": "6206672", "info": {"authors": {"author": [{"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}, {"@pid": "97/6648", "text": "Enrico Macii"}, {"@pid": "86/903", "text": "Cristina Silvano"}]}, "title": "Address Bus Encoding Techniques for System-Level Power Optimization.", "venue": "DATE", "pages": "861-866", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BeniniMSMS98", "doi": "10.1109/DATE.1998.655959", "ee": "https://doi.org/10.1109/DATE.1998.655959", "url": "https://dblp.org/rec/conf/date/BeniniMSMS98"}, "url": "URL#6206672"}, {"@score": "1", "@id": "6206673", "info": {"authors": {"author": [{"@pid": "95/3692", "text": "Labros Bisdounis"}, {"@pid": "82/2625", "text": "Odysseas G. Koufopavlou"}, {"@pid": "g/CostasEGoutis", "text": "Constantinos E. Goutis"}, {"@pid": "71/5715", "text": "Spiridon Nikolaidis 0001"}]}, "title": "Switching Response Modeling of the CMOS Inverter for Sub-micron Devices.", "venue": "DATE", "pages": "729-735", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BisdounisKGN98", "doi": "10.1109/DATE.1998.655939", "ee": "https://doi.org/10.1109/DATE.1998.655939", "url": "https://dblp.org/rec/conf/date/BisdounisKGN98"}, "url": "URL#6206673"}, {"@score": "1", "@id": "6206674", "info": {"authors": {"author": [{"@pid": "40/1377", "text": "Alessandro Bogliolo"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Characterization-Free Behavioral Power Modeling.", "venue": "DATE", "pages": "767-773", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BoglioloBM98", "doi": "10.1109/DATE.1998.655945", "ee": "https://doi.org/10.1109/DATE.1998.655945", "url": "https://dblp.org/rec/conf/date/BoglioloBM98"}, "url": "URL#6206674"}, {"@score": "1", "@id": "6206675", "info": {"authors": {"author": [{"@pid": "30/2631", "text": "T. Bogue"}, {"@pid": "70/3307", "text": "Michael G\u00f6ssel"}, {"@pid": "j/HJurgensen", "text": "Helmut J\u00fcrgensen"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "Built-In Self-Test with an Alternating Output.", "venue": "DATE", "pages": "180-184", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BogueGJZ98", "doi": "10.1109/DATE.1998.655854", "ee": "https://doi.org/10.1109/DATE.1998.655854", "url": "https://dblp.org/rec/conf/date/BogueGJZ98"}, "url": "URL#6206675"}, {"@score": "1", "@id": "6206676", "info": {"authors": {"author": [{"@pid": "b/CristianaBolchini", "text": "Cristiana Bolchini"}, {"@pid": "63/5564", "text": "Fabio Salice"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}]}, "title": "Fault Analysis in Networks with Concurrent Error Detection Properties.", "venue": "DATE", "pages": "957-958", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BolchiniSS98", "doi": "10.1109/DATE.1998.655987", "ee": "https://doi.org/10.1109/DATE.1998.655987", "url": "https://dblp.org/rec/conf/date/BolchiniSS98"}, "url": "URL#6206676"}, {"@score": "1", "@id": "6206677", "info": {"authors": {"author": [{"@pid": "77/5516", "text": "J\u00f6rg B\u00f6ttger"}, {"@pid": "37/5900", "text": "Karlheinz Agsteiner"}, {"@pid": "40/4170", "text": "Dieter Monjau"}, {"@pid": "44/4721", "text": "S\u00f6ren Schulze"}]}, "title": "An Object-Oriented Model for Specification, Prototyping, Implementation and Reuse.", "venue": "DATE", "pages": "303-310", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BottgerAMS98", "doi": "10.1109/DATE.1998.655873", "ee": "https://doi.org/10.1109/DATE.1998.655873", "url": "https://dblp.org/rec/conf/date/BottgerAMS98"}, "url": "URL#6206677"}, {"@score": "1", "@id": "6206678", "info": {"authors": {"author": [{"@pid": "06/6843", "text": "Oliver Bringmann 0001"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "Cross-Level Hierarchical High-Level Synthesis.", "venue": "DATE", "pages": "451-456", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BringmannR98", "doi": "10.1109/DATE.1998.655897", "ee": "https://doi.org/10.1109/DATE.1998.655897", "url": "https://dblp.org/rec/conf/date/BringmannR98"}, "url": "URL#6206678"}, {"@score": "1", "@id": "6206679", "info": {"authors": {"author": [{"@pid": "58/2218", "text": "Jean Paul Calvez"}, {"@pid": "21/4596", "text": "Dominique Heller"}, {"@pid": "99/6034", "text": "F. Muller"}, {"@pid": "56/694", "text": "Olivier Pasquier"}]}, "title": "A Programmable Multi-Language Generator for CoDesign.", "venue": "DATE", "pages": "927-928", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CalvezHMP98", "doi": "10.1109/DATE.1998.655973", "ee": "https://doi.org/10.1109/DATE.1998.655973", "url": "https://dblp.org/rec/conf/date/CalvezHMP98"}, "url": "URL#6206679"}, {"@score": "1", "@id": "6206680", "info": {"authors": {"author": {"@pid": "61/3302", "text": "Francky Catthoor"}}, "title": "Energy-Delay Efficient Data Storage and Transfer Architectures: Circuit Technology versus Design Methodology Solutions.", "venue": "DATE", "pages": "709-714", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Catthoor98", "doi": "10.1109/DATE.1998.655936", "ee": "https://doi.org/10.1109/DATE.1998.655936", "url": "https://dblp.org/rec/conf/date/Catthoor98"}, "url": "URL#6206680"}, {"@score": "1", "@id": "6206681", "info": {"authors": {"author": [{"@pid": "85/3402", "text": "V. Chandramouli"}, {"@pid": "15/7041", "text": "Jesse Whittemore"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}]}, "title": "AFTA: A Formal Delay Model for Functional Timing Analysis.", "venue": "DATE", "pages": "350-355", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChandramouliWS98", "doi": "10.1109/DATE.1998.655881", "ee": "https://doi.org/10.1109/DATE.1998.655881", "url": "https://dblp.org/rec/conf/date/ChandramouliWS98"}, "url": "URL#6206681"}, {"@score": "1", "@id": "6206682", "info": {"authors": {"author": [{"@pid": "73/3859", "text": "Douglas Chang"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}, {"@pid": "43/1346", "text": "Mike Tien-Chien Lee"}]}, "title": "Functional Scan Chain Testing.", "venue": "DATE", "pages": "278-283", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChangCML98", "doi": "10.1109/DATE.1998.655868", "ee": "https://doi.org/10.1109/DATE.1998.655868", "url": "https://dblp.org/rec/conf/date/ChangCML98"}, "url": "URL#6206682"}, {"@score": "1", "@id": "6206683", "info": {"authors": {"author": [{"@pid": "234/7810", "text": "Alexander Chatzigeorgiou"}, {"@pid": "71/5715", "text": "Spiridon Nikolaidis 0001"}]}, "title": "Collapsing the Transistor Chain to an Effective Single Equivalent Transistor.", "venue": "DATE", "pages": "2-6", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChatzigeorgiouN98", "doi": "10.1109/DATE.1998.655829", "ee": "https://doi.org/10.1109/DATE.1998.655829", "url": "https://dblp.org/rec/conf/date/ChatzigeorgiouN98"}, "url": "URL#6206683"}, {"@score": "1", "@id": "6206684", "info": {"authors": {"author": {"@pid": "63/6756", "text": "David Ihsin Cheng"}}, "title": "On Removing Multiple Redundancies in Combinational Circuits.", "venue": "DATE", "pages": "738-742", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Cheng98", "doi": "10.1109/DATE.1998.655940", "ee": "https://doi.org/10.1109/DATE.1998.655940", "url": "https://dblp.org/rec/conf/date/Cheng98"}, "url": "URL#6206684"}, {"@score": "1", "@id": "6206685", "info": {"authors": {"author": [{"@pid": "c/ChrisCNChu", "text": "Chris C. N. Chu"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "A Polynomial Time Optimal Algorithm for Simultaneous Buffer and Wire Sizing.", "venue": "DATE", "pages": "479-485", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChuW98", "doi": "10.1109/DATE.1998.655901", "ee": "https://doi.org/10.1109/DATE.1998.655901", "url": "https://dblp.org/rec/conf/date/ChuW98"}, "url": "URL#6206685"}, {"@score": "1", "@id": "6206686", "info": {"authors": {"author": [{"@pid": "60/488", "text": "Jason Coppens"}, {"@pid": "17/5168", "text": "Dhamin Al-Khalili"}, {"@pid": "283/3928", "text": "C\u00f4me Rozon"}]}, "title": "VHDL Modelling and Analysis of Fault Secure Systems.", "venue": "DATE", "pages": "148-152", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CoppensAR98", "doi": "10.1109/DATE.1998.655849", "ee": "https://doi.org/10.1109/DATE.1998.655849", "url": "https://dblp.org/rec/conf/date/CoppensAR98"}, "url": "URL#6206686"}, {"@score": "1", "@id": "6206687", "info": {"authors": {"author": [{"@pid": "59/2777", "text": "Fulvio Corno"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}, {"@pid": "45/3891", "text": "Massimo Violante"}]}, "title": "Exploiting Symbolic Techniques for Partial Scan Flip Flop Selection.", "venue": "DATE", "pages": "670-677", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CornoPRV98", "doi": "10.1109/DATE.1998.655930", "ee": "https://doi.org/10.1109/DATE.1998.655930", "url": "https://dblp.org/rec/conf/date/CornoPRV98"}, "url": "URL#6206687"}, {"@score": "1", "@id": "6206688", "info": {"authors": {"author": [{"@pid": "76/5610", "text": "Jo\u00e3o Paulo Costa"}, {"@pid": "84/6705", "text": "Mike Chou"}, {"@pid": "s/LuisMiguelSilveira", "text": "L. Miguel Silveira"}]}, "title": "Efficient Techniques for Accurate Modeling and Simulation of Substrate Coupling in Mixed-Signal IC&apos;s.", "venue": "DATE", "pages": "892-898", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CostaCS98", "doi": "10.1109/DATE.1998.655963", "ee": "https://doi.org/10.1109/DATE.1998.655963", "url": "https://dblp.org/rec/conf/date/CostaCS98"}, "url": "URL#6206688"}, {"@score": "1", "@id": "6206689", "info": {"authors": {"author": {"@pid": "26/6362", "text": "Olivier Coudert"}}, "title": "A New Paradigm for Dichotomy-based Constrained Encoding.", "venue": "DATE", "pages": "830-834", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Coudert98", "doi": "10.1109/DATE.1998.655954", "ee": "https://doi.org/10.1109/DATE.1998.655954", "url": "https://dblp.org/rec/conf/date/Coudert98"}, "url": "URL#6206689"}, {"@score": "1", "@id": "6206690", "info": {"authors": {"author": [{"@pid": "64/3590", "text": "Jean Michel Daga"}, {"@pid": "36/1738", "text": "E. Ottaviano"}, {"@pid": "60/6663", "text": "Daniel Auvergne"}]}, "title": "Temperature Effect on Delay for Low Voltage Applications.", "venue": "DATE", "pages": "680-685", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DagaOA98", "doi": "10.1109/DATE.1998.655931", "ee": "https://doi.org/10.1109/DATE.1998.655931", "url": "https://dblp.org/rec/conf/date/DagaOA98"}, "url": "URL#6206690"}, {"@score": "1", "@id": "6206691", "info": {"authors": {"author": [{"@pid": "99/6069", "text": "Bharat P. Dave"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "CASPER: Concurrent Hardware-Software Co-Synthesis of Hard Real-Time Aperiodic and Periodic Specifications of Embedded System Architectures.", "venue": "DATE", "pages": "118-124", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DaveJ98", "doi": "10.1109/DATE.1998.655845", "ee": "https://doi.org/10.1109/DATE.1998.655845", "url": "https://dblp.org/rec/conf/date/DaveJ98"}, "url": "URL#6206691"}, {"@score": "1", "@id": "6206692", "info": {"authors": {"author": [{"@pid": "27/1311", "text": "Juan Carlos Diaz"}, {"@pid": "69/4704", "text": "Pierre Plaza"}, {"@pid": "30/3502", "text": "Jesus Crespo"}]}, "title": "ATM Traffic Shaper: ATS.", "venue": "DATE", "pages": "96-101", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DiazPC98", "doi": "10.1109/DATE.1998.655842", "ee": "https://doi.org/10.1109/DATE.1998.655842", "url": "https://dblp.org/rec/conf/date/DiazPC98"}, "url": "URL#6206692"}, {"@score": "1", "@id": "6206693", "info": {"authors": {"author": [{"@pid": "284/3094", "text": "Guido Dr\u00f6ge"}, {"@pid": "76/931", "text": "Manfred Thole"}, {"@pid": "45/483", "text": "Ernst-Helmut Horneber"}]}, "title": "EASY - a System for Computer-Aided Examination of Analog Circuits.", "venue": "DATE", "pages": "644-648", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DroegeTH98", "doi": "10.1109/DATE.1998.655926", "ee": "https://doi.org/10.1109/DATE.1998.655926", "url": "https://dblp.org/rec/conf/date/DroegeTH98"}, "url": "URL#6206693"}, {"@score": "1", "@id": "6206694", "info": {"authors": {"author": [{"@pid": "82/1802", "text": "Josef Eckm\u00fcller"}, {"@pid": "27/3626", "text": "Martin Groepl"}, {"@pid": "44/608", "text": "Helmut E. Graeb"}]}, "title": "Hierarchical Characterization of Analog Integrated CMOS Circuits.", "venue": "DATE", "pages": "636-643", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EckmuellerGG98", "doi": "10.1109/DATE.1998.655925", "ee": "https://doi.org/10.1109/DATE.1998.655925", "url": "https://dblp.org/rec/conf/date/EckmuellerGG98"}, "url": "URL#6206694"}, {"@score": "1", "@id": "6206695", "info": {"authors": {"author": [{"@pid": "57/5096", "text": "George Economakos"}, {"@pid": "88/2069", "text": "George K. Papakonstantinou"}, {"@pid": "63/5875", "text": "Panayotis Tsanakas"}]}, "title": "AGENDA: An Attribute Grammar Driven Environment for the Design Automation of Digital Systems.", "venue": "DATE", "pages": "933-934", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EconomakosPT98", "doi": "10.1109/DATE.1998.655976", "ee": "https://doi.org/10.1109/DATE.1998.655976", "url": "https://dblp.org/rec/conf/date/EconomakosPT98"}, "url": "URL#6206695"}, {"@score": "1", "@id": "6206696", "info": {"authors": {"author": {"@pid": "51/6630", "text": "C. A. J. van Eijk"}}, "title": "Sequential Equivalence Checking without State Space Traversal.", "venue": "DATE", "pages": "618-623", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Eijk98", "doi": "10.1109/DATE.1998.655922", "ee": "https://doi.org/10.1109/DATE.1998.655922", "url": "https://dblp.org/rec/conf/date/Eijk98"}, "url": "URL#6206696"}, {"@score": "1", "@id": "6206697", "info": {"authors": {"author": [{"@pid": "e/PetruEles", "text": "Petru Eles"}, {"@pid": "78/1283", "text": "Krzysztof Kuchcinski"}, {"@pid": "p/ZeboPeng", "text": "Zebo Peng"}, {"@pid": "d/AlexDoboli", "text": "Alexa Doboli"}, {"@pid": "32/2105", "text": "Paul Pop"}]}, "title": "Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems.", "venue": "DATE", "pages": "132-138", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ElesKPDP98", "doi": "10.1109/DATE.1998.655847", "ee": "https://doi.org/10.1109/DATE.1998.655847", "url": "https://dblp.org/rec/conf/date/ElesKPDP98"}, "url": "URL#6206697"}, {"@score": "1", "@id": "6206698", "info": {"authors": {"author": [{"@pid": "08/2129", "text": "Wolfgang Eppler"}, {"@pid": "39/3861-7", "text": "Thomas Fischer 0007"}, {"@pid": "19/2142", "text": "Hartmut Gemmeke"}, {"@pid": "15/6445", "text": "A. Menchikov"}]}, "title": "High Speed Neural Network Chip for Trigger Purposes in High Energy Physics.", "venue": "DATE", "pages": "108-115", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EpplerFGM98", "doi": "10.1109/DATE.1998.655844", "ee": "https://doi.org/10.1109/DATE.1998.655844", "url": "https://dblp.org/rec/conf/date/EpplerFGM98"}, "url": "URL#6206698"}, {"@score": "1", "@id": "6206699", "info": {"authors": {"author": [{"@pid": "97/6112", "text": "Uwe Fassnacht"}, {"@pid": "96/1829", "text": "J\u00fcrgen Schietke"}]}, "title": "Timing Analysis and Optimization of a High-Performance CMOS Processor Chipset.", "venue": "DATE", "pages": "325-331", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FassnachtS98", "doi": "10.1109/DATE.1998.655876", "ee": "https://doi.org/10.1109/DATE.1998.655876", "url": "https://dblp.org/rec/conf/date/FassnachtS98"}, "url": "URL#6206699"}, {"@score": "1", "@id": "6206700", "info": {"authors": {"author": [{"@pid": "93/6703", "text": "Fabrizio Ferrandi"}, {"@pid": "50/2089", "text": "Franco Fummi"}, {"@pid": "97/6648", "text": "Enrico Macii"}, {"@pid": "20/691", "text": "Massimo Poncino"}]}, "title": "Power Estimation of Behavioral Descriptions.", "venue": "DATE", "pages": "762-766", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FerrandiFMP98", "doi": "10.1109/DATE.1998.655944", "ee": "https://doi.org/10.1109/DATE.1998.655944", "url": "https://dblp.org/rec/conf/date/FerrandiFMP98"}, "url": "URL#6206700"}, {"@score": "1", "@id": "6206701", "info": {"authors": {"author": [{"@pid": "23/6156", "text": "Marie-Lise Flottes"}, {"@pid": "237/5916", "text": "R. Pires"}, {"@pid": "75/1130", "text": "Bruno Rouzeyre"}, {"@pid": "35/1047", "text": "Laurent Volpe"}]}, "title": "Scanning Datapaths: A Fast and Effective Partial Scan Selection Technique.", "venue": "DATE", "pages": "921-922", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FlottesPRV98", "doi": "10.1109/DATE.1998.655969", "ee": "https://doi.org/10.1109/DATE.1998.655969", "url": "https://dblp.org/rec/conf/date/FlottesPRV98"}, "url": "URL#6206701"}, {"@score": "1", "@id": "6206702", "info": {"authors": {"author": [{"@pid": "96/6238", "text": "Roland W. Freund"}, {"@pid": "77/1553", "text": "Peter Feldmann"}]}, "title": "Reduced-Order Modeling of Large Linear Passive Multi-Terminal Circuits Using Matrix-Pade Approximation.", "venue": "DATE", "pages": "530-537", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FreundF98", "doi": "10.1109/DATE.1998.655909", "ee": "https://doi.org/10.1109/DATE.1998.655909", "url": "https://dblp.org/rec/conf/date/FreundF98"}, "url": "URL#6206702"}, {"@score": "1", "@id": "6206703", "info": {"authors": {"author": [{"@pid": "38/1016", "text": "Michael Gasteier"}, {"@pid": "g/ManfredGlesner", "text": "Manfred Glesner"}, {"@pid": "73/739", "text": "Michael M\u00fcnch"}]}, "title": "Generation of Interconnect Topologies for Communication Synthesis.", "venue": "DATE", "pages": "36-42", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GasteierGM98", "doi": "10.1109/DATE.1998.655834", "ee": "https://doi.org/10.1109/DATE.1998.655834", "url": "https://dblp.org/rec/conf/date/GasteierGM98"}, "url": "URL#6206703"}, {"@score": "1", "@id": "6206704", "info": {"authors": {"author": [{"@pid": "61/5225", "text": "Joachim Gerlach"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "A Scalable Methodology for Cost Estimation in a Transformational High-Level Design Space Exploration Environment.", "venue": "DATE", "pages": "226-231", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GerlachR98", "doi": "10.1109/DATE.1998.655861", "ee": "https://doi.org/10.1109/DATE.1998.655861", "url": "https://dblp.org/rec/conf/date/GerlachR98"}, "url": "URL#6206704"}, {"@score": "1", "@id": "6206705", "info": {"authors": {"author": [{"@pid": "49/622", "text": "Debabrata Ghosh"}, {"@pid": "32/1992", "text": "Nevin Kapur"}, {"@pid": "53/1366", "text": "Franc Brglez"}, {"@pid": "73/6609", "text": "Justin E. Harlow III"}]}, "title": "Synthesis of Wiring Signature-Invariant Equivalence Class Circuit Mutants and Applications to Benchmarking.", "venue": "DATE", "pages": "656-663", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GhoshKBH98", "doi": "10.1109/DATE.1998.655928", "ee": "https://doi.org/10.1109/DATE.1998.655928", "url": "https://dblp.org/rec/conf/date/GhoshKBH98"}, "url": "URL#6206705"}, {"@score": "1", "@id": "6206706", "info": {"authors": {"author": [{"@pid": "g/EugeneGoldberg", "text": "Evguenii I. Goldberg"}, {"@pid": "17/4193", "text": "Yuji Kukimoto"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Combinational Verification based on High-Level Functional Specifications.", "venue": "DATE", "pages": "803-808", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoldbergKB98", "doi": "10.1109/DATE.1998.655950", "ee": "https://doi.org/10.1109/DATE.1998.655950", "url": "https://dblp.org/rec/conf/date/GoldbergKB98"}, "url": "URL#6206706"}, {"@score": "1", "@id": "6206707", "info": {"authors": {"author": [{"@pid": "18/5103", "text": "Jie Gong"}, {"@pid": "00/193", "text": "Chih-Tung Chen"}, {"@pid": "12/133", "text": "Kayhan K\u00fc\u00e7\u00fck\u00e7akar"}]}, "title": "Architectural Rule Checking for High-level Synthesis.", "venue": "DATE", "pages": "949-950", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GongCK98", "doi": "10.1109/DATE.1998.655983", "ee": "https://doi.org/10.1109/DATE.1998.655983", "url": "https://dblp.org/rec/conf/date/GongCK98"}, "url": "URL#6206707"}, {"@score": "1", "@id": "6206708", "info": {"authors": {"author": [{"@pid": "06/6388", "text": "Ad J. van de Goor"}, {"@pid": "61/4010", "text": "Issam B. S. Tlili"}]}, "title": "March Tests for Word-Oriented Memories.", "venue": "DATE", "pages": "501-508", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoorT98", "doi": "10.1109/DATE.1998.655905", "ee": "https://doi.org/10.1109/DATE.1998.655905", "url": "https://dblp.org/rec/conf/date/GoorT98"}, "url": "URL#6206708"}, {"@score": "1", "@id": "6206709", "info": {"authors": {"author": [{"@pid": "79/6092-1", "text": "Christoph Grimm 0001"}, {"@pid": "28/1016", "text": "Klaus Waldschmidt"}]}, "title": "Repartitioning and Technology-Mapping of Electronic Hybrid Systems.", "venue": "DATE", "pages": "52-58", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GrimmW98", "doi": "10.1109/DATE.1998.655836", "ee": "https://doi.org/10.1109/DATE.1998.655836", "url": "https://dblp.org/rec/conf/date/GrimmW98"}, "url": "URL#6206709"}, {"@score": "1", "@id": "6206710", "info": {"authors": {"author": [{"@pid": "11/5261", "text": "Jesper Grode"}, {"@pid": "09/3199", "text": "Peter Voigt Knudsen"}, {"@pid": "m/JanMadsen", "text": "Jan Madsen"}]}, "title": "Hardware Resource Allocation for Hardware/Software Partitioning in the LYCOS System.", "venue": "DATE", "pages": "22-27", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GrodeKM98", "doi": "10.1109/DATE.1998.655832", "ee": "https://doi.org/10.1109/DATE.1998.655832", "url": "https://dblp.org/rec/conf/date/GrodeKM98"}, "url": "URL#6206710"}, {"@score": "1", "@id": "6206711", "info": {"authors": {"author": [{"@pid": "54/3617", "text": "Ruifeng Guo"}, {"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Procedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits Based on Vector Restoration.", "venue": "DATE", "pages": "583-587", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GuoPR98", "doi": "10.1109/DATE.1998.655917", "ee": "https://doi.org/10.1109/DATE.1998.655917", "url": "https://dblp.org/rec/conf/date/GuoPR98"}, "url": "URL#6206711"}, {"@score": "1", "@id": "6206712", "info": {"authors": {"author": [{"@pid": "45/5149", "text": "Samuel Norman Hamilton"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}]}, "title": "Concurrent Error Recovery with Near-Zero Latency in Synthesized ASICs.", "venue": "DATE", "pages": "604-609", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HamiltonO98", "doi": "10.1109/DATE.1998.655920", "ee": "https://doi.org/10.1109/DATE.1998.655920", "url": "https://dblp.org/rec/conf/date/HamiltonO98"}, "url": "URL#6206712"}, {"@score": "1", "@id": "6206713", "info": {"authors": {"author": [{"@pid": "20/554", "text": "Cordula Hansen"}, {"@pid": "93/1671", "text": "Arno Kunzmann"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "Verification by Simulation Comparison using Interface Synthesis.", "venue": "DATE", "pages": "436-443", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HansenKR98", "doi": "10.1109/DATE.1998.655894", "ee": "https://doi.org/10.1109/DATE.1998.655894", "url": "https://dblp.org/rec/conf/date/HansenKR98"}, "url": "URL#6206713"}, {"@score": "1", "@id": "6206714", "info": {"authors": {"author": [{"@pid": "50/392", "text": "Lars Hedrich"}, {"@pid": "03/4624", "text": "Erich Barke"}]}, "title": "A Formal Approach to Verification of Linear Analog Circuits with Parameter Tolerances.", "venue": "DATE", "pages": "649-654", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HedrichB98", "doi": "10.1109/DATE.1998.655927", "ee": "https://doi.org/10.1109/DATE.1998.655927", "url": "https://dblp.org/rec/conf/date/HedrichB98"}, "url": "URL#6206714"}, {"@score": "1", "@id": "6206715", "info": {"authors": {"author": [{"@pid": "79/2992", "text": "Hans T. Heineken"}, {"@pid": "06/662", "text": "Wojciech Maly"}]}, "title": "Performance - Manufacturability Tradeoffs in IC Design.", "venue": "DATE", "pages": "563-567", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HeinekenM98", "doi": "10.1109/DATE.1998.655914", "ee": "https://doi.org/10.1109/DATE.1998.655914", "url": "https://dblp.org/rec/conf/date/HeinekenM98"}, "url": "URL#6206715"}, {"@score": "1", "@id": "6206716", "info": {"authors": {"author": [{"@pid": "02/951", "text": "Christopher S. Helvig"}, {"@pid": "88/875", "text": "Gabriel Robins"}, {"@pid": "z/AZelikovsky", "text": "Alexander Zelikovsky"}]}, "title": "Improved Approximation Bounds for the Group Steiner Problem.", "venue": "DATE", "pages": "406-413", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HelvigRZ98", "doi": "10.1109/DATE.1998.655889", "ee": "https://doi.org/10.1109/DATE.1998.655889", "url": "https://dblp.org/rec/conf/date/HelvigRZ98"}, "url": "URL#6206716"}, {"@score": "1", "@id": "6206717", "info": {"authors": {"author": {"@pid": "56/3158", "text": "Asmus Hetzel"}}, "title": "A Sequential Detailed Router for Huge Grid Graphs.", "venue": "DATE", "pages": "332-338", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Hetzel98", "doi": "10.1109/DATE.1998.655877", "ee": "https://doi.org/10.1109/DATE.1998.655877", "url": "https://dblp.org/rec/conf/date/Hetzel98"}, "url": "URL#6206717"}, {"@score": "1", "@id": "6206718", "info": {"authors": {"author": [{"@pid": "61/6308", "text": "Kazushige Higuchi"}, {"@pid": "41/2415", "text": "Kazuhiro Shirakawa"}]}, "title": "Innovative System-level Design Environment Based on FORM for Transport Processing System.", "venue": "DATE", "pages": "883-890", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HiguchiS98", "doi": "10.1109/DATE.1998.655962", "ee": "https://doi.org/10.1109/DATE.1998.655962", "url": "https://dblp.org/rec/conf/date/HiguchiS98"}, "url": "URL#6206718"}, {"@score": "1", "@id": "6206719", "info": {"authors": {"author": [{"@pid": "91/4936", "text": "Stefan H\u00f6reth"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}]}, "title": "Dynamic Minimization of Word-Level Decision Diagrams.", "venue": "DATE", "pages": "612-617", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HorethD98", "doi": "10.1109/DATE.1998.655921", "ee": "https://doi.org/10.1109/DATE.1998.655921", "url": "https://dblp.org/rec/conf/date/HorethD98"}, "url": "URL#6206719"}, {"@score": "1", "@id": "6206720", "info": {"authors": {"author": [{"@pid": "56/3227", "text": "Michael S. Hsiao"}, {"@pid": "28/3799", "text": "Srimat T. Chakradhar"}]}, "title": "State Relaxation Based Subsequence Removal for Fast Static Compaction in Sequential Circuits.", "venue": "DATE", "pages": "577-582", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HsiaoC98", "doi": "10.1109/DATE.1998.655916", "ee": "https://doi.org/10.1109/DATE.1998.655916", "url": "https://dblp.org/rec/conf/date/HsiaoC98"}, "url": "URL#6206720"}, {"@score": "1", "@id": "6206721", "info": {"authors": {"author": [{"@pid": "61/6459", "text": "Yee-Wing Hsieh"}, {"@pid": "82/5271", "text": "Steven P. Levitan"}]}, "title": "Model Abstraction for Formal Verification.", "venue": "DATE", "pages": "140-147", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HsiehL98", "doi": "10.1109/DATE.1998.655848", "ee": "https://doi.org/10.1109/DATE.1998.655848", "url": "https://dblp.org/rec/conf/date/HsiehL98"}, "url": "URL#6206721"}, {"@score": "1", "@id": "6206722", "info": {"authors": {"author": [{"@pid": "47/7866", "text": "Abderrazek Jemai"}, {"@pid": "49/6864", "text": "Polen Kission"}, {"@pid": "26/323", "text": "Ahmed Amine Jerraya"}]}, "title": "Architectural Simulation in the Context of Behavioral Synthesis.", "venue": "DATE", "pages": "590-595", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JemaiKJ98", "doi": "10.1109/DATE.1998.655918", "ee": "https://doi.org/10.1109/DATE.1998.655918", "url": "https://dblp.org/rec/conf/date/JemaiKJ98"}, "url": "URL#6206722"}, {"@score": "1", "@id": "6206723", "info": {"authors": {"author": [{"@pid": "99/2681", "text": "Yi-Min Jiang"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}]}, "title": "Exact and Approximate Estimation for Maximum Instantaneous Current of CMOS Circuits.", "venue": "DATE", "pages": "698-702", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JiangC98", "doi": "10.1109/DATE.1998.655934", "ee": "https://doi.org/10.1109/DATE.1998.655934", "url": "https://dblp.org/rec/conf/date/JiangC98"}, "url": "URL#6206723"}, {"@score": "1", "@id": "6206724", "info": {"authors": {"author": [{"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "26/1111", "text": "Sudhakar Muddu"}, {"@pid": "38/4659", "text": "Egino Sarto"}, {"@pid": "22/846", "text": "Rahul Sharma"}]}, "title": "Interconnect Tuning Strategies for High-Performance Ics.", "venue": "DATE", "pages": "471-478", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KahngMSS98", "doi": "10.1109/DATE.1998.655900", "ee": "https://doi.org/10.1109/DATE.1998.655900", "url": "https://dblp.org/rec/conf/date/KahngMSS98"}, "url": "URL#6206724"}, {"@score": "1", "@id": "6206725", "info": {"authors": {"author": [{"@pid": "02/5839", "text": "Maroun Kassab"}, {"@pid": "44/634", "text": "Eduard Cerny"}, {"@pid": "96/2015", "text": "Sidi Aourid"}, {"@pid": "85/1691", "text": "Thomas H. Krodel"}]}, "title": "Propagation of Last-Transition-Time Constraints in Gate-Level Timing Analysis.", "venue": "DATE", "pages": "796-802", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KassabCAK98", "doi": "10.1109/DATE.1998.655949", "ee": "https://doi.org/10.1109/DATE.1998.655949", "url": "https://dblp.org/rec/conf/date/KassabCAK98"}, "url": "URL#6206725"}, {"@score": "1", "@id": "6206726", "info": {"authors": {"author": [{"@pid": "64/5130", "text": "Meenakshi Kaul"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures.", "venue": "DATE", "pages": "389-396", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KaulV98", "doi": "10.1109/DATE.1998.655887", "ee": "https://doi.org/10.1109/DATE.1998.655887", "url": "https://dblp.org/rec/conf/date/KaulV98"}, "url": "URL#6206726"}, {"@score": "1", "@id": "6206727", "info": {"authors": {"author": {"@pid": "61/2295", "text": "Tom J. Kazmierski"}}, "title": "A Formal Description of VHDL-AMS Analogue Systems.", "venue": "DATE", "pages": "916-920", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Kazmierski98", "doi": "10.1109/DATE.1998.655968", "ee": "https://doi.org/10.1109/DATE.1998.655968", "url": "https://dblp.org/rec/conf/date/Kazmierski98"}, "url": "URL#6206727"}, {"@score": "1", "@id": "6206728", "info": {"authors": {"author": {"@pid": "61/2295", "text": "Tom J. Kazmierski"}}, "title": "Fuzzy-logic digital-analogue interfaces for accurate mixed-signal simulation.", "venue": "DATE", "pages": "941-944", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Kazmierski98a", "doi": "10.1109/DATE.1998.655980", "ee": "https://doi.org/10.1109/DATE.1998.655980", "url": "https://dblp.org/rec/conf/date/Kazmierski98a"}, "url": "URL#6206728"}, {"@score": "1", "@id": "6206729", "info": {"authors": {"author": [{"@pid": "79/6257", "text": "Holger Keding"}, {"@pid": "14/1913", "text": "Markus Willems"}, {"@pid": "65/539", "text": "Martin Coors"}, {"@pid": "72/1999", "text": "Heinrich Meyr"}]}, "title": "FRIDGE: A Fixed-Point Design and Simulation Environment.", "venue": "DATE", "pages": "429-435", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KedingWCM98", "doi": "10.1109/DATE.1998.655893", "ee": "https://doi.org/10.1109/DATE.1998.655893", "url": "https://dblp.org/rec/conf/date/KedingWCM98"}, "url": "URL#6206729"}, {"@score": "1", "@id": "6206730", "info": {"authors": {"author": [{"@pid": "90/811", "text": "Kamal S. Khouri"}, {"@pid": "28/5167", "text": "Ganesh Lakshminarayana"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "IMPACT: A High-Level Synthesis System for Low Power Control-Flow Intensive Circuits.", "venue": "DATE", "pages": "848-854", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KhouriLJ98", "doi": "10.1109/DATE.1998.655957", "ee": "https://doi.org/10.1109/DATE.1998.655957", "url": "https://dblp.org/rec/conf/date/KhouriLJ98"}, "url": "URL#6206730"}, {"@score": "1", "@id": "6206731", "info": {"authors": {"author": [{"@pid": "98/5721-2", "text": "Hideaki Kimura 0002"}, {"@pid": "80/244", "text": "Norihito Iyenaga"}]}, "title": "A Unified Technique for PCB/MCM Design by Combining Electromagnetic Field Analysis with Circuit Simulator.", "venue": "DATE", "pages": "951-952", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KimuraI98", "doi": "10.1109/DATE.1998.655984", "ee": "https://doi.org/10.1109/DATE.1998.655984", "url": "https://dblp.org/rec/conf/date/KimuraI98"}, "url": "URL#6206731"}, {"@score": "1", "@id": "6206732", "info": {"authors": {"author": [{"@pid": "17/5655", "text": "Manfred Koegst"}, {"@pid": "61/3400", "text": "Dieter Garte"}, {"@pid": "28/706", "text": "Peter Conradi"}, {"@pid": "38/512", "text": "Michael G. Wahl"}]}, "title": "A Systematic Analysis of Reuse Strategies for Design of Electronic Circuits.", "venue": "DATE", "pages": "292-296", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KoegstGCW98", "doi": "10.1109/DATE.1998.655871", "ee": "https://doi.org/10.1109/DATE.1998.655871", "url": "https://dblp.org/rec/conf/date/KoegstGCW98"}, "url": "URL#6206732"}, {"@score": "1", "@id": "6206733", "info": {"authors": {"author": [{"@pid": "16/6301", "text": "J\u00fcrgen Koehl"}, {"@pid": "91/3362", "text": "Ulrich Baur"}, {"@pid": "35/4972", "text": "Thomas Ludwig 0004"}, {"@pid": "70/5772", "text": "Bernhard Kick"}, {"@pid": "45/1951", "text": "Thomas Pflueger"}]}, "title": "A Flat, Timing-Driven Design System for a High-Performance CMOS Processor Chipset.", "venue": "DATE", "pages": "312-320", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KoehlBLKP98", "doi": "10.1109/DATE.1998.655874", "ee": "https://doi.org/10.1109/DATE.1998.655874", "url": "https://dblp.org/rec/conf/date/KoehlBLKP98"}, "url": "URL#6206733"}, {"@score": "1", "@id": "6206734", "info": {"authors": {"author": [{"@pid": "55/5174", "text": "E. Lago"}, {"@pid": "125/2368", "text": "Carlos Jes\u00fas Jim\u00e9nez-Fern\u00e1ndez"}, {"@pid": "78/1845", "text": "Diego R. L\u00f3pez"}, {"@pid": "68/2542", "text": "Santiago S\u00e1nchez-Solano"}, {"@pid": "68/8038", "text": "Angel Barriga"}]}, "title": "XFVHDL: A Tool for the Synthesis of Fuzzy Logic Controllers.", "venue": "DATE", "pages": "102-107", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LagoJLSB98", "doi": "10.1109/DATE.1998.655843", "ee": "https://doi.org/10.1109/DATE.1998.655843", "url": "https://dblp.org/rec/conf/date/LagoJLSB98"}, "url": "URL#6206734"}, {"@score": "1", "@id": "6206735", "info": {"authors": {"author": [{"@pid": "63/1945", "text": "Jeroen A. J. Leijten"}, {"@pid": "19/4446", "text": "Jef L. van Meerbergen"}, {"@pid": "18/119", "text": "Adwin H. Timmer"}, {"@pid": "28/6124", "text": "Jochen A. G. Jess"}]}, "title": "Stream Communication between Real-Time Tasks in a High-Performance Multiprocessor.", "venue": "DATE", "pages": "125-131", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LeijtenMTJ98", "doi": "10.1109/DATE.1998.655846", "ee": "https://doi.org/10.1109/DATE.1998.655846", "url": "https://dblp.org/rec/conf/date/LeijtenMTJ98"}, "url": "URL#6206735"}, {"@score": "1", "@id": "6206736", "info": {"authors": {"author": [{"@pid": "33/5448", "text": "Jian Li"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "An Algorithm To Determine Mutually Exclusive Operations In Behavioral Descriptions.", "venue": "DATE", "pages": "457-463", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiG98", "doi": "10.1109/DATE.1998.655898", "ee": "https://doi.org/10.1109/DATE.1998.655898", "url": "https://dblp.org/rec/conf/date/LiG98"}, "url": "URL#6206736"}, {"@score": "1", "@id": "6206737", "info": {"authors": {"author": {"@pid": "l/BillLin", "text": "Bill Lin 0001"}}, "title": "Efficient Compilation of Process-Based Concurrent Programs without Run-Time Scheduling.", "venue": "DATE", "pages": "211-217", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Lin98", "doi": "10.1109/DATE.1998.655859", "ee": "https://doi.org/10.1109/DATE.1998.655859", "url": "https://dblp.org/rec/conf/date/Lin98"}, "url": "URL#6206737"}, {"@score": "1", "@id": "6206738", "info": {"authors": {"author": [{"@pid": "84/6213", "text": "Walter M. Lindermeir"}, {"@pid": "57/5954", "text": "Thomas J. Vogels"}, {"@pid": "44/608", "text": "Helmut E. Graeb"}]}, "title": "Analog Test Design with IDD Measurements for the Detection of Parametric and Catastrophic Faults.", "venue": "DATE", "pages": "822-827", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LindermeirVG98", "doi": "10.1109/DATE.1998.655953", "ee": "https://doi.org/10.1109/DATE.1998.655953", "url": "https://dblp.org/rec/conf/date/LindermeirVG98"}, "url": "URL#6206738"}, {"@score": "1", "@id": "6206739", "info": {"authors": {"author": {"@pid": "06/6530", "text": "Bart de Loore"}}, "title": "IP-Based System-on-a-Chip Design.", "venue": "DATE", "pages": "290", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Loore98", "doi": "10.1109/DATE.1998.10014", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.1998.10014", "url": "https://dblp.org/rec/conf/date/Loore98"}, "url": "URL#6206739"}, {"@score": "1", "@id": "6206740", "info": {"authors": {"author": [{"@pid": "l/MarisaLopezVallejo", "text": "Marisa Luisa L\u00f3pez-Vallejo"}, {"@pid": "61/6662", "text": "Carlos Angel Iglesias"}, {"@pid": "l/JuanCarlosLopez", "text": "Juan Carlos L\u00f3pez 0001"}]}, "title": "A Knowledge-based System for Hardware-Software Partitioning.", "venue": "DATE", "pages": "914-915", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Lopez-VallejoIL98", "doi": "10.1109/DATE.1998.655967", "ee": "https://doi.org/10.1109/DATE.1998.655967", "url": "https://dblp.org/rec/conf/date/Lopez-VallejoIL98"}, "url": "URL#6206740"}, {"@score": "1", "@id": "6206741", "info": {"authors": {"author": [{"@pid": "33/2102", "text": "Aiguo Lu"}, {"@pid": "73/1718", "text": "Guenter Stenz"}, {"@pid": "07/6494", "text": "Frank M. Johannes"}]}, "title": "Technology Mapping for Minimizing Gate and Routing Area.", "venue": "DATE", "pages": "664-669", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LuSJ98", "doi": "10.1109/DATE.1998.655929", "ee": "https://doi.org/10.1109/DATE.1998.655929", "url": "https://dblp.org/rec/conf/date/LuSJ98"}, "url": "URL#6206741"}, {"@score": "1", "@id": "6206742", "info": {"authors": {"author": [{"@pid": "22/680", "text": "Marcelo Lubaszewski"}, {"@pid": "c/ErikaFCota", "text": "\u00c9rika F. Cota"}, {"@pid": "09/6431", "text": "Bernard Courtois"}]}, "title": "Microsystems Testing: an Approach and Open Problems.", "venue": "DATE", "pages": "524-528", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LubaszewskiCC98", "doi": "10.1109/DATE.1998.655908", "ee": "https://doi.org/10.1109/DATE.1998.655908", "url": "https://dblp.org/rec/conf/date/LubaszewskiCC98"}, "url": "URL#6206742"}, {"@score": "1", "@id": "6206743", "info": {"authors": {"author": [{"@pid": "77/164", "text": "Juan Antonio Maestro"}, {"@pid": "67/3998", "text": "Daniel Mozos"}, {"@pid": "26/3202", "text": "Hortensia Mecha"}]}, "title": "A Macroscopic Time and Cost Estimation Model Allowing Task Parallelism and Hardware Sharing for the Codesign Partitioning Process.", "venue": "DATE", "pages": "218-225", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MaestroMM98", "doi": "10.1109/DATE.1998.655860", "ee": "https://doi.org/10.1109/DATE.1998.655860", "url": "https://dblp.org/rec/conf/date/MaestroMM98"}, "url": "URL#6206743"}, {"@score": "1", "@id": "6206744", "info": {"authors": {"author": [{"@pid": "72/175", "text": "Naresh Maheshwari"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}]}, "title": "Efficient Minarea Retiming of Large Level-Clocked Circuits.", "venue": "DATE", "pages": "840-845", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MaheshwariS98", "doi": "10.1109/DATE.1998.655956", "ee": "https://doi.org/10.1109/DATE.1998.655956", "url": "https://dblp.org/rec/conf/date/MaheshwariS98"}, "url": "URL#6206744"}, {"@score": "1", "@id": "6206745", "info": {"authors": {"author": [{"@pid": "06/662", "text": "Wojciech Maly"}, {"@pid": "63/832", "text": "Pranab K. Nag"}, {"@pid": "79/2992", "text": "Hans T. Heineken"}, {"@pid": "65/6940", "text": "Jitendra Khare"}]}, "title": "Design-Manufacturing Interface: Part I - Vision.", "venue": "DATE", "pages": "550-556", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MalyNHK98", "doi": "10.1109/DATE.1998.655912", "ee": "https://doi.org/10.1109/DATE.1998.655912", "url": "https://dblp.org/rec/conf/date/MalyNHK98"}, "url": "URL#6206745"}, {"@score": "1", "@id": "6206746", "info": {"authors": {"author": [{"@pid": "06/662", "text": "Wojciech Maly"}, {"@pid": "63/832", "text": "Pranab K. Nag"}, {"@pid": "32/5661", "text": "Charles H. Ouyang"}, {"@pid": "79/2992", "text": "Hans T. Heineken"}, {"@pid": "65/6940", "text": "Jitendra Khare"}, {"@pid": "35/4580", "text": "P. Simon"}]}, "title": "Design-Manufacturing Interface: Part II - Applications.", "venue": "DATE", "pages": "557-562", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MalyNOHKS98", "doi": "10.1109/DATE.1998.655913", "ee": "https://doi.org/10.1109/DATE.1998.655913", "url": "https://dblp.org/rec/conf/date/MalyNOHKS98"}, "url": "URL#6206746"}, {"@score": "1", "@id": "6206747", "info": {"authors": {"author": [{"@pid": "59/2715", "text": "Diana Marculescu"}, {"@pid": "88/3494", "text": "Radu Marculescu"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Trace-Driven Steady-State Probability Estimation in FSMs with Application to Power Estimation.", "venue": "DATE", "pages": "774-779", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MarculescuMP98", "doi": "10.1109/DATE.1998.655946", "ee": "https://doi.org/10.1109/DATE.1998.655946", "url": "https://dblp.org/rec/conf/date/MarculescuMP98"}, "url": "URL#6206747"}, {"@score": "1", "@id": "6206748", "info": {"authors": {"author": [{"@pid": "73/6914", "text": "Nuno Alexandre Marques"}, {"@pid": "84/5354", "text": "Mattan Kamon"}, {"@pid": "w/JacobKWhite", "text": "Jacob K. White 0001"}, {"@pid": "s/LuisMiguelSilveira", "text": "Lu\u00eds Miguel Silveira"}]}, "title": "An Efficient Algorithm for Fast Parasitic Extraction and Passive Order Reduction of 3D Interconnect Models.", "venue": "DATE", "pages": "538-543", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MarquesKWS98", "doi": "10.1109/DATE.1998.655910", "ee": "https://doi.org/10.1109/DATE.1998.655910", "url": "https://dblp.org/rec/conf/date/MarquesKWS98"}, "url": "URL#6206748"}, {"@score": "1", "@id": "6206749", "info": {"authors": {"author": {"@pid": "43/2711", "text": "Grant Martin"}}, "title": "Design Methodologies for System Level IP.", "venue": "DATE", "pages": "286-289", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Martin98", "doi": "10.1109/DATE.1998.655869", "ee": "https://doi.org/10.1109/DATE.1998.655869", "url": "https://dblp.org/rec/conf/date/Martin98"}, "url": "URL#6206749"}, {"@score": "1", "@id": "6206750", "info": {"authors": {"author": [{"@pid": "71/2309", "text": "Hans-Georg Martin"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "A Comparing Study of Technology Mapping for FPGA.", "venue": "DATE", "pages": "939-940", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MartinR98", "doi": "10.1109/DATE.1998.655979", "ee": "https://doi.org/10.1109/DATE.1998.655979", "url": "https://dblp.org/rec/conf/date/MartinR98"}, "url": "URL#6206750"}, {"@score": "1", "@id": "6206751", "info": {"authors": {"author": [{"@pid": "73/424", "text": "Manuel Mart\u00ednez"}, {"@pid": "27/1853", "text": "Maria J. Avedillo"}, {"@pid": "14/279", "text": "Jos\u00e9 M. Quintana"}, {"@pid": "h/JoseLuisHuertas", "text": "Jos\u00e9 L. Huertas"}]}, "title": "A Dynamic Model for the State Assignment Problem.", "venue": "DATE", "pages": "835-839", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MartinezAQH98", "doi": "10.1109/DATE.1998.655955", "ee": "https://doi.org/10.1109/DATE.1998.655955", "url": "https://dblp.org/rec/conf/date/MartinezAQH98"}, "url": "URL#6206751"}, {"@score": "1", "@id": "6206752", "info": {"authors": {"author": [{"@pid": "m/JoseManuelMendias", "text": "Jos\u00e9 M. Mend\u00edas"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}]}, "title": "Correct High-Level Synthesis: a Formal Perspective.", "venue": "DATE", "pages": "977-978", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MendiasH98", "doi": "10.1109/DATE.1998.655997", "ee": "https://doi.org/10.1109/DATE.1998.655997", "url": "https://dblp.org/rec/conf/date/MendiasH98"}, "url": "URL#6206752"}, {"@score": "1", "@id": "6206753", "info": {"authors": {"author": [{"@pid": "74/5612", "text": "Bart Mesman"}, {"@pid": "60/5448", "text": "Marino T. J. Strik"}, {"@pid": "18/119", "text": "Adwin H. Timmer"}, {"@pid": "19/4446", "text": "Jef L. van Meerbergen"}, {"@pid": "28/6124", "text": "Jochen A. G. Jess"}]}, "title": "A Constraint Driven Approach to Loop Pipelining and Register Binding.", "venue": "DATE", "pages": "377-383", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MesmanSTMJ98", "doi": "10.1109/DATE.1998.655885", "ee": "https://doi.org/10.1109/DATE.1998.655885", "url": "https://dblp.org/rec/conf/date/MesmanSTMJ98"}, "url": "URL#6206753"}, {"@score": "1", "@id": "6206754", "info": {"authors": {"author": [{"@pid": "87/6317", "text": "Cecilia Metra"}, {"@pid": "74/357", "text": "Michele Favalli"}, {"@pid": "75/170", "text": "Bruno Ricc\u00f2"}]}, "title": "Highly Testable and Compact 1-out-of-n Code Checker with Single Output.", "venue": "DATE", "pages": "981-982", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MetraFR98", "doi": "10.1109/DATE.1998.655999", "ee": "https://doi.org/10.1109/DATE.1998.655999", "url": "https://dblp.org/rec/conf/date/MetraFR98"}, "url": "URL#6206754"}, {"@score": "1", "@id": "6206755", "info": {"authors": {"author": [{"@pid": "87/6317", "text": "Cecilia Metra"}, {"@pid": "08/6904", "text": "Michel Renovell"}, {"@pid": "64/119", "text": "Giovanni A. Mojoli"}, {"@pid": "08/4890", "text": "Jean-Michel Portal"}, {"@pid": "63/2133", "text": "Sandro Pastore"}, {"@pid": "04/128", "text": "Joan Figueras"}, {"@pid": "08/3972", "text": "Yervant Zorian"}, {"@pid": "09/1965", "text": "Davide Salvi"}, {"@pid": "53/2546", "text": "Giacomo R. Sechi"}]}, "title": "Novel Technique for Testing FPGAs.", "venue": "DATE", "pages": "89-94", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MetraRMPPFZSS98", "doi": "10.1109/DATE.1998.655841", "ee": "https://doi.org/10.1109/DATE.1998.655841", "url": "https://dblp.org/rec/conf/date/MetraRMPPFZSS98"}, "url": "URL#6206755"}, {"@score": "1", "@id": "6206756", "info": {"authors": {"author": [{"@pid": "78/6168", "text": "Salvador Mir"}, {"@pid": "82/5574", "text": "Adoraci\u00f3n Rueda"}, {"@pid": "82/3115", "text": "Diego V\u00e1zquez"}, {"@pid": "h/JoseLuisHuertas", "text": "Jos\u00e9 Luis Huertas"}]}, "title": "Switch-Level Fault Coverage Analysis for Switched-Capacitor Systems.", "venue": "DATE", "pages": "810-814", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MirRVH98", "doi": "10.1109/DATE.1998.655951", "ee": "https://doi.org/10.1109/DATE.1998.655951", "url": "https://dblp.org/rec/conf/date/MirRVH98"}, "url": "URL#6206756"}, {"@score": "1", "@id": "6206757", "info": {"authors": {"author": [{"@pid": "80/5837", "text": "Juan A. Montiel-Nelson"}, {"@pid": "12/3504", "text": "V. de Armas"}, {"@pid": "69/6524", "text": "Roberto Sarmiento"}, {"@pid": "13/3960", "text": "Antonio N\u00fa\u00f1ez"}]}, "title": "A Cell and Macrocell Compiler for GaAs VLSI Full-Custom Design.", "venue": "DATE", "pages": "947-948", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Montiel-NelsonASN98", "doi": "10.1109/DATE.1998.655982", "ee": "https://doi.org/10.1109/DATE.1998.655982", "url": "https://dblp.org/rec/conf/date/Montiel-NelsonASN98"}, "url": "URL#6206757"}, {"@score": "1", "@id": "6206758", "info": {"authors": {"author": [{"@pid": "02/6077", "text": "Eduard Moser"}, {"@pid": "26/4398", "text": "Norbert Mittwollen"}]}, "title": "VHDL-AMS: The Missing Link in System Design - Experiments with Unified Modelling in Automotive Engineering.", "venue": "DATE", "pages": "59-63", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MoserM98", "doi": "10.1109/DATE.1998.655837", "ee": "https://doi.org/10.1109/DATE.1998.655837", "url": "https://dblp.org/rec/conf/date/MoserM98"}, "url": "URL#6206758"}, {"@score": "1", "@id": "6206759", "info": {"authors": {"author": {"@pid": "29/4133", "text": "Michael Mrva"}}, "title": "Enhanced Reuse and Teamwork Capabilities for an Object-oriented Extension of VHDL.", "venue": "DATE", "pages": "250-256", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Mrva98", "doi": "10.1109/DATE.1998.655864", "ee": "https://doi.org/10.1109/DATE.1998.655864", "url": "https://dblp.org/rec/conf/date/Mrva98"}, "url": "URL#6206759"}, {"@score": "1", "@id": "6206760", "info": {"authors": {"author": [{"@pid": "29/4133", "text": "Michael Mrva"}, {"@pid": "34/2480", "text": "Klaus Buchenrieder"}, {"@pid": "87/6340-2", "text": "Rainer Kress 0002"}]}, "title": "A Scalable Architecture for Multi-threaded JAVA Applications.", "venue": "DATE", "pages": "868-874", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MrvaBK98", "doi": "10.1109/DATE.1998.655960", "ee": "https://doi.org/10.1109/DATE.1998.655960", "url": "https://dblp.org/rec/conf/date/MrvaBK98"}, "url": "URL#6206760"}, {"@score": "1", "@id": "6206761", "info": {"authors": {"author": [{"@pid": "99/2121", "text": "Thomas M\u00fcller-Wipperf\u00fcrth"}, {"@pid": "h/RichardHagelauer", "text": "Richard Hagelauer"}]}, "title": "Graphical Entry of FSMDs Revisited: Putting Graphical Models on a Solid Base.", "venue": "DATE", "pages": "931-932", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Muller-WipperfurthH98", "doi": "10.1109/DATE.1998.655975", "ee": "https://doi.org/10.1109/DATE.1998.655975", "url": "https://dblp.org/rec/conf/date/Muller-WipperfurthH98"}, "url": "URL#6206761"}, {"@score": "1", "@id": "6206762", "info": {"authors": {"author": {"@pid": "18/102", "text": "Matthias Mutz"}}, "title": "Register Transfer Level VHDL Models without Clocks.", "venue": "DATE", "pages": "153-158", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Mutz98", "doi": "10.1109/DATE.1998.655850", "ee": "https://doi.org/10.1109/DATE.1998.655850", "url": "https://dblp.org/rec/conf/date/Mutz98"}, "url": "URL#6206762"}, {"@score": "1", "@id": "6206763", "info": {"authors": {"author": {"@pid": "52/2108", "text": "Edwin Naroska"}}, "title": "Parallel VHDL Simulation.", "venue": "DATE", "pages": "159-163", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Naroska98", "doi": "10.1109/DATE.1998.655851", "ee": "https://doi.org/10.1109/DATE.1998.655851", "url": "https://dblp.org/rec/conf/date/Naroska98"}, "url": "URL#6206763"}, {"@score": "1", "@id": "6206764", "info": {"authors": {"author": {"@pid": "71/3840", "text": "W. Shields Neely"}}, "title": "Reconfigurable Logic for Systems on a Chip.", "venue": "DATE", "pages": "340", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Neely98", "doi": "10.1109/DATE.1998.655878", "ee": "https://doi.org/10.1109/DATE.1998.655878", "url": "https://dblp.org/rec/conf/date/Neely98"}, "url": "URL#6206764"}, {"@score": "1", "@id": "6206765", "info": {"authors": {"author": [{"@pid": "29/5778", "text": "R. Neul"}, {"@pid": "53/6491", "text": "U. Becker"}, {"@pid": "70/1329", "text": "G. Lorenz"}, {"@pid": "35/316", "text": "Peter Schwarz"}, {"@pid": "89/4467", "text": "J\u00fcrgen Haase"}, {"@pid": "82/1758", "text": "S. W\u00fcnsche"}]}, "title": "A Modeling Approach to Include Mechanical Microsystem Components into the System Simulation.", "venue": "DATE", "pages": "510-517", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NeulBLSHW98", "doi": "10.1109/DATE.1998.655906", "ee": "https://doi.org/10.1109/DATE.1998.655906", "url": "https://dblp.org/rec/conf/date/NeulBLSHW98"}, "url": "URL#6206765"}, {"@score": "1", "@id": "6206766", "info": {"authors": {"author": [{"@pid": "70/5855", "text": "Michael Nicolaidis"}, {"@pid": "44/2389", "text": "Ricardo de Oliveira Duarte"}]}, "title": "Design of Fault-Secure Parity-Prediction Booth Multipliers.", "venue": "DATE", "pages": "7-14", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NicolaidisD98", "doi": "10.1109/DATE.1998.655830", "ee": "https://doi.org/10.1109/DATE.1998.655830", "url": "https://dblp.org/rec/conf/date/NicolaidisD98"}, "url": "URL#6206766"}, {"@score": "1", "@id": "6206767", "info": {"authors": {"author": {"@pid": "84/6437", "text": "Felix Nicoli"}}, "title": "Denotational Semantics of a Behavioral Subset of VHDL.", "venue": "DATE", "pages": "975-976", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Nicoli98", "doi": "10.1109/DATE.1998.655996", "ee": "https://doi.org/10.1109/DATE.1998.655996", "url": "https://dblp.org/rec/conf/date/Nicoli98"}, "url": "URL#6206767"}, {"@score": "1", "@id": "6206768", "info": {"authors": {"author": [{"@pid": "64/2043", "text": "Ralf Niemann"}, {"@pid": "m/PeterMarwedel", "text": "Peter Marwedel"}]}, "title": "Synthesis of Communicating Controllers for Concurrent Hardware/Software Systems.", "venue": "DATE", "pages": "912-913", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NiemannM98", "doi": "10.1109/DATE.1998.655966", "ee": "https://doi.org/10.1109/DATE.1998.655966", "url": "https://dblp.org/rec/conf/date/NiemannM98"}, "url": "URL#6206768"}, {"@score": "1", "@id": "6206769", "info": {"authors": {"author": [{"@pid": "93/5492", "text": "Petra Nordholz"}, {"@pid": "46/2571", "text": "Hartmut Grabinski"}, {"@pid": "95/3444", "text": "Dieter Treytnar"}, {"@pid": "43/6930", "text": "Jan Otterstedt"}, {"@pid": "n/DirkNiggemeyer", "text": "Dirk Niggemeyer"}, {"@pid": "79/6701", "text": "Uwe Arz"}, {"@pid": "72/2809", "text": "T. W. Williams"}]}, "title": "Core Interconnect Testing Hazards.", "venue": "DATE", "pages": "953-954", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NordholzGTONAW98", "doi": "10.1109/DATE.1998.655985", "ee": "https://doi.org/10.1109/DATE.1998.655985", "url": "https://dblp.org/rec/conf/date/NordholzGTONAW98"}, "url": "URL#6206769"}, {"@score": "1", "@id": "6206770", "info": {"authors": {"author": [{"@pid": "n/MehrdadNourani", "text": "Mehrdad Nourani"}, {"@pid": "80/4532", "text": "Christos A. Papachristou"}]}, "title": "A Bypass Scheme for Core-Based System Fault Testing.", "venue": "DATE", "pages": "979-980", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NouraniP98", "doi": "10.1109/DATE.1998.655998", "ee": "https://doi.org/10.1109/DATE.1998.655998", "url": "https://dblp.org/rec/conf/date/NouraniP98"}, "url": "URL#6206770"}, {"@score": "1", "@id": "6206771", "info": {"authors": {"author": [{"@pid": "98/2596", "text": "Johnny \u00d6berg"}, {"@pid": "42/5132", "text": "Ahmed Hemani"}, {"@pid": "09/5106", "text": "Anshul Kumar"}]}, "title": "Scheduling of Outputs in Grammar-based Hardware Synthesis of Data Communication Protocols.", "venue": "DATE", "pages": "596-603", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ObergHK98", "doi": "10.1109/DATE.1998.655919", "ee": "https://doi.org/10.1109/DATE.1998.655919", "url": "https://dblp.org/rec/conf/date/ObergHK98"}, "url": "URL#6206771"}, {"@score": "1", "@id": "6206772", "info": {"authors": {"author": [{"@pid": "00/730", "text": "Kimihiro Ogawa"}, {"@pid": "24/5886", "text": "Michinari Kohno"}, {"@pid": "17/6845", "text": "Fusako Kitamura"}]}, "title": "PASTEL: A Parameterized Memory Characterization System.", "venue": "DATE", "pages": "15-20", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OgawaKK98", "doi": "10.1109/DATE.1998.655831", "ee": "https://doi.org/10.1109/DATE.1998.655831", "url": "https://dblp.org/rec/conf/date/OgawaKK98"}, "url": "URL#6206772"}, {"@score": "1", "@id": "6206773", "info": {"authors": {"author": [{"@pid": "64/4133", "text": "Jaewon Oh"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Gated Clock Routing Minimizing the Switched Capacitance.", "venue": "DATE", "pages": "692-697", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OhP98", "doi": "10.1109/DATE.1998.655933", "ee": "https://doi.org/10.1109/DATE.1998.655933", "url": "https://dblp.org/rec/conf/date/OhP98"}, "url": "URL#6206773"}, {"@score": "1", "@id": "6206774", "info": {"authors": {"author": [{"@pid": "28/3936", "text": "Seraf\u00edn Olcoz"}, {"@pid": "04/5956", "text": "Lorenzo Ayuda"}, {"@pid": "39/4482", "text": "Ivan Izaguirre"}, {"@pid": "67/1449", "text": "Olga Pe\u00f1alba"}]}, "title": "VHDL Teamwork, Organization Units and Workspace Management.", "venue": "DATE", "pages": "297-302", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OlcozAIP98", "doi": "10.1109/DATE.1998.655872", "ee": "https://doi.org/10.1109/DATE.1998.655872", "url": "https://dblp.org/rec/conf/date/OlcozAIP98"}, "url": "URL#6206774"}, {"@score": "1", "@id": "6206775", "info": {"authors": {"author": [{"@pid": "28/3936", "text": "Seraf\u00edn Olcoz"}, {"@pid": "85/432", "text": "Ana Castellvi"}, {"@pid": "64/3996", "text": "Maria Garcia"}, {"@pid": "39/683", "text": "Jose Angel Gomez"}]}, "title": "Static Analysis Tools for Soft-Core Reviews and Audits.", "venue": "DATE", "pages": "935-936", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OlcozCGG98", "doi": "10.1109/DATE.1998.655977", "ee": "https://doi.org/10.1109/DATE.1998.655977", "url": "https://dblp.org/rec/conf/date/OlcozCGG98"}, "url": "URL#6206775"}, {"@score": "1", "@id": "6206776", "info": {"authors": {"author": {"@pid": "45/6807", "text": "Ian Page"}}, "title": "Design Of Future Systems.", "venue": "DATE", "pages": "343-347", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Page98", "doi": "10.1109/DATE.1998.655880", "ee": "https://doi.org/10.1109/DATE.1998.655880", "url": "https://dblp.org/rec/conf/date/Page98"}, "url": "URL#6206776"}, {"@score": "1", "@id": "6206777", "info": {"authors": {"author": [{"@pid": "46/1929", "text": "Preeti Ranjan Panda"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}]}, "title": "Data Cache Sizing for Embedded Processor Applications.", "venue": "DATE", "pages": "925-926", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PandaDN98", "doi": "10.1109/DATE.1998.655972", "ee": "https://doi.org/10.1109/DATE.1998.655972", "url": "https://dblp.org/rec/conf/date/PandaDN98"}, "url": "URL#6206777"}, {"@score": "1", "@id": "6206778", "info": {"authors": {"author": [{"@pid": "09/3603", "text": "Ishwar Parulkar"}, {"@pid": "g/SandeepKGupta", "text": "Sandeep K. Gupta"}, {"@pid": "b/MelvinABreuer", "text": "Melvin A. Breuer"}]}, "title": "Scheduling and Module Assignment for Reducing Bist Resources.", "venue": "DATE", "pages": "66-73", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ParulkarGB98", "doi": "10.1109/DATE.1998.655838", "ee": "https://doi.org/10.1109/DATE.1998.655838", "url": "https://dblp.org/rec/conf/date/ParulkarGB98"}, "url": "URL#6206778"}, {"@score": "1", "@id": "6206779", "info": {"authors": {"author": [{"@pid": "22/5116", "text": "Enric Pastor"}, {"@pid": "98/290", "text": "Jordi Cortadella"}]}, "title": "Efficient Encoding Schemes for Symbolic Analysis of Petri Nets.", "venue": "DATE", "pages": "790-795", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PastorC98", "doi": "10.1109/DATE.1998.655948", "ee": "https://doi.org/10.1109/DATE.1998.655948", "url": "https://dblp.org/rec/conf/date/PastorC98"}, "url": "URL#6206779"}, {"@score": "1", "@id": "6206780", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "A Synthesis Procedure for Flexible Logic Functions.", "venue": "DATE", "pages": "973-974", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PomeranzR98", "doi": "10.1109/DATE.1998.655995", "ee": "https://doi.org/10.1109/DATE.1998.655995", "url": "https://dblp.org/rec/conf/date/PomeranzR98"}, "url": "URL#6206780"}, {"@score": "1", "@id": "6206781", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Design-for-Testability for Synchronous Sequential Circuits using Locally Available Lines.", "venue": "DATE", "pages": "983-984", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PomeranzR98a", "doi": "10.1109/DATE.1998.656000", "ee": "https://doi.org/10.1109/DATE.1998.656000", "url": "https://dblp.org/rec/conf/date/PomeranzR98a"}, "url": "URL#6206781"}, {"@score": "1", "@id": "6206782", "info": {"authors": {"author": [{"@pid": "33/1136", "text": "Guido Post"}, {"@pid": "46/4147", "text": "Andrea M\u00fcller"}, {"@pid": "19/5417", "text": "Thorsten Gr\u00f6tker"}]}, "title": "A System-Level Co-Verification Environment for ATM Hardware Design.", "venue": "DATE", "pages": "424-428", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PostMG98", "doi": "10.1109/DATE.1998.655892", "ee": "https://doi.org/10.1109/DATE.1998.655892", "url": "https://dblp.org/rec/conf/date/PostMG98"}, "url": "URL#6206782"}, {"@score": "1", "@id": "6206783", "info": {"authors": {"author": [{"@pid": "84/6712", "text": "Juan A. Prieto"}, {"@pid": "82/5574", "text": "Adoraci\u00f3n Rueda"}, {"@pid": "92/8227", "text": "Ian Andrew Grout"}, {"@pid": "67/2343", "text": "Eduardo J. Peral\u00edas"}, {"@pid": "h/JoseLuisHuertas", "text": "Jos\u00e9 L. Huertas"}, {"@pid": "35/5031", "text": "Andrew Mark David Richardson"}]}, "title": "An Approach to Realistic Fault Prediction and Layout Design for Testability in Analog Circuits.", "venue": "DATE", "pages": "905-909", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PrietoRGPHR98", "doi": "10.1109/DATE.1998.655965", "ee": "https://doi.org/10.1109/DATE.1998.655965", "url": "https://dblp.org/rec/conf/date/PrietoRGPHR98"}, "url": "URL#6206783"}, {"@score": "1", "@id": "6206784", "info": {"authors": {"author": {"@pid": "56/5060", "text": "Anatoly Prihozhy"}}, "title": "Asynchronous Scheduling and Allocation.", "venue": "DATE", "pages": "963-964", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Prihozhy98", "doi": "10.1109/DATE.1998.655990", "ee": "https://doi.org/10.1109/DATE.1998.655990", "url": "https://dblp.org/rec/conf/date/Prihozhy98"}, "url": "URL#6206784"}, {"@score": "1", "@id": "6206785", "info": {"authors": {"author": [{"@pid": "86/1709", "text": "Satyamurthy Pullela"}, {"@pid": "49/6971", "text": "Rajendran Panda"}, {"@pid": "48/2702", "text": "Abhijit Dharchoudhury"}, {"@pid": "27/3954", "text": "Gopal Vija"}]}, "title": "CMOS Combinational Circuit Sizing by Stage-wise Tapering.", "venue": "DATE", "pages": "985-986", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PullelaPDV98", "doi": "10.1109/DATE.1998.656001", "ee": "https://doi.org/10.1109/DATE.1998.656001", "url": "https://dblp.org/rec/conf/date/PullelaPDV98"}, "url": "URL#6206785"}, {"@score": "1", "@id": "6206786", "info": {"authors": {"author": [{"@pid": "24/1922", "text": "Wolfram Putzke-R\u00f6ming"}, {"@pid": "94/517", "text": "Martin Radetzki"}, {"@pid": "n/WolfgangNebel", "text": "Wolfgang Nebel"}]}, "title": "A Flexible Message Passing Mechanism for Objective VHDL.", "venue": "DATE", "pages": "242-249", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Putzke-RomingRN98", "doi": "10.1109/DATE.1998.655863", "ee": "https://doi.org/10.1109/DATE.1998.655863", "url": "https://dblp.org/rec/conf/date/Putzke-RomingRN98"}, "url": "URL#6206786"}, {"@score": "1", "@id": "6206787", "info": {"authors": {"author": [{"@pid": "23/4465", "text": "Andreas Pyttel"}, {"@pid": "89/3012", "text": "Alexander Sedlmeier"}, {"@pid": "19/2143", "text": "Christian Veith"}]}, "title": "PSCP: A Scalable Parallel ASIP Architecture for Reactive Systems.", "venue": "DATE", "pages": "370-376", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PyttelSV98", "doi": "10.1109/DATE.1998.655884", "ee": "https://doi.org/10.1109/DATE.1998.655884", "url": "https://dblp.org/rec/conf/date/PyttelSV98"}, "url": "URL#6206787"}, {"@score": "1", "@id": "6206788", "info": {"authors": {"author": [{"@pid": "r/JMRabaey", "text": "Jan M. Rabaey"}, {"@pid": "55/1041", "text": "Marlene Wan"}]}, "title": "An Energy-Conscious Exploration Methodology for Reconfigurable DSPs.", "venue": "DATE", "pages": "341-342", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RabaeyW98", "doi": "10.1109/DATE.1998.655879", "ee": "https://doi.org/10.1109/DATE.1998.655879", "url": "https://dblp.org/rec/conf/date/RabaeyW98"}, "url": "URL#6206788"}, {"@score": "1", "@id": "6206789", "info": {"authors": {"author": [{"@pid": "05/5693", "text": "Dirk Rabe"}, {"@pid": "v/GerdvonColln", "text": "Gerd Jochens"}, {"@pid": "99/919", "text": "Lars Kruse"}, {"@pid": "n/WolfgangNebel", "text": "Wolfgang Nebel"}]}, "title": "Power-Simulation of Cell Based ASICs: Accuracy- and Performance Trade-Offs.", "venue": "DATE", "pages": "356-361", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RabeJKNO98", "doi": "10.1109/DATE.1998.655882", "ee": "https://doi.org/10.1109/DATE.1998.655882", "url": "https://dblp.org/rec/conf/date/RabeJKNO98"}, "url": "URL#6206789"}, {"@score": "1", "@id": "6206790", "info": {"authors": {"author": [{"@pid": "58/1746", "text": "A. M. Rassau"}, {"@pid": "89/615", "text": "T. C. B. Yu"}, {"@pid": "73/5497", "text": "H. Cheung"}, {"@pid": "56/169", "text": "Stefan Lachowicz"}, {"@pid": "184/4409", "text": "Kamran Eshraghian"}, {"@pid": "247/6747", "text": "William A. Crossland"}, {"@pid": "247/6837", "text": "Tim D. Wilkinson"}]}, "title": "Smart Pixel Implementation of a 2-D Parallel Nucleic Wavelet Transform for Mobile Multimedia Communications.", "venue": "DATE", "pages": "191-195", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RassauYCLECW98", "doi": "10.1109/DATE.1998.655856", "ee": "https://doi.org/10.1109/DATE.1998.655856", "url": "https://dblp.org/rec/conf/date/RassauYCLECW98"}, "url": "URL#6206790"}, {"@score": "1", "@id": "6206791", "info": {"authors": {"author": [{"@pid": "95/2142", "text": "Ralf Reetz"}, {"@pid": "180/3233-1", "text": "Klaus Schneider 0001"}, {"@pid": "89/6634", "text": "Thomas Kropf"}]}, "title": "Formal Specification in VHDL for Hardware Verification.", "venue": "DATE", "pages": "257-263", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ReetzSK98", "doi": "10.1109/DATE.1998.655865", "ee": "https://doi.org/10.1109/DATE.1998.655865", "url": "https://dblp.org/rec/conf/date/ReetzSK98"}, "url": "URL#6206791"}, {"@score": "1", "@id": "6206792", "info": {"authors": {"author": [{"@pid": "08/6904", "text": "Michel Renovell"}, {"@pid": "49/2745", "text": "Florence Aza\u00efs"}, {"@pid": "22/4520", "text": "Yves Bertrand"}]}, "title": "Optimized Implementations of the Multi-Configuration DFT Technique for Analog Circuits.", "venue": "DATE", "pages": "815-821", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RenovellAB98", "doi": "10.1109/DATE.1998.655952", "ee": "https://doi.org/10.1109/DATE.1998.655952", "url": "https://dblp.org/rec/conf/date/RenovellAB98"}, "url": "URL#6206792"}, {"@score": "1", "@id": "6206793", "info": {"authors": {"author": [{"@pid": "08/6904", "text": "Michel Renovell"}, {"@pid": "08/4890", "text": "Jean-Michel Portal"}, {"@pid": "04/128", "text": "Joan Figueras"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "RAM-Based FPGA&apos;s: A Test Approach for the Configurable Logic.", "venue": "DATE", "pages": "82-88", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RenovellPFZ98", "doi": "10.1109/DATE.1998.655840", "ee": "https://doi.org/10.1109/DATE.1998.655840", "url": "https://dblp.org/rec/conf/date/RenovellPFZ98"}, "url": "URL#6206793"}, {"@score": "1", "@id": "6206794", "info": {"authors": {"author": [{"@pid": "53/4897", "text": "Llu\u00eds Ribas"}, {"@pid": "c/JordiCarrabina", "text": "Jordi Carrabina"}]}, "title": "On the Reuse of Symbolic Simulation Results for Incremental Equivalence Verification of Switch-Level Circuits.", "venue": "DATE", "pages": "624-629", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RibasC98", "doi": "10.1109/DATE.1998.655923", "ee": "https://doi.org/10.1109/DATE.1998.655923", "url": "https://dblp.org/rec/conf/date/RibasC98"}, "url": "URL#6206794"}, {"@score": "1", "@id": "6206795", "info": {"authors": {"author": [{"@pid": "71/5837", "text": "Teresa Riesgo"}, {"@pid": "45/153", "text": "Yago Torroja"}, {"@pid": "98/138", "text": "Eduardo de la Torre"}, {"@pid": "129/0494", "text": "Javier Uceda"}]}, "title": "Quality Estimation of Test Vectors and Functional Validation Procedures Based on Fault and Error Models.", "venue": "DATE", "pages": "955-956", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RiesgoTTU98", "doi": "10.1109/DATE.1998.655986", "ee": "https://doi.org/10.1109/DATE.1998.655986", "url": "https://dblp.org/rec/conf/date/RiesgoTTU98"}, "url": "URL#6206795"}, {"@score": "1", "@id": "6206796", "info": {"authors": {"author": [{"@pid": "12/5474", "text": "Matthias Ringe"}, {"@pid": "29/666", "text": "Thomas Lindenkreuz"}, {"@pid": "03/4624", "text": "Erich Barke"}]}, "title": "Path Verification Using Boolean Satisfiability.", "venue": "DATE", "pages": "965-966", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RingeLB98", "doi": "10.1109/DATE.1998.655991", "ee": "https://doi.org/10.1109/DATE.1998.655991", "url": "https://dblp.org/rec/conf/date/RingeLB98"}, "url": "URL#6206796"}, {"@score": "1", "@id": "6206797", "info": {"authors": {"author": [{"@pid": "37/4164", "text": "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s"}, {"@pid": "04/128", "text": "Joan Figueras"}]}, "title": "Estimation of the Defective IDDQ Caused by Shorts in Deep-Submicron CMOS ICs.", "venue": "DATE", "pages": "490-494", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Rodriguez-MontanesF98", "doi": "10.1109/DATE.1998.655903", "ee": "https://doi.org/10.1109/DATE.1998.655903", "url": "https://dblp.org/rec/conf/date/Rodriguez-MontanesF98"}, "url": "URL#6206797"}, {"@score": "1", "@id": "6206798", "info": {"authors": {"author": [{"@pid": "27/4568", "text": "Wolfgang Roethig"}, {"@pid": "33/4744", "text": "A. M. Zarkesh"}, {"@pid": "05/3516", "text": "M. Andrews"}]}, "title": "Power and Timing Modeling for ASIC Designs.", "venue": "DATE", "pages": "969-970", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RoethigZA98", "doi": "10.1109/DATE.1998.655993", "ee": "https://doi.org/10.1109/DATE.1998.655993", "url": "https://dblp.org/rec/conf/date/RoethigZA98"}, "url": "URL#6206798"}, {"@score": "1", "@id": "6206799", "info": {"authors": {"author": [{"@pid": "58/1886", "text": "Ralf Rosenberger"}, {"@pid": "h/SorinAHuss", "text": "Sorin A. Huss"}]}, "title": "A Systems Theoretic Approach to Behavioural Modeling and Simulation of Analog Functional Blocks.", "venue": "DATE", "pages": "721-728", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RosenbergerH98", "doi": "10.1109/DATE.1998.655938", "ee": "https://doi.org/10.1109/DATE.1998.655938", "url": "https://dblp.org/rec/conf/date/RosenbergerH98"}, "url": "URL#6206799"}, {"@score": "1", "@id": "6206800", "info": {"authors": {"author": {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}}, "title": "Formal Verification: A New Standard CAD Tool for the Industrial Design Flow.", "venue": "DATE", "pages": "422", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Rosenstiel98", "doi": "10.1109/DATE.1998.10000", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.1998.10000", "url": "https://dblp.org/rec/conf/date/Rosenstiel98"}, "url": "URL#6206800"}, {"@score": "1", "@id": "6206801", "info": {"authors": {"author": {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}}, "title": "Next Generation System Level Design Tools.", "venue": "DATE", "pages": "488-", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Rosenstiel98a", "doi": "10.1109/DATE.1998.10013", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.1998.10013", "url": "https://dblp.org/rec/conf/date/Rosenstiel98a"}, "url": "URL#6206801"}, {"@score": "1", "@id": "6206802", "info": {"authors": {"author": [{"@pid": "57/3191-3", "text": "Sumit Roy 0003"}, {"@pid": "20/6744", "text": "Harm Arts"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "PowerShake: A Low Power Driven Clustering and Factoring Methodology for Boolean Expressions.", "venue": "DATE", "pages": "967-968", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RoyAB98", "doi": "10.1109/DATE.1998.655992", "ee": "https://doi.org/10.1109/DATE.1998.655992", "url": "https://dblp.org/rec/conf/date/RoyAB98"}, "url": "URL#6206802"}, {"@score": "1", "@id": "6206803", "info": {"authors": {"author": [{"@pid": "13/6983", "text": "Elizabeth M. Rudnick"}, {"@pid": "18/3928", "text": "Roberto Vietti"}, {"@pid": "84/5129", "text": "Akilah Ellis"}, {"@pid": "59/2777", "text": "Fulvio Corno"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}]}, "title": "Fast Sequential Circuit Test Generation Using High-Level and Gate-Level Techniques.", "venue": "DATE", "pages": "570-576", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RudnickVECPR98", "doi": "10.1109/DATE.1998.655915", "ee": "https://doi.org/10.1109/DATE.1998.655915", "url": "https://dblp.org/rec/conf/date/RudnickVECPR98"}, "url": "URL#6206803"}, {"@score": "1", "@id": "6206804", "info": {"authors": {"author": [{"@pid": "73/879", "text": "Davor Runje"}, {"@pid": "80/3965", "text": "Mario Kovac"}]}, "title": "Universal Strong Encryption FPGA Core Implementation.", "venue": "DATE", "pages": "923-924", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RunjeK98", "doi": "10.1109/DATE.1998.655971", "ee": "https://doi.org/10.1109/DATE.1998.655971", "url": "https://dblp.org/rec/conf/date/RunjeK98"}, "url": "URL#6206804"}, {"@score": "1", "@id": "6206805", "info": {"authors": {"author": [{"@pid": "62/4029", "text": "J. W. J. M. Rutten"}, {"@pid": "16/2130", "text": "Michel R. C. M. Berkelaar"}, {"@pid": "51/6630", "text": "C. A. J. van Eijk"}, {"@pid": "22/6197", "text": "M. A. J. Kolsteren"}]}, "title": "An Efficient Divide and Conquer Algorithm for Exact Hazard Free Logic Minimization.", "venue": "DATE", "pages": "749-754", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RuttenBEK98", "doi": "10.1109/DATE.1998.655942", "ee": "https://doi.org/10.1109/DATE.1998.655942", "url": "https://dblp.org/rec/conf/date/RuttenBEK98"}, "url": "URL#6206805"}, {"@score": "1", "@id": "6206806", "info": {"authors": {"author": [{"@pid": "05/3478", "text": "Valentina Salapura"}, {"@pid": "g/MichaelGschwind", "text": "Michael Gschwind"}]}, "title": "Hardware/Software Co-Design of a Fuzzy RISC Processor.", "venue": "DATE", "pages": "875-882", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SalapuraG98", "doi": "10.1109/DATE.1998.655961", "ee": "https://doi.org/10.1109/DATE.1998.655961", "url": "https://dblp.org/rec/conf/date/SalapuraG98"}, "url": "URL#6206806"}, {"@score": "1", "@id": "6206807", "info": {"authors": {"author": [{"@pid": "85/415", "text": "Hiroshi Sawada"}, {"@pid": "84/878", "text": "Shigeru Yamashita"}, {"@pid": "21/6123", "text": "Akira Nagoya"}]}, "title": "Restructuring Logic Representations with Easily Detectable Simple Disjunctive Decompositions.", "venue": "DATE", "pages": "755-759", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SawadaYN98", "doi": "10.1109/DATE.1998.655943", "ee": "https://doi.org/10.1109/DATE.1998.655943", "url": "https://dblp.org/rec/conf/date/SawadaYN98"}, "url": "URL#6206807"}, {"@score": "1", "@id": "6206808", "info": {"authors": {"author": [{"@pid": "09/8645", "text": "Stefan Schmerler"}, {"@pid": "58/701", "text": "Yankin Tanurhan"}, {"@pid": "m/KlausDMullerGlaser", "text": "Klaus D. M\u00fcller-Glaser"}]}, "title": "Advanced Optimistic Approaches in Logic Simulation.", "venue": "DATE", "pages": "362-368", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchmerlerTM98", "doi": "10.1109/DATE.1998.655883", "ee": "https://doi.org/10.1109/DATE.1998.655883", "url": "https://dblp.org/rec/conf/date/SchmerlerTM98"}, "url": "URL#6206808"}, {"@score": "1", "@id": "6206809", "info": {"authors": {"author": [{"@pid": "98/4983", "text": "Claus Schneider"}, {"@pid": "10/6754", "text": "Martin Kayss"}, {"@pid": "26/3217", "text": "Thomas Hollstein"}, {"@pid": "78/7035", "text": "J\u00fcrgen Deicke"}]}, "title": "From Algorithms to Hardware Architectures: A Comparison of Regular and Irregular Structured IDCT Algorithms.", "venue": "DATE", "pages": "186-190", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchneiderKHD98", "doi": "10.1109/DATE.1998.655855", "ee": "https://doi.org/10.1109/DATE.1998.655855", "url": "https://dblp.org/rec/conf/date/SchneiderKHD98"}, "url": "URL#6206809"}, {"@score": "1", "@id": "6206810", "info": {"authors": {"author": {"@pid": "s/ChristophScholl", "text": "Christoph Scholl 0001"}}, "title": "Multi-output Functional Decomposition with Exploitation of Don&apos;t Cares.", "venue": "DATE", "pages": "743-748", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Scholl98", "doi": "10.1109/DATE.1998.655941", "ee": "https://doi.org/10.1109/DATE.1998.655941", "url": "https://dblp.org/rec/conf/date/Scholl98"}, "url": "URL#6206810"}, {"@score": "1", "@id": "6206811", "info": {"authors": {"author": [{"@pid": "95/4161", "text": "Guido Schumacher"}, {"@pid": "n/WolfgangNebel", "text": "Wolfgang Nebel"}]}, "title": "Object-Oriented Modelling of Parallel Hardware Systems.", "venue": "DATE", "pages": "234-241", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchumacherN98", "doi": "10.1109/DATE.1998.655862", "ee": "https://doi.org/10.1109/DATE.1998.655862", "url": "https://dblp.org/rec/conf/date/SchumacherN98"}, "url": "URL#6206811"}, {"@score": "1", "@id": "6206812", "info": {"authors": {"author": [{"@pid": "18/5047", "text": "Jianhua Shao"}, {"@pid": "73/2158", "text": "Richard M. M. Chen"}]}, "title": "MCM Interconnect Design Using Two-Pole Approximation.", "venue": "DATE", "pages": "544-548", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ShaoC98", "doi": "10.1109/DATE.1998.655911", "ee": "https://doi.org/10.1109/DATE.1998.655911", "url": "https://dblp.org/rec/conf/date/ShaoC98"}, "url": "URL#6206812"}, {"@score": "1", "@id": "6206813", "info": {"authors": {"author": [{"@pid": "01/4735", "text": "Jianjian Song"}, {"@pid": "18/2345", "text": "Zhaoxuan Shen"}, {"@pid": "28/399", "text": "Wenjun Zhuang"}]}, "title": "An Effective General Connectivity Concept for Clustering.", "venue": "DATE", "pages": "398-405", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SongSZ98", "doi": "10.1109/DATE.1998.655888", "ee": "https://doi.org/10.1109/DATE.1998.655888", "url": "https://dblp.org/rec/conf/date/SongSZ98"}, "url": "URL#6206813"}, {"@score": "1", "@id": "6206814", "info": {"authors": {"author": [{"@pid": "90/6429", "text": "Vinoo Srinivasan"}, {"@pid": "86/2257", "text": "Shankar Radhakrishnan"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Hardware Software Partitioning with Integrated Hardware Design Space Exploration.", "venue": "DATE", "pages": "28-35", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SrinivasanRV98", "doi": "10.1109/DATE.1998.655833", "ee": "https://doi.org/10.1109/DATE.1998.655833", "url": "https://dblp.org/rec/conf/date/SrinivasanRV98"}, "url": "URL#6206814"}, {"@score": "1", "@id": "6206815", "info": {"authors": {"author": [{"@pid": "61/5424", "text": "B. Straka"}, {"@pid": "36/6150", "text": "Hans A. R. Manhaeve"}, {"@pid": "66/6862", "text": "Jozef Vanneuville"}, {"@pid": "28/1690", "text": "M. Svajda"}]}, "title": "A Fully Digital Controlled Off-Chip IDDQ Measurement Unit.", "venue": "DATE", "pages": "495-500", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StrakaMVS98", "doi": "10.1109/DATE.1998.655904", "ee": "https://doi.org/10.1109/DATE.1998.655904", "url": "https://dblp.org/rec/conf/date/StrakaMVS98"}, "url": "URL#6206815"}, {"@score": "1", "@id": "6206816", "info": {"authors": {"author": [{"@pid": "22/1975", "text": "Wonyong Sung"}, {"@pid": "h/SoonhoiHa", "text": "Soonhoi Ha"}]}, "title": "Optimized Timed Hardware Software Cosimulation without Roll-back.", "venue": "DATE", "pages": "945-946", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SungH98", "doi": "10.1109/DATE.1998.655981", "ee": "https://doi.org/10.1109/DATE.1998.655981", "url": "https://dblp.org/rec/conf/date/SungH98"}, "url": "URL#6206816"}, {"@score": "1", "@id": "6206817", "info": {"authors": {"author": [{"@pid": "28/1690", "text": "M. Svajda"}, {"@pid": "61/5424", "text": "B. Straka"}, {"@pid": "36/6150", "text": "Hans A. R. Manhaeve"}]}, "title": "IOCIMU - An Integrated Off-Chip IDDQ Measurement Unit.", "venue": "DATE", "pages": "959-960", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SvajdaSM98", "doi": "10.1109/DATE.1998.655988", "ee": "https://doi.org/10.1109/DATE.1998.655988", "url": "https://dblp.org/rec/conf/date/SvajdaSM98"}, "url": "URL#6206817"}, {"@score": "1", "@id": "6206818", "info": {"authors": {"author": [{"@pid": "42/1286", "text": "Vladim\u00edr Sz\u00e9kely"}, {"@pid": "10/3998", "text": "M\u00e1rta Rencz"}]}, "title": "Fast Field Solvers for Thermal and Electrostatic Analysis.", "venue": "DATE", "pages": "518-523", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SzekelyR98", "doi": "10.1109/DATE.1998.655907", "ee": "https://doi.org/10.1109/DATE.1998.655907", "url": "https://dblp.org/rec/conf/date/SzekelyR98"}, "url": "URL#6206818"}, {"@score": "1", "@id": "6206819", "info": {"authors": {"author": [{"@pid": "41/6892", "text": "Sun-Yen Tan"}, {"@pid": "f/StephenBFurber", "text": "Stephen B. Furber"}, {"@pid": "84/512", "text": "Wen-Fang Yen"}]}, "title": "The Design of an Asynchronous VHDL Synthesizer.", "venue": "DATE", "pages": "44-51", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TanFY98", "doi": "10.1109/DATE.1998.655835", "ee": "https://doi.org/10.1109/DATE.1998.655835", "url": "https://dblp.org/rec/conf/date/TanFY98"}, "url": "URL#6206819"}, {"@score": "1", "@id": "6206820", "info": {"authors": {"author": [{"@pid": "78/2866", "text": "Michael W. Tian"}, {"@pid": "30/2759", "text": "C.-J. Richard Shi"}]}, "title": "Efficient DC Fault Simulation of Nonlinear Analog Circuits.", "venue": "DATE", "pages": "899-904", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TianS98", "doi": "10.1109/DATE.1998.655964", "ee": "https://doi.org/10.1109/DATE.1998.655964", "url": "https://dblp.org/rec/conf/date/TianS98"}, "url": "URL#6206820"}, {"@score": "1", "@id": "6206821", "info": {"authors": {"author": [{"@pid": "68/1314", "text": "Hiroyuki Tomiyama"}, {"@pid": "29/4628", "text": "Tohru Ishihara"}, {"@pid": "15/406", "text": "Akihiko Inoue"}, {"@pid": "43/4149", "text": "Hiroto Yasuura"}]}, "title": "Instruction Scheduling for Power Reduction in Processor-Based System Design.", "venue": "DATE", "pages": "855-860", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TomiyamaIIY98", "doi": "10.1109/DATE.1998.655958", "ee": "https://doi.org/10.1109/DATE.1998.655958", "url": "https://dblp.org/rec/conf/date/TomiyamaIIY98"}, "url": "URL#6206821"}, {"@score": "1", "@id": "6206822", "info": {"authors": {"author": [{"@pid": "05/1318", "text": "Isidoro Urriza"}, {"@pid": "84/143", "text": "Jos\u00e9 Ignacio Artigas"}, {"@pid": "85/5679", "text": "Jos\u00e9 I. Garc\u00eda-Nicol\u00e1s"}, {"@pid": "23/6792", "text": "Luis Angel Barragan"}, {"@pid": "61/1493", "text": "Denis Navarro"}]}, "title": "VLSI Architecture for Lossless Compression of Medical Images Using the Discrete Wavelet Transform.", "venue": "DATE", "pages": "196-201", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/UrrizaAGBN98", "doi": "10.1109/DATE.1998.655857", "ee": "https://doi.org/10.1109/DATE.1998.655857", "url": "https://dblp.org/rec/conf/date/UrrizaAGBN98"}, "url": "URL#6206822"}, {"@score": "1", "@id": "6206823", "info": {"authors": {"author": [{"@pid": "37/4275", "text": "Jan Vandenbussche"}, {"@pid": "82/2126", "text": "St\u00e9phane Donnay"}, {"@pid": "l/FranckyLeyn", "text": "Francky Leyn"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}, {"@pid": "88/1200", "text": "Willy M. C. Sansen"}]}, "title": "Hierarchical Top-Down Design of Analog Sensor Interfaces: From System-Level Specifications Down to Silicon.", "venue": "DATE", "pages": "716-720", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VandenbusscheDLGS98", "doi": "10.1109/DATE.1998.655937", "ee": "https://doi.org/10.1109/DATE.1998.655937", "url": "https://dblp.org/rec/conf/date/VandenbusscheDLGS98"}, "url": "URL#6206823"}, {"@score": "1", "@id": "6206824", "info": {"authors": {"author": [{"@pid": "48/583", "text": "Jaime Velasco-Medina"}, {"@pid": "58/895", "text": "Th. Calin"}, {"@pid": "70/5855", "text": "Michael Nicolaidis"}]}, "title": "Fault Detection for Linear Analog Circuits Using Current Injection.", "venue": "DATE", "pages": "987-988", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Velasco-MedinaCN98", "doi": "10.1109/DATE.1998.656002", "ee": "https://doi.org/10.1109/DATE.1998.656002", "url": "https://dblp.org/rec/conf/date/Velasco-MedinaCN98"}, "url": "URL#6206824"}, {"@score": "1", "@id": "6206825", "info": {"authors": {"author": [{"@pid": "86/4839", "text": "Steven Vercauteren"}, {"@pid": "93/763", "text": "Diederik Verkest"}, {"@pid": "61/514", "text": "Gjalt G. de Jong"}, {"@pid": "l/BillLin", "text": "Bill Lin 0001"}]}, "title": "Efficient Verification using Generalized Partial Order Analysis.", "venue": "DATE", "pages": "782-789", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VercauterenVJL98", "doi": "10.1109/DATE.1998.655947", "ee": "https://doi.org/10.1109/DATE.1998.655947", "url": "https://dblp.org/rec/conf/date/VercauterenVJL98"}, "url": "URL#6206825"}, {"@score": "1", "@id": "6206826", "info": {"authors": {"author": {"@pid": "38/2587", "text": "Jens Vygen"}}, "title": "Algorithms for Detailed Placement of Standard Cells.", "venue": "DATE", "pages": "321-324", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Vygen98", "doi": "10.1109/DATE.1998.655875", "ee": "https://doi.org/10.1109/DATE.1998.655875", "url": "https://dblp.org/rec/conf/date/Vygen98"}, "url": "URL#6206826"}, {"@score": "1", "@id": "6206827", "info": {"authors": {"author": [{"@pid": "38/512", "text": "Michael G. Wahl"}, {"@pid": "25/4325", "text": "Holger V\u00f6lkel"}]}, "title": "A VHDL SGRAM Model for the Validation Environment of a High Performance Graphic Processor.", "venue": "DATE", "pages": "937-938", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WahlV98", "doi": "10.1109/DATE.1998.655978", "ee": "https://doi.org/10.1109/DATE.1998.655978", "url": "https://dblp.org/rec/conf/date/WahlV98"}, "url": "URL#6206827"}, {"@score": "1", "@id": "6206828", "info": {"authors": {"author": [{"@pid": "w/LiCWang", "text": "Li-C. Wang"}, {"@pid": "85/1962", "text": "Magdy S. Abadir"}, {"@pid": "44/3331", "text": "Jing Zeng"}]}, "title": "Measuring the Effectiveness of Various Design Validation Approaches For PowerPC(TM) Microprocessor Arrays.", "venue": "DATE", "pages": "273-277", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WangAZ98", "doi": "10.1109/DATE.1998.655867", "ee": "https://doi.org/10.1109/DATE.1998.655867", "url": "https://dblp.org/rec/conf/date/WangAZ98"}, "url": "URL#6206828"}, {"@score": "1", "@id": "6206829", "info": {"authors": {"author": [{"@pid": "21/841", "text": "Dongsheng Wang"}, {"@pid": "51/5907", "text": "Ernest S. Kuh"}]}, "title": "A Performance-Driven MCM Router with Special Consideration of Crosstalk Reduction.", "venue": "DATE", "pages": "466-470", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WangK98", "doi": "10.1109/DATE.1998.655899", "ee": "https://doi.org/10.1109/DATE.1998.655899", "url": "https://dblp.org/rec/conf/date/WangK98"}, "url": "URL#6206829"}, {"@score": "1", "@id": "6206830", "info": {"authors": {"author": [{"@pid": "19/1924", "text": "Qi Wang"}, {"@pid": "60/2447", "text": "Sarma B. K. Vrudhula"}]}, "title": "Data Driven Power Optimization of Sequential Circuits.", "venue": "DATE", "pages": "686-691", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WangV98", "doi": "10.1109/DATE.1998.655932", "ee": "https://doi.org/10.1109/DATE.1998.655932", "url": "https://dblp.org/rec/conf/date/WangV98"}, "url": "URL#6206830"}, {"@score": "1", "@id": "6206831", "info": {"authors": {"author": [{"@pid": "48/6980", "text": "Norbert Wehn"}, {"@pid": "37/6000", "text": "S\u00f8ren Hein"}]}, "title": "Embedded DRAM Architectural Trade-Offs.", "venue": "DATE", "pages": "704-708", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WehnH98", "doi": "10.1109/DATE.1998.655935", "ee": "https://doi.org/10.1109/DATE.1998.655935", "url": "https://dblp.org/rec/conf/date/WehnH98"}, "url": "URL#6206831"}, {"@score": "1", "@id": "6206832", "info": {"authors": {"author": [{"@pid": "35/5756-1", "text": "Markus Wolf 0001"}, {"@pid": "06/4840", "text": "Ulrich Kleine"}]}, "title": "Automatic Topology Optimization for Analog Module Generators.", "venue": "DATE", "pages": "961-962", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WolfK98", "doi": "10.1109/DATE.1998.655989", "ee": "https://doi.org/10.1109/DATE.1998.655989", "url": "https://dblp.org/rec/conf/date/WolfK98"}, "url": "URL#6206832"}, {"@score": "1", "@id": "6206833", "info": {"title": "Silicon Debug of Systems-on-Chips.", "venue": "DATE", "pages": "632-633", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/X98", "doi": "10.1109/DATE.1998.655924", "ee": "https://doi.org/10.1109/DATE.1998.655924", "url": "https://dblp.org/rec/conf/date/X98"}, "url": "URL#6206833"}, {"@score": "1", "@id": "6206834", "info": {"authors": {"author": [{"@pid": "09/0", "text": "Min Xu"}, {"@pid": "19/5115", "text": "Fadi J. Kurdahi"}]}, "title": "Layout-Driven High Level Synthesis for FPGA Based Architectures.", "venue": "DATE", "pages": "446-450", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/XuK98", "doi": "10.1109/DATE.1998.655896", "ee": "https://doi.org/10.1109/DATE.1998.655896", "url": "https://dblp.org/rec/conf/date/XuK98"}, "url": "URL#6206834"}, {"@score": "1", "@id": "6206835", "info": {"authors": {"author": [{"@pid": "y/LaurenceTianruoYang", "text": "Laurence Tianruo Yang"}, {"@pid": "p/ZeboPeng", "text": "Zebo Peng"}]}, "title": "An Efficient Algorithm to Integrate Scheduling and Allocation in High-Level Test Synthesis.", "venue": "DATE", "pages": "74-81", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YangP98", "doi": "10.1109/DATE.1998.655839", "ee": "https://doi.org/10.1109/DATE.1998.655839", "url": "https://dblp.org/rec/conf/date/YangP98"}, "url": "URL#6206835"}, {"@score": "1", "@id": "6206836", "info": {"authors": {"author": [{"@pid": "51/4990", "text": "Vyacheslav N. Yarmolik"}, {"@pid": "93/5799", "text": "Sybille Hellebrand"}, {"@pid": "02/1297", "text": "Hans-Joachim Wunderlich"}]}, "title": "Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs.", "venue": "DATE", "pages": "173-179", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YarmolikHW98", "doi": "10.1109/DATE.1998.655853", "ee": "https://doi.org/10.1109/DATE.1998.655853", "url": "https://dblp.org/rec/conf/date/YarmolikHW98"}, "url": "URL#6206836"}, {"@score": "1", "@id": "6206837", "info": {"authors": {"author": [{"@pid": "08/6705", "text": "Ju Hwan Yi"}, {"@pid": "23/3624", "text": "Hoon Choi"}, {"@pid": "47/4676", "text": "In-Cheol Park"}, {"@pid": "97/1203", "text": "Seung Ho Hwang"}, {"@pid": "30/2681", "text": "Chong-Min Kyung"}]}, "title": "Multiple Behavior Module Synthesis Based on Selective Groupings.", "venue": "DATE", "pages": "384-388", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YiCPHK98", "doi": "10.1109/DATE.1998.655886", "ee": "https://doi.org/10.1109/DATE.1998.655886", "url": "https://dblp.org/rec/conf/date/YiCPHK98"}, "url": "URL#6206837"}, {"@score": "1", "@id": "6206838", "info": {"authors": {"author": [{"@pid": "181/2852", "text": "Wei Zhao"}, {"@pid": "80/4532", "text": "Christos A. Papachristou"}]}, "title": "Testing DSP Cores Based on Self-Test Programs.", "venue": "DATE", "pages": "166-172", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZhaoP98", "doi": "10.1109/DATE.1998.655852", "ee": "https://doi.org/10.1109/DATE.1998.655852", "url": "https://dblp.org/rec/conf/date/ZhaoP98"}, "url": "URL#6206838"}, {"@score": "1", "@id": "6235056", "info": {"authors": {"author": [{"@pid": "d/PDewilde", "text": "Patrick M. Dewilde"}, {"@pid": "r/FranzJosefRammig", "text": "Franz J. Rammig"}, {"@pid": "61/4518", "text": "Gerry Musgrave"}]}, "title": "1998 Design, Automation and Test in Europe (DATE &apos;98), February 23-26, 1998, Le Palais des Congr\u00e8s de Paris, Paris, France", "venue": "DATE", "publisher": "IEEE Computer Society", "year": "1998", "type": "Editorship", "key": "conf/date/1998", "ee": "https://ieeexplore.ieee.org/xpl/conhome/5270/proceeding", "url": "https://dblp.org/rec/conf/date/1998"}, "url": "URL#6235056"}]}}}