<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='458' c='_ZNK4llvm16SITargetLowering20allocateHSAUserSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='469' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='474' c='_ZNK4llvm16SITargetLowering25allocateSpecialInputSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='479' c='_ZNK4llvm16SITargetLowering25allocateSpecialInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='483' c='_ZNK4llvm16SITargetLowering30allocateSpecialInputVGPRsFixedERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<inh f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc' l='36119' c='llvm::AMDGPUGenRegisterInfo'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='27' ll='331'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='40'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='170' c='_ZNK4llvm11SIInstrInfo15getRegisterInfoEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='220' c='_ZNK4llvm12GCNSubtarget15getRegisterInfoEv'/>
<size>320</size>
<mbr r='llvm::SIRegisterInfo::ST' o='2240' t='const llvm::GCNSubtarget &amp;'/>
<mbr r='llvm::SIRegisterInfo::SpillSGPRToVGPR' o='2304' t='bool'/>
<mbr r='llvm::SIRegisterInfo::isWave32' o='2312' t='bool'/>
<mbr r='llvm::SIRegisterInfo::RegPressureIgnoredUnits' o='2368' t='llvm::BitVector'/>
<smbr r='llvm::SIRegisterInfo::RegSplitParts' t='std::array&lt;std::vector&lt;int16_t&gt;, 16&gt;'/>
<smbr r='llvm::SIRegisterInfo::SubRegFromChannelTable' t='std::array&lt;std::array&lt;uint16_t, 32&gt;, 9&gt;'/>
<fun r='_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE'/>
<fun r='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<fun r='_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj'/>
<fun r='_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv'/>
<fun r='_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo18getNoPreservedMaskEv'/>
<fun r='_ZNK4llvm14SIRegisterInfo18getCSRFirstUseCostEv'/>
<fun r='_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv'/>
<fun r='_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi'/>
<fun r='_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl'/>
<fun r='_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil'/>
<fun r='_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl'/>
<fun r='_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl'/>
<fun r='_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb'/>
<fun r='_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb'/>
<fun r='_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb'/>
<fun r='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<fun r='_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE'/>
<fun r='_ZNK4llvm14SIRegisterInfo13getRegAsmNameENS_10MCRegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE'/>
<fun r='_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj'/>
<fun r='_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj'/>
<fun r='_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo13isSGPRClassIDEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo11isAGPRClassEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j'/>
<fun r='_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb'/>
<fun r='_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo17isConstantPhysRegENS_10MCRegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<fun r='_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE'/>
<fun r='_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE'/>
<fun r='_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE'/>
<fun r='_ZNK4llvm14SIRegisterInfo9getBoolRCEv'/>
<fun r='_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv'/>
<fun r='_ZNK4llvm14SIRegisterInfo6getVCCEv'/>
<fun r='_ZNK4llvm14SIRegisterInfo11getRegClassEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<fun r='_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv'/>
<fun r='_ZNK4llvm14SIRegisterInfo25getAllAllocatableSRegMaskEv'/>
<fun r='_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE'/>
<fun r='_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo24getNumChannelsFromSubRegEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt'/>
<fun r='_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='554' c='_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='555' c='_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='556' c='_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='557' c='_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='558' c='_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='559' c='_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='560' c='_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='636' c='_ZNK4llvm16AMDGPUAsmPrinter20analyzeResourceUsageERKNS_15MachineFunctionE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='74' c='_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='75' c='_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='558' c='_ZNK4llvm18AMDGPUCallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='611' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='666' c='_ZNK4llvm18AMDGPUCallLowering26lowerFormalArgumentsKernelERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='867' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1220' c='_ZNK4llvm18AMDGPUCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='551' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel18getOperandRegClassEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2268' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel12SelectBRCONDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2888' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel9isVGPRImmEPKN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2889' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel9isVGPRImmEPKN4llvm6SDNodeE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='322'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='45'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2563' c='_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4637' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4638' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4685' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4686' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='804' c='_ZNK4llvm12GCNSubtarget21adjustSchedDependencyEPNS_5SUnitEiS2_iRNS_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='817' c='_ZNK4llvm12GCNSubtarget21adjustSchedDependencyEPNS_5SUnitEiS2_iRNS_4SDepE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.h' l='40' c='_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='428'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='307' c='_ZNK4llvm10GCNTTIImpl20getNumberOfRegistersEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='879' c='_ZNK4llvm10GCNTTIImpl29isInlineAsmSourceOfDivergenceEPKNS_8CallInstENS_8ArrayRefIjEE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.h' l='49'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='452' c='_ZN4llvm19GCNHazardRecognizer21getWaitStatesSinceDefEjNS_12function_refIFbPNS_12MachineInstrEEEEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='474' c='_ZL11addRegUnitsRKN4llvm14SIRegisterInfoERNS_9BitVectorENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='480' c='_ZL12addRegsToSetRKN4llvm14SIRegisterInfoENS_14iterator_rangeIPKNS_14MachineOperandEEERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='618' c='_ZN4llvm19GCNHazardRecognizer15checkDPPHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='737' c='_ZN4llvm19GCNHazardRecognizer22checkVALUHazardsHelperERKNS_14MachineOperandERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='801' c='_ZN4llvm19GCNHazardRecognizer18checkRWLaneHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='901' c='_ZN4llvm19GCNHazardRecognizer27fixVMEMtoScalarWriteHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='955' c='_ZN4llvm19GCNHazardRecognizer27fixSMEMtoVectorWriteHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='1027' c='_ZN4llvm19GCNHazardRecognizer21fixVcmpxExecWARHazardEPNS_12MachineInstrE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='69'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='155'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='76' c='_ZN4llvm14GCNRegPressure10getRegKindENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='28' c='_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='28' c='_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='58' c='_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='142' c='_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='142' c='_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp' l='60' c='_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='92'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='128' c='_ZL17hasVectorOperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='142' c='_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='163' c='_ZL16isVGPRToSGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='170' c='_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='176' c='_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='217' c='_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixVGPRCopies.cpp' l='49' c='_ZN12_GLOBAL__N_115SIFixVGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='83'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='445' c='_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='1067' c='_ZL17tryConstantFoldOpRN4llvm19MachineRegisterInfoEPKNS_11SIInstrInfoEPNS_12MachineInstrEPNS_14MachineOperandE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='72'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='301' c='_ZL11buildGitPtrRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPKNS_11SIInstrInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='327' c='_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='476' c='_ZNK4llvm15SIFrameLowering38getEntryFunctionReservedScratchRsrcRegERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='545' c='_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='658' c='_ZNK4llvm15SIFrameLowering36emitEntryFunctionScratchRsrcRegSetupERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Ma11887851'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='803' c='_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='849' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1089' c='_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1231' c='_ZNK4llvm15SIFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1243' c='_ZNK4llvm15SIFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1280' c='_ZNK4llvm15SIFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1332' c='_ZNK4llvm15SIFrameLowering24determineCalleeSavesSGPRERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1365' c='_ZNK4llvm15SIFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1792' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1880' c='_ZNK4llvm16SITargetLowering25allocateSpecialInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1901' c='_ZNK4llvm16SITargetLowering30allocateSpecialInputVGPRsFixedERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1915' c='_ZNK4llvm16SITargetLowering25allocateSpecialInputSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1950' c='_ZNK4llvm16SITargetLowering20allocateHSAUserSGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2056' c='_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2156' c='_ZNK4llvm16SITargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2192' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2480' c='_ZNK4llvm16SITargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2528' c='_ZNK4llvm16SITargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2627' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2787' c='_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3106' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3158' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3433' c='_ZL22emitLoadM0FromVGPRLoopPKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERKNS_14MachineOperandEjjjjibRNS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3521' c='_ZL14loadM0FromVGPRPKN4llvm11SIInstrInfoERNS_17MachineBasicBlockERNS_12MachineInstrEjjibRNS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3565' c='_ZL27computeIndirectRegAndOffsetRKN4llvm14SIRegisterInfoEPKNS_19TargetRegisterClassEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3622' c='_ZL15emitIndirectSrcRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3708' c='_ZL15emitIndirectDstRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3840' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3879' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3951' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4054' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4139' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5006' c='_ZNK4llvm16SITargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11087' c='_ZNK4llvm16SITargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11454' c='_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11666' c='_ZNK4llvm16SITargetLowering26isSDNodeSourceOfDivergenceEPKNS_6SDNodeEPNS_20FunctionLoweringInfoEPNS_24LegacyDivergenceAnalysisE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11777' c='_ZNK4llvm16SITargetLowering14getRegClassForENS_3MVTEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11850' c='_ZNK4llvm16SITargetLowering23requiresUniformRegisterERNS_15MachineFunctionEPKNS_5ValueE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp' l='36'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='244' c='_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='253' c='_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='332' c='_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='357'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='451' c='_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='490' c='_ZN12_GLOBAL__N_115WaitcntBrackets11setExpScoreEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='501' c='_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='520' c='_ZL18indirectCopyToAGPRRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCReg2720234'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='617' c='_ZL14expandSGPRCopyRKN4llvm11SIInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegiste7998779'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3606' c='_ZL10isSubRegOfRKN4llvm14SIRegisterInfoERKNS_14MachineOperandES5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4811' c='_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4922' c='_ZL17loadSRsrcFromVGPRRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandEPNS_20MachineDominatorTreeENS_26MachineInstrBundleIteratorIS3_Lb0EEESA_'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='185'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='69'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='42'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='252' c='_ZL22lowerShiftReservedVGPRRN4llvm15MachineFunctionERKNS_12GCNSubtargetE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='191' c='_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='199' c='_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='206' c='_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='213' c='_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='221' c='_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='228' c='_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='235' c='_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='273' c='_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='340' c='_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='379' c='_ZN4llvm21SIMachineFunctionInfo23allocateVGPRSpillToAGPRERNS_15MachineFunctionEib'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1780' c='_ZN4llvm15SIScheduleDAGMIC1EPNS_19MachineSchedContextE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp' l='288' c='_ZN12_GLOBAL__N_121SIOptimizeExecMasking20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='30'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='90' c='_ZL12isDefBetweenRKN4llvm14SIRegisterInfoEPNS_13LiveIntervalsENS_8RegisterERKNS_12MachineInstrES8_'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='48'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp' l='47'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='33'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp' l='29'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='687' c='_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb'/>
<size>320</size>
<smbr r='llvm::SIRegisterInfo::RegSplitParts' t='std::array&lt;std::vector&lt;int16_t&gt;, 16&gt;'/>
<smbr r='llvm::SIRegisterInfo::SubRegFromChannelTable' t='std::array&lt;std::array&lt;uint16_t, 32&gt;, 9&gt;'/>
<fun r='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<fun r='_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo18getNoPreservedMaskEv'/>
<fun r='_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv'/>
<fun r='_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv'/>
<fun r='_ZNK4llvm14SIRegisterInfo25getAllAllocatableSRegMaskEv'/>
<fun r='_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj'/>
<fun r='_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi'/>
<fun r='_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl'/>
<fun r='_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil'/>
<fun r='_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl'/>
<fun r='_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl'/>
<fun r='_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<fun r='_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb'/>
<fun r='_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb'/>
<fun r='_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb'/>
<fun r='_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE'/>
<fun r='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<fun r='_ZNK4llvm14SIRegisterInfo13getRegAsmNameENS_10MCRegisterE'/>
<fun r='_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj'/>
<fun r='_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj'/>
<fun r='_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j'/>
<fun r='_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb'/>
<fun r='_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<fun r='_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE'/>
<fun r='_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE'/>
<fun r='_ZNK4llvm14SIRegisterInfo6getVCCEv'/>
<fun r='_ZNK4llvm14SIRegisterInfo11getRegClassEj'/>
<fun r='_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<fun r='_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt'/>
<fun r='_ZNK4llvm14SIRegisterInfo17isConstantPhysRegENS_10MCRegisterE'/>
<fun r='_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='223' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='390' c='_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEENS_8RegisterEjRKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='410' c='_ZL12instReadsRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='416' c='_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='422' c='_ZL17getSubRegForIndexN4llvm8RegisterEjjRKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='484' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<size>320</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='134'/>
<size>320</size>
