|top_shift
clk => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.clk
clk => camada1_relu_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst.clk
clk => camada2_relu_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst.clk
clk => camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.clk
rst => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.rst
rst => camada1_relu_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst.rst
rst => camada2_relu_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst.rst
rst => camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.rst
update_weights => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.update_weights
update_weights => camada1_relu_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst.update_weights
update_weights => camada2_relu_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst.update_weights
update_weights => camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.update_weights
Xi[0] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[0]
Xi[1] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[1]
Xi[2] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[2]
Xi[3] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[3]
Xi[4] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[4]
Xi[5] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[5]
Xi[6] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[6]
Xi[7] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[7]
Xi[8] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[8]
Xi[9] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[9]
Xi[10] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[10]
Xi[11] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[11]
Xi[12] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[12]
Xi[13] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[13]
Xi[14] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[14]
Xi[15] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[15]
Xi[16] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[16]
Xi[17] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[17]
Xi[18] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[18]
Xi[19] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[19]
Xi[20] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[20]
Xi[21] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[21]
Xi[22] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[22]
Xi[23] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[23]
Xi[24] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[24]
Xi[25] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[25]
Xi[26] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[26]
Xi[27] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[27]
Xi[28] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[28]
Xi[29] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[29]
Xi[30] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[30]
Xi[31] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[31]
Xi[32] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[32]
Xi[33] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[33]
Xi[34] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[34]
Xi[35] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[35]
Xi[36] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[36]
Xi[37] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[37]
Xi[38] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[38]
Xi[39] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.Xi[39]
c0_n0_Win[0] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n0_Win[0]
c0_n0_Win[1] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n0_Win[1]
c0_n0_Win[2] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n0_Win[2]
c0_n0_Win[3] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n0_Win[3]
c0_n0_Win[4] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n0_Win[4]
c0_n0_Win[5] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n0_Win[5]
c0_n0_Win[6] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n0_Win[6]
c0_n0_Win[7] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n0_Win[7]
c0_n1_Win[0] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n1_Win[0]
c0_n1_Win[1] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n1_Win[1]
c0_n1_Win[2] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n1_Win[2]
c0_n1_Win[3] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n1_Win[3]
c0_n1_Win[4] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n1_Win[4]
c0_n1_Win[5] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n1_Win[5]
c0_n1_Win[6] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n1_Win[6]
c0_n1_Win[7] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n1_Win[7]
c0_n2_Win[0] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n2_Win[0]
c0_n2_Win[1] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n2_Win[1]
c0_n2_Win[2] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n2_Win[2]
c0_n2_Win[3] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n2_Win[3]
c0_n2_Win[4] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n2_Win[4]
c0_n2_Win[5] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n2_Win[5]
c0_n2_Win[6] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n2_Win[6]
c0_n2_Win[7] => camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst.c0_n2_Win[7]
c3_n0_y[0] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n0_y[0]
c3_n0_y[1] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n0_y[1]
c3_n0_y[2] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n0_y[2]
c3_n0_y[3] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n0_y[3]
c3_n0_y[4] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n0_y[4]
c3_n0_y[5] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n0_y[5]
c3_n0_y[6] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n0_y[6]
c3_n0_y[7] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n0_y[7]
c3_n1_y[0] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n1_y[0]
c3_n1_y[1] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n1_y[1]
c3_n1_y[2] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n1_y[2]
c3_n1_y[3] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n1_y[3]
c3_n1_y[4] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n1_y[4]
c3_n1_y[5] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n1_y[5]
c3_n1_y[6] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n1_y[6]
c3_n1_y[7] <= camada3_sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst.c3_n1_y[7]


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst
clk => neuron_relu_5n_out:neuron_inst_0.clk
clk => neuron_relu_5n_out:neuron_inst_1.clk
clk => neuron_relu_5n_out:neuron_inst_2.clk
rst => neuron_relu_5n_out:neuron_inst_0.rst
rst => neuron_relu_5n_out:neuron_inst_1.rst
rst => neuron_relu_5n_out:neuron_inst_2.rst
update_weights => neuron_relu_5n_out:neuron_inst_0.update_weights
update_weights => neuron_relu_5n_out:neuron_inst_1.update_weights
update_weights => neuron_relu_5n_out:neuron_inst_2.update_weights
Xi[0] => neuron_relu_5n_out:neuron_inst_0.Xi[0]
Xi[0] => neuron_relu_5n_out:neuron_inst_1.Xi[0]
Xi[0] => neuron_relu_5n_out:neuron_inst_2.Xi[0]
Xi[1] => neuron_relu_5n_out:neuron_inst_0.Xi[1]
Xi[1] => neuron_relu_5n_out:neuron_inst_1.Xi[1]
Xi[1] => neuron_relu_5n_out:neuron_inst_2.Xi[1]
Xi[2] => neuron_relu_5n_out:neuron_inst_0.Xi[2]
Xi[2] => neuron_relu_5n_out:neuron_inst_1.Xi[2]
Xi[2] => neuron_relu_5n_out:neuron_inst_2.Xi[2]
Xi[3] => neuron_relu_5n_out:neuron_inst_0.Xi[3]
Xi[3] => neuron_relu_5n_out:neuron_inst_1.Xi[3]
Xi[3] => neuron_relu_5n_out:neuron_inst_2.Xi[3]
Xi[4] => neuron_relu_5n_out:neuron_inst_0.Xi[4]
Xi[4] => neuron_relu_5n_out:neuron_inst_1.Xi[4]
Xi[4] => neuron_relu_5n_out:neuron_inst_2.Xi[4]
Xi[5] => neuron_relu_5n_out:neuron_inst_0.Xi[5]
Xi[5] => neuron_relu_5n_out:neuron_inst_1.Xi[5]
Xi[5] => neuron_relu_5n_out:neuron_inst_2.Xi[5]
Xi[6] => neuron_relu_5n_out:neuron_inst_0.Xi[6]
Xi[6] => neuron_relu_5n_out:neuron_inst_1.Xi[6]
Xi[6] => neuron_relu_5n_out:neuron_inst_2.Xi[6]
Xi[7] => neuron_relu_5n_out:neuron_inst_0.Xi[7]
Xi[7] => neuron_relu_5n_out:neuron_inst_1.Xi[7]
Xi[7] => neuron_relu_5n_out:neuron_inst_2.Xi[7]
Xi[8] => neuron_relu_5n_out:neuron_inst_0.Xi[8]
Xi[8] => neuron_relu_5n_out:neuron_inst_1.Xi[8]
Xi[8] => neuron_relu_5n_out:neuron_inst_2.Xi[8]
Xi[9] => neuron_relu_5n_out:neuron_inst_0.Xi[9]
Xi[9] => neuron_relu_5n_out:neuron_inst_1.Xi[9]
Xi[9] => neuron_relu_5n_out:neuron_inst_2.Xi[9]
Xi[10] => neuron_relu_5n_out:neuron_inst_0.Xi[10]
Xi[10] => neuron_relu_5n_out:neuron_inst_1.Xi[10]
Xi[10] => neuron_relu_5n_out:neuron_inst_2.Xi[10]
Xi[11] => neuron_relu_5n_out:neuron_inst_0.Xi[11]
Xi[11] => neuron_relu_5n_out:neuron_inst_1.Xi[11]
Xi[11] => neuron_relu_5n_out:neuron_inst_2.Xi[11]
Xi[12] => neuron_relu_5n_out:neuron_inst_0.Xi[12]
Xi[12] => neuron_relu_5n_out:neuron_inst_1.Xi[12]
Xi[12] => neuron_relu_5n_out:neuron_inst_2.Xi[12]
Xi[13] => neuron_relu_5n_out:neuron_inst_0.Xi[13]
Xi[13] => neuron_relu_5n_out:neuron_inst_1.Xi[13]
Xi[13] => neuron_relu_5n_out:neuron_inst_2.Xi[13]
Xi[14] => neuron_relu_5n_out:neuron_inst_0.Xi[14]
Xi[14] => neuron_relu_5n_out:neuron_inst_1.Xi[14]
Xi[14] => neuron_relu_5n_out:neuron_inst_2.Xi[14]
Xi[15] => neuron_relu_5n_out:neuron_inst_0.Xi[15]
Xi[15] => neuron_relu_5n_out:neuron_inst_1.Xi[15]
Xi[15] => neuron_relu_5n_out:neuron_inst_2.Xi[15]
Xi[16] => neuron_relu_5n_out:neuron_inst_0.Xi[16]
Xi[16] => neuron_relu_5n_out:neuron_inst_1.Xi[16]
Xi[16] => neuron_relu_5n_out:neuron_inst_2.Xi[16]
Xi[17] => neuron_relu_5n_out:neuron_inst_0.Xi[17]
Xi[17] => neuron_relu_5n_out:neuron_inst_1.Xi[17]
Xi[17] => neuron_relu_5n_out:neuron_inst_2.Xi[17]
Xi[18] => neuron_relu_5n_out:neuron_inst_0.Xi[18]
Xi[18] => neuron_relu_5n_out:neuron_inst_1.Xi[18]
Xi[18] => neuron_relu_5n_out:neuron_inst_2.Xi[18]
Xi[19] => neuron_relu_5n_out:neuron_inst_0.Xi[19]
Xi[19] => neuron_relu_5n_out:neuron_inst_1.Xi[19]
Xi[19] => neuron_relu_5n_out:neuron_inst_2.Xi[19]
Xi[20] => neuron_relu_5n_out:neuron_inst_0.Xi[20]
Xi[20] => neuron_relu_5n_out:neuron_inst_1.Xi[20]
Xi[20] => neuron_relu_5n_out:neuron_inst_2.Xi[20]
Xi[21] => neuron_relu_5n_out:neuron_inst_0.Xi[21]
Xi[21] => neuron_relu_5n_out:neuron_inst_1.Xi[21]
Xi[21] => neuron_relu_5n_out:neuron_inst_2.Xi[21]
Xi[22] => neuron_relu_5n_out:neuron_inst_0.Xi[22]
Xi[22] => neuron_relu_5n_out:neuron_inst_1.Xi[22]
Xi[22] => neuron_relu_5n_out:neuron_inst_2.Xi[22]
Xi[23] => neuron_relu_5n_out:neuron_inst_0.Xi[23]
Xi[23] => neuron_relu_5n_out:neuron_inst_1.Xi[23]
Xi[23] => neuron_relu_5n_out:neuron_inst_2.Xi[23]
Xi[24] => neuron_relu_5n_out:neuron_inst_0.Xi[24]
Xi[24] => neuron_relu_5n_out:neuron_inst_1.Xi[24]
Xi[24] => neuron_relu_5n_out:neuron_inst_2.Xi[24]
Xi[25] => neuron_relu_5n_out:neuron_inst_0.Xi[25]
Xi[25] => neuron_relu_5n_out:neuron_inst_1.Xi[25]
Xi[25] => neuron_relu_5n_out:neuron_inst_2.Xi[25]
Xi[26] => neuron_relu_5n_out:neuron_inst_0.Xi[26]
Xi[26] => neuron_relu_5n_out:neuron_inst_1.Xi[26]
Xi[26] => neuron_relu_5n_out:neuron_inst_2.Xi[26]
Xi[27] => neuron_relu_5n_out:neuron_inst_0.Xi[27]
Xi[27] => neuron_relu_5n_out:neuron_inst_1.Xi[27]
Xi[27] => neuron_relu_5n_out:neuron_inst_2.Xi[27]
Xi[28] => neuron_relu_5n_out:neuron_inst_0.Xi[28]
Xi[28] => neuron_relu_5n_out:neuron_inst_1.Xi[28]
Xi[28] => neuron_relu_5n_out:neuron_inst_2.Xi[28]
Xi[29] => neuron_relu_5n_out:neuron_inst_0.Xi[29]
Xi[29] => neuron_relu_5n_out:neuron_inst_1.Xi[29]
Xi[29] => neuron_relu_5n_out:neuron_inst_2.Xi[29]
Xi[30] => neuron_relu_5n_out:neuron_inst_0.Xi[30]
Xi[30] => neuron_relu_5n_out:neuron_inst_1.Xi[30]
Xi[30] => neuron_relu_5n_out:neuron_inst_2.Xi[30]
Xi[31] => neuron_relu_5n_out:neuron_inst_0.Xi[31]
Xi[31] => neuron_relu_5n_out:neuron_inst_1.Xi[31]
Xi[31] => neuron_relu_5n_out:neuron_inst_2.Xi[31]
Xi[32] => neuron_relu_5n_out:neuron_inst_0.Xi[32]
Xi[32] => neuron_relu_5n_out:neuron_inst_1.Xi[32]
Xi[32] => neuron_relu_5n_out:neuron_inst_2.Xi[32]
Xi[33] => neuron_relu_5n_out:neuron_inst_0.Xi[33]
Xi[33] => neuron_relu_5n_out:neuron_inst_1.Xi[33]
Xi[33] => neuron_relu_5n_out:neuron_inst_2.Xi[33]
Xi[34] => neuron_relu_5n_out:neuron_inst_0.Xi[34]
Xi[34] => neuron_relu_5n_out:neuron_inst_1.Xi[34]
Xi[34] => neuron_relu_5n_out:neuron_inst_2.Xi[34]
Xi[35] => neuron_relu_5n_out:neuron_inst_0.Xi[35]
Xi[35] => neuron_relu_5n_out:neuron_inst_1.Xi[35]
Xi[35] => neuron_relu_5n_out:neuron_inst_2.Xi[35]
Xi[36] => neuron_relu_5n_out:neuron_inst_0.Xi[36]
Xi[36] => neuron_relu_5n_out:neuron_inst_1.Xi[36]
Xi[36] => neuron_relu_5n_out:neuron_inst_2.Xi[36]
Xi[37] => neuron_relu_5n_out:neuron_inst_0.Xi[37]
Xi[37] => neuron_relu_5n_out:neuron_inst_1.Xi[37]
Xi[37] => neuron_relu_5n_out:neuron_inst_2.Xi[37]
Xi[38] => neuron_relu_5n_out:neuron_inst_0.Xi[38]
Xi[38] => neuron_relu_5n_out:neuron_inst_1.Xi[38]
Xi[38] => neuron_relu_5n_out:neuron_inst_2.Xi[38]
Xi[39] => neuron_relu_5n_out:neuron_inst_0.Xi[39]
Xi[39] => neuron_relu_5n_out:neuron_inst_1.Xi[39]
Xi[39] => neuron_relu_5n_out:neuron_inst_2.Xi[39]
c0_n0_Win[0] => neuron_relu_5n_out:neuron_inst_0.Win[0]
c0_n0_Win[1] => neuron_relu_5n_out:neuron_inst_0.Win[1]
c0_n0_Win[2] => neuron_relu_5n_out:neuron_inst_0.Win[2]
c0_n0_Win[3] => neuron_relu_5n_out:neuron_inst_0.Win[3]
c0_n0_Win[4] => neuron_relu_5n_out:neuron_inst_0.Win[4]
c0_n0_Win[5] => neuron_relu_5n_out:neuron_inst_0.Win[5]
c0_n0_Win[6] => neuron_relu_5n_out:neuron_inst_0.Win[6]
c0_n0_Win[7] => neuron_relu_5n_out:neuron_inst_0.Win[7]
c0_n1_Win[0] => neuron_relu_5n_out:neuron_inst_1.Win[0]
c0_n1_Win[1] => neuron_relu_5n_out:neuron_inst_1.Win[1]
c0_n1_Win[2] => neuron_relu_5n_out:neuron_inst_1.Win[2]
c0_n1_Win[3] => neuron_relu_5n_out:neuron_inst_1.Win[3]
c0_n1_Win[4] => neuron_relu_5n_out:neuron_inst_1.Win[4]
c0_n1_Win[5] => neuron_relu_5n_out:neuron_inst_1.Win[5]
c0_n1_Win[6] => neuron_relu_5n_out:neuron_inst_1.Win[6]
c0_n1_Win[7] => neuron_relu_5n_out:neuron_inst_1.Win[7]
c0_n2_Win[0] => neuron_relu_5n_out:neuron_inst_2.Win[0]
c0_n2_Win[1] => neuron_relu_5n_out:neuron_inst_2.Win[1]
c0_n2_Win[2] => neuron_relu_5n_out:neuron_inst_2.Win[2]
c0_n2_Win[3] => neuron_relu_5n_out:neuron_inst_2.Win[3]
c0_n2_Win[4] => neuron_relu_5n_out:neuron_inst_2.Win[4]
c0_n2_Win[5] => neuron_relu_5n_out:neuron_inst_2.Win[5]
c0_n2_Win[6] => neuron_relu_5n_out:neuron_inst_2.Win[6]
c0_n2_Win[7] => neuron_relu_5n_out:neuron_inst_2.Win[7]
c0_n0_y[0] <= neuron_relu_5n_out:neuron_inst_0.y[0]
c0_n0_y[1] <= neuron_relu_5n_out:neuron_inst_0.y[1]
c0_n0_y[2] <= neuron_relu_5n_out:neuron_inst_0.y[2]
c0_n0_y[3] <= neuron_relu_5n_out:neuron_inst_0.y[3]
c0_n0_y[4] <= neuron_relu_5n_out:neuron_inst_0.y[4]
c0_n0_y[5] <= neuron_relu_5n_out:neuron_inst_0.y[5]
c0_n0_y[6] <= neuron_relu_5n_out:neuron_inst_0.y[6]
c0_n0_y[7] <= neuron_relu_5n_out:neuron_inst_0.y[7]
c0_n1_y[0] <= neuron_relu_5n_out:neuron_inst_1.y[0]
c0_n1_y[1] <= neuron_relu_5n_out:neuron_inst_1.y[1]
c0_n1_y[2] <= neuron_relu_5n_out:neuron_inst_1.y[2]
c0_n1_y[3] <= neuron_relu_5n_out:neuron_inst_1.y[3]
c0_n1_y[4] <= neuron_relu_5n_out:neuron_inst_1.y[4]
c0_n1_y[5] <= neuron_relu_5n_out:neuron_inst_1.y[5]
c0_n1_y[6] <= neuron_relu_5n_out:neuron_inst_1.y[6]
c0_n1_y[7] <= neuron_relu_5n_out:neuron_inst_1.y[7]
c0_n2_y[0] <= neuron_relu_5n_out:neuron_inst_2.y[0]
c0_n2_y[1] <= neuron_relu_5n_out:neuron_inst_2.y[1]
c0_n2_y[2] <= neuron_relu_5n_out:neuron_inst_2.y[2]
c0_n2_y[3] <= neuron_relu_5n_out:neuron_inst_2.y[3]
c0_n2_y[4] <= neuron_relu_5n_out:neuron_inst_2.y[4]
c0_n2_y[5] <= neuron_relu_5n_out:neuron_inst_2.y[5]
c0_n2_y[6] <= neuron_relu_5n_out:neuron_inst_2.y[6]
c0_n2_y[7] <= neuron_relu_5n_out:neuron_inst_2.y[7]
c0_n0_Wout[0] <= neuron_relu_5n_out:neuron_inst_0.Wout[0]
c0_n0_Wout[1] <= neuron_relu_5n_out:neuron_inst_0.Wout[1]
c0_n0_Wout[2] <= neuron_relu_5n_out:neuron_inst_0.Wout[2]
c0_n0_Wout[3] <= neuron_relu_5n_out:neuron_inst_0.Wout[3]
c0_n0_Wout[4] <= neuron_relu_5n_out:neuron_inst_0.Wout[4]
c0_n0_Wout[5] <= neuron_relu_5n_out:neuron_inst_0.Wout[5]
c0_n0_Wout[6] <= neuron_relu_5n_out:neuron_inst_0.Wout[6]
c0_n0_Wout[7] <= neuron_relu_5n_out:neuron_inst_0.Wout[7]
c0_n1_Wout[0] <= neuron_relu_5n_out:neuron_inst_1.Wout[0]
c0_n1_Wout[1] <= neuron_relu_5n_out:neuron_inst_1.Wout[1]
c0_n1_Wout[2] <= neuron_relu_5n_out:neuron_inst_1.Wout[2]
c0_n1_Wout[3] <= neuron_relu_5n_out:neuron_inst_1.Wout[3]
c0_n1_Wout[4] <= neuron_relu_5n_out:neuron_inst_1.Wout[4]
c0_n1_Wout[5] <= neuron_relu_5n_out:neuron_inst_1.Wout[5]
c0_n1_Wout[6] <= neuron_relu_5n_out:neuron_inst_1.Wout[6]
c0_n1_Wout[7] <= neuron_relu_5n_out:neuron_inst_1.Wout[7]
c0_n2_Wout[0] <= neuron_relu_5n_out:neuron_inst_2.Wout[0]
c0_n2_Wout[1] <= neuron_relu_5n_out:neuron_inst_2.Wout[1]
c0_n2_Wout[2] <= neuron_relu_5n_out:neuron_inst_2.Wout[2]
c0_n2_Wout[3] <= neuron_relu_5n_out:neuron_inst_2.Wout[3]
c0_n2_Wout[4] <= neuron_relu_5n_out:neuron_inst_2.Wout[4]
c0_n2_Wout[5] <= neuron_relu_5n_out:neuron_inst_2.Wout[5]
c0_n2_Wout[6] <= neuron_relu_5n_out:neuron_inst_2.Wout[6]
c0_n2_Wout[7] <= neuron_relu_5n_out:neuron_inst_2.Wout[7]


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0
clk => MAC_5n:U_MAC.clk
clk => reg_Xi[0].CLK
clk => reg_Xi[1].CLK
clk => reg_Xi[2].CLK
clk => reg_Xi[3].CLK
clk => reg_Xi[4].CLK
clk => reg_Xi[5].CLK
clk => reg_Xi[6].CLK
clk => reg_Xi[7].CLK
clk => reg_Xi[8].CLK
clk => reg_Xi[9].CLK
clk => reg_Xi[10].CLK
clk => reg_Xi[11].CLK
clk => reg_Xi[12].CLK
clk => reg_Xi[13].CLK
clk => reg_Xi[14].CLK
clk => reg_Xi[15].CLK
clk => reg_Xi[16].CLK
clk => reg_Xi[17].CLK
clk => reg_Xi[18].CLK
clk => reg_Xi[19].CLK
clk => reg_Xi[20].CLK
clk => reg_Xi[21].CLK
clk => reg_Xi[22].CLK
clk => reg_Xi[23].CLK
clk => reg_Xi[24].CLK
clk => reg_Xi[25].CLK
clk => reg_Xi[26].CLK
clk => reg_Xi[27].CLK
clk => reg_Xi[28].CLK
clk => reg_Xi[29].CLK
clk => reg_Xi[30].CLK
clk => reg_Xi[31].CLK
clk => reg_Xi[32].CLK
clk => reg_Xi[33].CLK
clk => reg_Xi[34].CLK
clk => reg_Xi[35].CLK
clk => reg_Xi[36].CLK
clk => reg_Xi[37].CLK
clk => reg_Xi[38].CLK
clk => reg_Xi[39].CLK
clk => activation_fx:fx_activation_inst.clk
rst => MAC_5n:U_MAC.rst
rst => reg_Xi[0].ACLR
rst => reg_Xi[1].ACLR
rst => reg_Xi[2].ACLR
rst => reg_Xi[3].ACLR
rst => reg_Xi[4].ACLR
rst => reg_Xi[5].ACLR
rst => reg_Xi[6].ACLR
rst => reg_Xi[7].ACLR
rst => reg_Xi[8].ACLR
rst => reg_Xi[9].ACLR
rst => reg_Xi[10].ACLR
rst => reg_Xi[11].ACLR
rst => reg_Xi[12].ACLR
rst => reg_Xi[13].ACLR
rst => reg_Xi[14].ACLR
rst => reg_Xi[15].ACLR
rst => reg_Xi[16].ACLR
rst => reg_Xi[17].ACLR
rst => reg_Xi[18].ACLR
rst => reg_Xi[19].ACLR
rst => reg_Xi[20].ACLR
rst => reg_Xi[21].ACLR
rst => reg_Xi[22].ACLR
rst => reg_Xi[23].ACLR
rst => reg_Xi[24].ACLR
rst => reg_Xi[25].ACLR
rst => reg_Xi[26].ACLR
rst => reg_Xi[27].ACLR
rst => reg_Xi[28].ACLR
rst => reg_Xi[29].ACLR
rst => reg_Xi[30].ACLR
rst => reg_Xi[31].ACLR
rst => reg_Xi[32].ACLR
rst => reg_Xi[33].ACLR
rst => reg_Xi[34].ACLR
rst => reg_Xi[35].ACLR
rst => reg_Xi[36].ACLR
rst => reg_Xi[37].ACLR
rst => reg_Xi[38].ACLR
rst => reg_Xi[39].ACLR
rst => shift_reg_5n:inst_shift_reg.rst
rst => activation_fx:fx_activation_inst.rst
update_weights => shift_reg_5n:inst_shift_reg.clk
Xi[0] => reg_Xi[0].DATAIN
Xi[1] => reg_Xi[1].DATAIN
Xi[2] => reg_Xi[2].DATAIN
Xi[3] => reg_Xi[3].DATAIN
Xi[4] => reg_Xi[4].DATAIN
Xi[5] => reg_Xi[5].DATAIN
Xi[6] => reg_Xi[6].DATAIN
Xi[7] => reg_Xi[7].DATAIN
Xi[8] => reg_Xi[8].DATAIN
Xi[9] => reg_Xi[9].DATAIN
Xi[10] => reg_Xi[10].DATAIN
Xi[11] => reg_Xi[11].DATAIN
Xi[12] => reg_Xi[12].DATAIN
Xi[13] => reg_Xi[13].DATAIN
Xi[14] => reg_Xi[14].DATAIN
Xi[15] => reg_Xi[15].DATAIN
Xi[16] => reg_Xi[16].DATAIN
Xi[17] => reg_Xi[17].DATAIN
Xi[18] => reg_Xi[18].DATAIN
Xi[19] => reg_Xi[19].DATAIN
Xi[20] => reg_Xi[20].DATAIN
Xi[21] => reg_Xi[21].DATAIN
Xi[22] => reg_Xi[22].DATAIN
Xi[23] => reg_Xi[23].DATAIN
Xi[24] => reg_Xi[24].DATAIN
Xi[25] => reg_Xi[25].DATAIN
Xi[26] => reg_Xi[26].DATAIN
Xi[27] => reg_Xi[27].DATAIN
Xi[28] => reg_Xi[28].DATAIN
Xi[29] => reg_Xi[29].DATAIN
Xi[30] => reg_Xi[30].DATAIN
Xi[31] => reg_Xi[31].DATAIN
Xi[32] => reg_Xi[32].DATAIN
Xi[33] => reg_Xi[33].DATAIN
Xi[34] => reg_Xi[34].DATAIN
Xi[35] => reg_Xi[35].DATAIN
Xi[36] => reg_Xi[36].DATAIN
Xi[37] => reg_Xi[37].DATAIN
Xi[38] => reg_Xi[38].DATAIN
Xi[39] => reg_Xi[39].DATAIN
Win[0] => shift_reg_5n:inst_shift_reg.Win[0]
Win[1] => shift_reg_5n:inst_shift_reg.Win[1]
Win[2] => shift_reg_5n:inst_shift_reg.Win[2]
Win[3] => shift_reg_5n:inst_shift_reg.Win[3]
Win[4] => shift_reg_5n:inst_shift_reg.Win[4]
Win[5] => shift_reg_5n:inst_shift_reg.Win[5]
Win[6] => shift_reg_5n:inst_shift_reg.Win[6]
Win[7] => shift_reg_5n:inst_shift_reg.Win[7]
y[0] <= activation_fx:fx_activation_inst.fx_out[0]
y[1] <= activation_fx:fx_activation_inst.fx_out[1]
y[2] <= activation_fx:fx_activation_inst.fx_out[2]
y[3] <= activation_fx:fx_activation_inst.fx_out[3]
y[4] <= activation_fx:fx_activation_inst.fx_out[4]
y[5] <= activation_fx:fx_activation_inst.fx_out[5]
y[6] <= activation_fx:fx_activation_inst.fx_out[6]
y[7] <= activation_fx:fx_activation_inst.fx_out[7]
Wout[0] <= shift_reg_5n:inst_shift_reg.Wout[40]
Wout[1] <= shift_reg_5n:inst_shift_reg.Wout[41]
Wout[2] <= shift_reg_5n:inst_shift_reg.Wout[42]
Wout[3] <= shift_reg_5n:inst_shift_reg.Wout[43]
Wout[4] <= shift_reg_5n:inst_shift_reg.Wout[44]
Wout[5] <= shift_reg_5n:inst_shift_reg.Wout[45]
Wout[6] <= shift_reg_5n:inst_shift_reg.Wout[46]
Wout[7] <= shift_reg_5n:inst_shift_reg.Wout[47]


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
rst => y[0]~reg0.ACLR
rst => y[1]~reg0.ACLR
rst => y[2]~reg0.ACLR
rst => y[3]~reg0.ACLR
rst => y[4]~reg0.ACLR
rst => y[5]~reg0.ACLR
rst => y[6]~reg0.ACLR
rst => y[7]~reg0.ACLR
Xi[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
Xi[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
Xi[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
Xi[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
Xi[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
Xi[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
Xi[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
Xi[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
Xi[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
Xi[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
Xi[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
Xi[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
Xi[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
Xi[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
Xi[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
Xi[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
Xi[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
Xi[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
Xi[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
Xi[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
Xi[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
Xi[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
Xi[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
Xi[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
Xi[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[0]
Xi[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[1]
Xi[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[2]
Xi[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[3]
Xi[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[4]
Xi[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[5]
Xi[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[6]
Xi[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[7]
Xi[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[0]
Xi[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[1]
Xi[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[2]
Xi[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[3]
Xi[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[4]
Xi[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[5]
Xi[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[6]
Xi[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[7]
Win[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
Win[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
Win[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
Win[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
Win[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
Win[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
Win[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
Win[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
Win[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
Win[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
Win[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
Win[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
Win[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
Win[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
Win[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
Win[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
Win[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
Win[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
Win[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
Win[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
Win[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
Win[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
Win[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
Win[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
Win[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[0]
Win[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[1]
Win[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[2]
Win[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[3]
Win[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[4]
Win[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[5]
Win[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[6]
Win[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[7]
Win[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[0]
Win[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[1]
Win[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[2]
Win[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[3]
Win[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[4]
Win[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[5]
Win[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[6]
Win[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[7]
Win[40] => Add4.IN32
Win[41] => Add4.IN31
Win[42] => Add4.IN30
Win[43] => Add4.IN29
Win[44] => Add4.IN28
Win[45] => Add4.IN27
Win[46] => Add4.IN26
Win[47] => Add4.IN17
Win[47] => Add4.IN18
Win[47] => Add4.IN19
Win[47] => Add4.IN20
Win[47] => Add4.IN21
Win[47] => Add4.IN22
Win[47] => Add4.IN23
Win[47] => Add4.IN24
Win[47] => Add4.IN25
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:3:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:4:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
clk => Reg:loop_port_map:4:Reg_inst_loop.clk
clk => Reg:loop_port_map:5:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
rst => Reg:loop_port_map:4:Reg_inst_loop.rst
rst => Reg:loop_port_map:5:Reg_inst_loop.rst
Win[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
Win[0] => Wout[0].DATAIN
Win[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
Win[1] => Wout[1].DATAIN
Win[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
Win[2] => Wout[2].DATAIN
Win[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
Win[3] => Wout[3].DATAIN
Win[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
Win[4] => Wout[4].DATAIN
Win[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
Win[5] => Wout[5].DATAIN
Win[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
Win[6] => Wout[6].DATAIN
Win[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
Win[7] => Wout[7].DATAIN
Wout[0] <= Win[0].DB_MAX_OUTPUT_PORT_TYPE
Wout[1] <= Win[1].DB_MAX_OUTPUT_PORT_TYPE
Wout[2] <= Win[2].DB_MAX_OUTPUT_PORT_TYPE
Wout[3] <= Win[3].DB_MAX_OUTPUT_PORT_TYPE
Wout[4] <= Win[4].DB_MAX_OUTPUT_PORT_TYPE
Wout[5] <= Win[5].DB_MAX_OUTPUT_PORT_TYPE
Wout[6] <= Win[6].DB_MAX_OUTPUT_PORT_TYPE
Wout[7] <= Win[7].DB_MAX_OUTPUT_PORT_TYPE
Wout[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
Wout[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
Wout[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
Wout[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
Wout[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
Wout[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
Wout[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
Wout[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
Wout[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
Wout[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
Wout[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
Wout[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
Wout[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
Wout[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
Wout[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
Wout[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
Wout[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
Wout[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
Wout[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
Wout[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
Wout[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
Wout[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
Wout[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
Wout[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]
Wout[32] <= Reg:loop_port_map:4:Reg_inst_loop.Q[0]
Wout[33] <= Reg:loop_port_map:4:Reg_inst_loop.Q[1]
Wout[34] <= Reg:loop_port_map:4:Reg_inst_loop.Q[2]
Wout[35] <= Reg:loop_port_map:4:Reg_inst_loop.Q[3]
Wout[36] <= Reg:loop_port_map:4:Reg_inst_loop.Q[4]
Wout[37] <= Reg:loop_port_map:4:Reg_inst_loop.Q[5]
Wout[38] <= Reg:loop_port_map:4:Reg_inst_loop.Q[6]
Wout[39] <= Reg:loop_port_map:4:Reg_inst_loop.Q[7]
Wout[40] <= Reg:loop_port_map:5:Reg_inst_loop.Q[0]
Wout[41] <= Reg:loop_port_map:5:Reg_inst_loop.Q[1]
Wout[42] <= Reg:loop_port_map:5:Reg_inst_loop.Q[2]
Wout[43] <= Reg:loop_port_map:5:Reg_inst_loop.Q[3]
Wout[44] <= Reg:loop_port_map:5:Reg_inst_loop.Q[4]
Wout[45] <= Reg:loop_port_map:5:Reg_inst_loop.Q[5]
Wout[46] <= Reg:loop_port_map:5:Reg_inst_loop.Q[6]
Wout[47] <= Reg:loop_port_map:5:Reg_inst_loop.Q[7]


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:4:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:5:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_0|activation_fx:fx_activation_inst
clk => fx_out[0]~reg0.CLK
clk => fx_out[1]~reg0.CLK
clk => fx_out[2]~reg0.CLK
clk => fx_out[3]~reg0.CLK
clk => fx_out[4]~reg0.CLK
clk => fx_out[5]~reg0.CLK
clk => fx_out[6]~reg0.CLK
clk => fx_out[7]~reg0.CLK
rst => fx_out[0]~reg0.ACLR
rst => fx_out[1]~reg0.ACLR
rst => fx_out[2]~reg0.ACLR
rst => fx_out[3]~reg0.ACLR
rst => fx_out[4]~reg0.ACLR
rst => fx_out[5]~reg0.ACLR
rst => fx_out[6]~reg0.ACLR
rst => fx_out[7]~reg0.ACLR
fx_in[0] => LessThan0.IN16
fx_in[0] => s_fx_out[0].DATAB
fx_in[1] => LessThan0.IN15
fx_in[1] => s_fx_out[1].DATAB
fx_in[2] => LessThan0.IN14
fx_in[2] => s_fx_out[2].DATAB
fx_in[3] => LessThan0.IN13
fx_in[3] => s_fx_out[3].DATAB
fx_in[4] => LessThan0.IN12
fx_in[4] => s_fx_out[4].DATAB
fx_in[5] => LessThan0.IN11
fx_in[5] => s_fx_out[5].DATAB
fx_in[6] => LessThan0.IN10
fx_in[6] => s_fx_out[6].DATAB
fx_in[7] => LessThan0.IN9
fx_in[7] => s_fx_out[7].DATAB
fx_out[0] <= fx_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[1] <= fx_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[2] <= fx_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[3] <= fx_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[4] <= fx_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[5] <= fx_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[6] <= fx_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[7] <= fx_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1
clk => MAC_5n:U_MAC.clk
clk => reg_Xi[0].CLK
clk => reg_Xi[1].CLK
clk => reg_Xi[2].CLK
clk => reg_Xi[3].CLK
clk => reg_Xi[4].CLK
clk => reg_Xi[5].CLK
clk => reg_Xi[6].CLK
clk => reg_Xi[7].CLK
clk => reg_Xi[8].CLK
clk => reg_Xi[9].CLK
clk => reg_Xi[10].CLK
clk => reg_Xi[11].CLK
clk => reg_Xi[12].CLK
clk => reg_Xi[13].CLK
clk => reg_Xi[14].CLK
clk => reg_Xi[15].CLK
clk => reg_Xi[16].CLK
clk => reg_Xi[17].CLK
clk => reg_Xi[18].CLK
clk => reg_Xi[19].CLK
clk => reg_Xi[20].CLK
clk => reg_Xi[21].CLK
clk => reg_Xi[22].CLK
clk => reg_Xi[23].CLK
clk => reg_Xi[24].CLK
clk => reg_Xi[25].CLK
clk => reg_Xi[26].CLK
clk => reg_Xi[27].CLK
clk => reg_Xi[28].CLK
clk => reg_Xi[29].CLK
clk => reg_Xi[30].CLK
clk => reg_Xi[31].CLK
clk => reg_Xi[32].CLK
clk => reg_Xi[33].CLK
clk => reg_Xi[34].CLK
clk => reg_Xi[35].CLK
clk => reg_Xi[36].CLK
clk => reg_Xi[37].CLK
clk => reg_Xi[38].CLK
clk => reg_Xi[39].CLK
clk => activation_fx:fx_activation_inst.clk
rst => MAC_5n:U_MAC.rst
rst => reg_Xi[0].ACLR
rst => reg_Xi[1].ACLR
rst => reg_Xi[2].ACLR
rst => reg_Xi[3].ACLR
rst => reg_Xi[4].ACLR
rst => reg_Xi[5].ACLR
rst => reg_Xi[6].ACLR
rst => reg_Xi[7].ACLR
rst => reg_Xi[8].ACLR
rst => reg_Xi[9].ACLR
rst => reg_Xi[10].ACLR
rst => reg_Xi[11].ACLR
rst => reg_Xi[12].ACLR
rst => reg_Xi[13].ACLR
rst => reg_Xi[14].ACLR
rst => reg_Xi[15].ACLR
rst => reg_Xi[16].ACLR
rst => reg_Xi[17].ACLR
rst => reg_Xi[18].ACLR
rst => reg_Xi[19].ACLR
rst => reg_Xi[20].ACLR
rst => reg_Xi[21].ACLR
rst => reg_Xi[22].ACLR
rst => reg_Xi[23].ACLR
rst => reg_Xi[24].ACLR
rst => reg_Xi[25].ACLR
rst => reg_Xi[26].ACLR
rst => reg_Xi[27].ACLR
rst => reg_Xi[28].ACLR
rst => reg_Xi[29].ACLR
rst => reg_Xi[30].ACLR
rst => reg_Xi[31].ACLR
rst => reg_Xi[32].ACLR
rst => reg_Xi[33].ACLR
rst => reg_Xi[34].ACLR
rst => reg_Xi[35].ACLR
rst => reg_Xi[36].ACLR
rst => reg_Xi[37].ACLR
rst => reg_Xi[38].ACLR
rst => reg_Xi[39].ACLR
rst => shift_reg_5n:inst_shift_reg.rst
rst => activation_fx:fx_activation_inst.rst
update_weights => shift_reg_5n:inst_shift_reg.clk
Xi[0] => reg_Xi[0].DATAIN
Xi[1] => reg_Xi[1].DATAIN
Xi[2] => reg_Xi[2].DATAIN
Xi[3] => reg_Xi[3].DATAIN
Xi[4] => reg_Xi[4].DATAIN
Xi[5] => reg_Xi[5].DATAIN
Xi[6] => reg_Xi[6].DATAIN
Xi[7] => reg_Xi[7].DATAIN
Xi[8] => reg_Xi[8].DATAIN
Xi[9] => reg_Xi[9].DATAIN
Xi[10] => reg_Xi[10].DATAIN
Xi[11] => reg_Xi[11].DATAIN
Xi[12] => reg_Xi[12].DATAIN
Xi[13] => reg_Xi[13].DATAIN
Xi[14] => reg_Xi[14].DATAIN
Xi[15] => reg_Xi[15].DATAIN
Xi[16] => reg_Xi[16].DATAIN
Xi[17] => reg_Xi[17].DATAIN
Xi[18] => reg_Xi[18].DATAIN
Xi[19] => reg_Xi[19].DATAIN
Xi[20] => reg_Xi[20].DATAIN
Xi[21] => reg_Xi[21].DATAIN
Xi[22] => reg_Xi[22].DATAIN
Xi[23] => reg_Xi[23].DATAIN
Xi[24] => reg_Xi[24].DATAIN
Xi[25] => reg_Xi[25].DATAIN
Xi[26] => reg_Xi[26].DATAIN
Xi[27] => reg_Xi[27].DATAIN
Xi[28] => reg_Xi[28].DATAIN
Xi[29] => reg_Xi[29].DATAIN
Xi[30] => reg_Xi[30].DATAIN
Xi[31] => reg_Xi[31].DATAIN
Xi[32] => reg_Xi[32].DATAIN
Xi[33] => reg_Xi[33].DATAIN
Xi[34] => reg_Xi[34].DATAIN
Xi[35] => reg_Xi[35].DATAIN
Xi[36] => reg_Xi[36].DATAIN
Xi[37] => reg_Xi[37].DATAIN
Xi[38] => reg_Xi[38].DATAIN
Xi[39] => reg_Xi[39].DATAIN
Win[0] => shift_reg_5n:inst_shift_reg.Win[0]
Win[1] => shift_reg_5n:inst_shift_reg.Win[1]
Win[2] => shift_reg_5n:inst_shift_reg.Win[2]
Win[3] => shift_reg_5n:inst_shift_reg.Win[3]
Win[4] => shift_reg_5n:inst_shift_reg.Win[4]
Win[5] => shift_reg_5n:inst_shift_reg.Win[5]
Win[6] => shift_reg_5n:inst_shift_reg.Win[6]
Win[7] => shift_reg_5n:inst_shift_reg.Win[7]
y[0] <= activation_fx:fx_activation_inst.fx_out[0]
y[1] <= activation_fx:fx_activation_inst.fx_out[1]
y[2] <= activation_fx:fx_activation_inst.fx_out[2]
y[3] <= activation_fx:fx_activation_inst.fx_out[3]
y[4] <= activation_fx:fx_activation_inst.fx_out[4]
y[5] <= activation_fx:fx_activation_inst.fx_out[5]
y[6] <= activation_fx:fx_activation_inst.fx_out[6]
y[7] <= activation_fx:fx_activation_inst.fx_out[7]
Wout[0] <= shift_reg_5n:inst_shift_reg.Wout[40]
Wout[1] <= shift_reg_5n:inst_shift_reg.Wout[41]
Wout[2] <= shift_reg_5n:inst_shift_reg.Wout[42]
Wout[3] <= shift_reg_5n:inst_shift_reg.Wout[43]
Wout[4] <= shift_reg_5n:inst_shift_reg.Wout[44]
Wout[5] <= shift_reg_5n:inst_shift_reg.Wout[45]
Wout[6] <= shift_reg_5n:inst_shift_reg.Wout[46]
Wout[7] <= shift_reg_5n:inst_shift_reg.Wout[47]


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
rst => y[0]~reg0.ACLR
rst => y[1]~reg0.ACLR
rst => y[2]~reg0.ACLR
rst => y[3]~reg0.ACLR
rst => y[4]~reg0.ACLR
rst => y[5]~reg0.ACLR
rst => y[6]~reg0.ACLR
rst => y[7]~reg0.ACLR
Xi[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
Xi[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
Xi[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
Xi[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
Xi[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
Xi[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
Xi[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
Xi[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
Xi[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
Xi[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
Xi[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
Xi[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
Xi[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
Xi[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
Xi[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
Xi[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
Xi[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
Xi[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
Xi[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
Xi[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
Xi[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
Xi[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
Xi[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
Xi[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
Xi[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[0]
Xi[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[1]
Xi[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[2]
Xi[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[3]
Xi[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[4]
Xi[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[5]
Xi[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[6]
Xi[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[7]
Xi[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[0]
Xi[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[1]
Xi[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[2]
Xi[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[3]
Xi[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[4]
Xi[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[5]
Xi[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[6]
Xi[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[7]
Win[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
Win[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
Win[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
Win[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
Win[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
Win[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
Win[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
Win[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
Win[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
Win[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
Win[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
Win[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
Win[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
Win[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
Win[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
Win[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
Win[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
Win[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
Win[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
Win[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
Win[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
Win[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
Win[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
Win[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
Win[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[0]
Win[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[1]
Win[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[2]
Win[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[3]
Win[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[4]
Win[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[5]
Win[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[6]
Win[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[7]
Win[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[0]
Win[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[1]
Win[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[2]
Win[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[3]
Win[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[4]
Win[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[5]
Win[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[6]
Win[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[7]
Win[40] => Add4.IN32
Win[41] => Add4.IN31
Win[42] => Add4.IN30
Win[43] => Add4.IN29
Win[44] => Add4.IN28
Win[45] => Add4.IN27
Win[46] => Add4.IN26
Win[47] => Add4.IN17
Win[47] => Add4.IN18
Win[47] => Add4.IN19
Win[47] => Add4.IN20
Win[47] => Add4.IN21
Win[47] => Add4.IN22
Win[47] => Add4.IN23
Win[47] => Add4.IN24
Win[47] => Add4.IN25
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:3:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:4:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
clk => Reg:loop_port_map:4:Reg_inst_loop.clk
clk => Reg:loop_port_map:5:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
rst => Reg:loop_port_map:4:Reg_inst_loop.rst
rst => Reg:loop_port_map:5:Reg_inst_loop.rst
Win[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
Win[0] => Wout[0].DATAIN
Win[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
Win[1] => Wout[1].DATAIN
Win[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
Win[2] => Wout[2].DATAIN
Win[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
Win[3] => Wout[3].DATAIN
Win[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
Win[4] => Wout[4].DATAIN
Win[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
Win[5] => Wout[5].DATAIN
Win[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
Win[6] => Wout[6].DATAIN
Win[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
Win[7] => Wout[7].DATAIN
Wout[0] <= Win[0].DB_MAX_OUTPUT_PORT_TYPE
Wout[1] <= Win[1].DB_MAX_OUTPUT_PORT_TYPE
Wout[2] <= Win[2].DB_MAX_OUTPUT_PORT_TYPE
Wout[3] <= Win[3].DB_MAX_OUTPUT_PORT_TYPE
Wout[4] <= Win[4].DB_MAX_OUTPUT_PORT_TYPE
Wout[5] <= Win[5].DB_MAX_OUTPUT_PORT_TYPE
Wout[6] <= Win[6].DB_MAX_OUTPUT_PORT_TYPE
Wout[7] <= Win[7].DB_MAX_OUTPUT_PORT_TYPE
Wout[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
Wout[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
Wout[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
Wout[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
Wout[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
Wout[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
Wout[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
Wout[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
Wout[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
Wout[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
Wout[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
Wout[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
Wout[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
Wout[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
Wout[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
Wout[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
Wout[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
Wout[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
Wout[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
Wout[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
Wout[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
Wout[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
Wout[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
Wout[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]
Wout[32] <= Reg:loop_port_map:4:Reg_inst_loop.Q[0]
Wout[33] <= Reg:loop_port_map:4:Reg_inst_loop.Q[1]
Wout[34] <= Reg:loop_port_map:4:Reg_inst_loop.Q[2]
Wout[35] <= Reg:loop_port_map:4:Reg_inst_loop.Q[3]
Wout[36] <= Reg:loop_port_map:4:Reg_inst_loop.Q[4]
Wout[37] <= Reg:loop_port_map:4:Reg_inst_loop.Q[5]
Wout[38] <= Reg:loop_port_map:4:Reg_inst_loop.Q[6]
Wout[39] <= Reg:loop_port_map:4:Reg_inst_loop.Q[7]
Wout[40] <= Reg:loop_port_map:5:Reg_inst_loop.Q[0]
Wout[41] <= Reg:loop_port_map:5:Reg_inst_loop.Q[1]
Wout[42] <= Reg:loop_port_map:5:Reg_inst_loop.Q[2]
Wout[43] <= Reg:loop_port_map:5:Reg_inst_loop.Q[3]
Wout[44] <= Reg:loop_port_map:5:Reg_inst_loop.Q[4]
Wout[45] <= Reg:loop_port_map:5:Reg_inst_loop.Q[5]
Wout[46] <= Reg:loop_port_map:5:Reg_inst_loop.Q[6]
Wout[47] <= Reg:loop_port_map:5:Reg_inst_loop.Q[7]


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:4:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:5:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_1|activation_fx:fx_activation_inst
clk => fx_out[0]~reg0.CLK
clk => fx_out[1]~reg0.CLK
clk => fx_out[2]~reg0.CLK
clk => fx_out[3]~reg0.CLK
clk => fx_out[4]~reg0.CLK
clk => fx_out[5]~reg0.CLK
clk => fx_out[6]~reg0.CLK
clk => fx_out[7]~reg0.CLK
rst => fx_out[0]~reg0.ACLR
rst => fx_out[1]~reg0.ACLR
rst => fx_out[2]~reg0.ACLR
rst => fx_out[3]~reg0.ACLR
rst => fx_out[4]~reg0.ACLR
rst => fx_out[5]~reg0.ACLR
rst => fx_out[6]~reg0.ACLR
rst => fx_out[7]~reg0.ACLR
fx_in[0] => LessThan0.IN16
fx_in[0] => s_fx_out[0].DATAB
fx_in[1] => LessThan0.IN15
fx_in[1] => s_fx_out[1].DATAB
fx_in[2] => LessThan0.IN14
fx_in[2] => s_fx_out[2].DATAB
fx_in[3] => LessThan0.IN13
fx_in[3] => s_fx_out[3].DATAB
fx_in[4] => LessThan0.IN12
fx_in[4] => s_fx_out[4].DATAB
fx_in[5] => LessThan0.IN11
fx_in[5] => s_fx_out[5].DATAB
fx_in[6] => LessThan0.IN10
fx_in[6] => s_fx_out[6].DATAB
fx_in[7] => LessThan0.IN9
fx_in[7] => s_fx_out[7].DATAB
fx_out[0] <= fx_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[1] <= fx_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[2] <= fx_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[3] <= fx_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[4] <= fx_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[5] <= fx_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[6] <= fx_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[7] <= fx_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2
clk => MAC_5n:U_MAC.clk
clk => reg_Xi[0].CLK
clk => reg_Xi[1].CLK
clk => reg_Xi[2].CLK
clk => reg_Xi[3].CLK
clk => reg_Xi[4].CLK
clk => reg_Xi[5].CLK
clk => reg_Xi[6].CLK
clk => reg_Xi[7].CLK
clk => reg_Xi[8].CLK
clk => reg_Xi[9].CLK
clk => reg_Xi[10].CLK
clk => reg_Xi[11].CLK
clk => reg_Xi[12].CLK
clk => reg_Xi[13].CLK
clk => reg_Xi[14].CLK
clk => reg_Xi[15].CLK
clk => reg_Xi[16].CLK
clk => reg_Xi[17].CLK
clk => reg_Xi[18].CLK
clk => reg_Xi[19].CLK
clk => reg_Xi[20].CLK
clk => reg_Xi[21].CLK
clk => reg_Xi[22].CLK
clk => reg_Xi[23].CLK
clk => reg_Xi[24].CLK
clk => reg_Xi[25].CLK
clk => reg_Xi[26].CLK
clk => reg_Xi[27].CLK
clk => reg_Xi[28].CLK
clk => reg_Xi[29].CLK
clk => reg_Xi[30].CLK
clk => reg_Xi[31].CLK
clk => reg_Xi[32].CLK
clk => reg_Xi[33].CLK
clk => reg_Xi[34].CLK
clk => reg_Xi[35].CLK
clk => reg_Xi[36].CLK
clk => reg_Xi[37].CLK
clk => reg_Xi[38].CLK
clk => reg_Xi[39].CLK
clk => activation_fx:fx_activation_inst.clk
rst => MAC_5n:U_MAC.rst
rst => reg_Xi[0].ACLR
rst => reg_Xi[1].ACLR
rst => reg_Xi[2].ACLR
rst => reg_Xi[3].ACLR
rst => reg_Xi[4].ACLR
rst => reg_Xi[5].ACLR
rst => reg_Xi[6].ACLR
rst => reg_Xi[7].ACLR
rst => reg_Xi[8].ACLR
rst => reg_Xi[9].ACLR
rst => reg_Xi[10].ACLR
rst => reg_Xi[11].ACLR
rst => reg_Xi[12].ACLR
rst => reg_Xi[13].ACLR
rst => reg_Xi[14].ACLR
rst => reg_Xi[15].ACLR
rst => reg_Xi[16].ACLR
rst => reg_Xi[17].ACLR
rst => reg_Xi[18].ACLR
rst => reg_Xi[19].ACLR
rst => reg_Xi[20].ACLR
rst => reg_Xi[21].ACLR
rst => reg_Xi[22].ACLR
rst => reg_Xi[23].ACLR
rst => reg_Xi[24].ACLR
rst => reg_Xi[25].ACLR
rst => reg_Xi[26].ACLR
rst => reg_Xi[27].ACLR
rst => reg_Xi[28].ACLR
rst => reg_Xi[29].ACLR
rst => reg_Xi[30].ACLR
rst => reg_Xi[31].ACLR
rst => reg_Xi[32].ACLR
rst => reg_Xi[33].ACLR
rst => reg_Xi[34].ACLR
rst => reg_Xi[35].ACLR
rst => reg_Xi[36].ACLR
rst => reg_Xi[37].ACLR
rst => reg_Xi[38].ACLR
rst => reg_Xi[39].ACLR
rst => shift_reg_5n:inst_shift_reg.rst
rst => activation_fx:fx_activation_inst.rst
update_weights => shift_reg_5n:inst_shift_reg.clk
Xi[0] => reg_Xi[0].DATAIN
Xi[1] => reg_Xi[1].DATAIN
Xi[2] => reg_Xi[2].DATAIN
Xi[3] => reg_Xi[3].DATAIN
Xi[4] => reg_Xi[4].DATAIN
Xi[5] => reg_Xi[5].DATAIN
Xi[6] => reg_Xi[6].DATAIN
Xi[7] => reg_Xi[7].DATAIN
Xi[8] => reg_Xi[8].DATAIN
Xi[9] => reg_Xi[9].DATAIN
Xi[10] => reg_Xi[10].DATAIN
Xi[11] => reg_Xi[11].DATAIN
Xi[12] => reg_Xi[12].DATAIN
Xi[13] => reg_Xi[13].DATAIN
Xi[14] => reg_Xi[14].DATAIN
Xi[15] => reg_Xi[15].DATAIN
Xi[16] => reg_Xi[16].DATAIN
Xi[17] => reg_Xi[17].DATAIN
Xi[18] => reg_Xi[18].DATAIN
Xi[19] => reg_Xi[19].DATAIN
Xi[20] => reg_Xi[20].DATAIN
Xi[21] => reg_Xi[21].DATAIN
Xi[22] => reg_Xi[22].DATAIN
Xi[23] => reg_Xi[23].DATAIN
Xi[24] => reg_Xi[24].DATAIN
Xi[25] => reg_Xi[25].DATAIN
Xi[26] => reg_Xi[26].DATAIN
Xi[27] => reg_Xi[27].DATAIN
Xi[28] => reg_Xi[28].DATAIN
Xi[29] => reg_Xi[29].DATAIN
Xi[30] => reg_Xi[30].DATAIN
Xi[31] => reg_Xi[31].DATAIN
Xi[32] => reg_Xi[32].DATAIN
Xi[33] => reg_Xi[33].DATAIN
Xi[34] => reg_Xi[34].DATAIN
Xi[35] => reg_Xi[35].DATAIN
Xi[36] => reg_Xi[36].DATAIN
Xi[37] => reg_Xi[37].DATAIN
Xi[38] => reg_Xi[38].DATAIN
Xi[39] => reg_Xi[39].DATAIN
Win[0] => shift_reg_5n:inst_shift_reg.Win[0]
Win[1] => shift_reg_5n:inst_shift_reg.Win[1]
Win[2] => shift_reg_5n:inst_shift_reg.Win[2]
Win[3] => shift_reg_5n:inst_shift_reg.Win[3]
Win[4] => shift_reg_5n:inst_shift_reg.Win[4]
Win[5] => shift_reg_5n:inst_shift_reg.Win[5]
Win[6] => shift_reg_5n:inst_shift_reg.Win[6]
Win[7] => shift_reg_5n:inst_shift_reg.Win[7]
y[0] <= activation_fx:fx_activation_inst.fx_out[0]
y[1] <= activation_fx:fx_activation_inst.fx_out[1]
y[2] <= activation_fx:fx_activation_inst.fx_out[2]
y[3] <= activation_fx:fx_activation_inst.fx_out[3]
y[4] <= activation_fx:fx_activation_inst.fx_out[4]
y[5] <= activation_fx:fx_activation_inst.fx_out[5]
y[6] <= activation_fx:fx_activation_inst.fx_out[6]
y[7] <= activation_fx:fx_activation_inst.fx_out[7]
Wout[0] <= shift_reg_5n:inst_shift_reg.Wout[40]
Wout[1] <= shift_reg_5n:inst_shift_reg.Wout[41]
Wout[2] <= shift_reg_5n:inst_shift_reg.Wout[42]
Wout[3] <= shift_reg_5n:inst_shift_reg.Wout[43]
Wout[4] <= shift_reg_5n:inst_shift_reg.Wout[44]
Wout[5] <= shift_reg_5n:inst_shift_reg.Wout[45]
Wout[6] <= shift_reg_5n:inst_shift_reg.Wout[46]
Wout[7] <= shift_reg_5n:inst_shift_reg.Wout[47]


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
rst => y[0]~reg0.ACLR
rst => y[1]~reg0.ACLR
rst => y[2]~reg0.ACLR
rst => y[3]~reg0.ACLR
rst => y[4]~reg0.ACLR
rst => y[5]~reg0.ACLR
rst => y[6]~reg0.ACLR
rst => y[7]~reg0.ACLR
Xi[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
Xi[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
Xi[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
Xi[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
Xi[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
Xi[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
Xi[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
Xi[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
Xi[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
Xi[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
Xi[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
Xi[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
Xi[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
Xi[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
Xi[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
Xi[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
Xi[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
Xi[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
Xi[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
Xi[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
Xi[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
Xi[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
Xi[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
Xi[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
Xi[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[0]
Xi[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[1]
Xi[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[2]
Xi[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[3]
Xi[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[4]
Xi[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[5]
Xi[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[6]
Xi[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.X[7]
Xi[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[0]
Xi[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[1]
Xi[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[2]
Xi[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[3]
Xi[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[4]
Xi[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[5]
Xi[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[6]
Xi[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.X[7]
Win[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
Win[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
Win[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
Win[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
Win[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
Win[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
Win[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
Win[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
Win[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
Win[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
Win[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
Win[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
Win[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
Win[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
Win[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
Win[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
Win[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
Win[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
Win[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
Win[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
Win[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
Win[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
Win[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
Win[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
Win[24] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[0]
Win[25] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[1]
Win[26] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[2]
Win[27] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[3]
Win[28] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[4]
Win[29] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[5]
Win[30] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[6]
Win[31] => mult0_v0:loop_Mult_port_map:3:mult0_v0_inst_loop.W[7]
Win[32] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[0]
Win[33] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[1]
Win[34] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[2]
Win[35] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[3]
Win[36] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[4]
Win[37] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[5]
Win[38] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[6]
Win[39] => mult0_v0:loop_Mult_port_map:4:mult0_v0_inst_loop.W[7]
Win[40] => Add4.IN32
Win[41] => Add4.IN31
Win[42] => Add4.IN30
Win[43] => Add4.IN29
Win[44] => Add4.IN28
Win[45] => Add4.IN27
Win[46] => Add4.IN26
Win[47] => Add4.IN17
Win[47] => Add4.IN18
Win[47] => Add4.IN19
Win[47] => Add4.IN20
Win[47] => Add4.IN21
Win[47] => Add4.IN22
Win[47] => Add4.IN23
Win[47] => Add4.IN24
Win[47] => Add4.IN25
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:3:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|MAC_5n:U_MAC|mult0_v0:\loop_Mult_port_map:4:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
clk => Reg:loop_port_map:4:Reg_inst_loop.clk
clk => Reg:loop_port_map:5:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
rst => Reg:loop_port_map:4:Reg_inst_loop.rst
rst => Reg:loop_port_map:5:Reg_inst_loop.rst
Win[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
Win[0] => Wout[0].DATAIN
Win[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
Win[1] => Wout[1].DATAIN
Win[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
Win[2] => Wout[2].DATAIN
Win[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
Win[3] => Wout[3].DATAIN
Win[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
Win[4] => Wout[4].DATAIN
Win[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
Win[5] => Wout[5].DATAIN
Win[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
Win[6] => Wout[6].DATAIN
Win[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
Win[7] => Wout[7].DATAIN
Wout[0] <= Win[0].DB_MAX_OUTPUT_PORT_TYPE
Wout[1] <= Win[1].DB_MAX_OUTPUT_PORT_TYPE
Wout[2] <= Win[2].DB_MAX_OUTPUT_PORT_TYPE
Wout[3] <= Win[3].DB_MAX_OUTPUT_PORT_TYPE
Wout[4] <= Win[4].DB_MAX_OUTPUT_PORT_TYPE
Wout[5] <= Win[5].DB_MAX_OUTPUT_PORT_TYPE
Wout[6] <= Win[6].DB_MAX_OUTPUT_PORT_TYPE
Wout[7] <= Win[7].DB_MAX_OUTPUT_PORT_TYPE
Wout[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
Wout[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
Wout[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
Wout[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
Wout[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
Wout[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
Wout[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
Wout[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
Wout[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
Wout[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
Wout[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
Wout[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
Wout[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
Wout[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
Wout[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
Wout[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
Wout[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
Wout[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
Wout[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
Wout[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
Wout[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
Wout[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
Wout[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
Wout[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]
Wout[32] <= Reg:loop_port_map:4:Reg_inst_loop.Q[0]
Wout[33] <= Reg:loop_port_map:4:Reg_inst_loop.Q[1]
Wout[34] <= Reg:loop_port_map:4:Reg_inst_loop.Q[2]
Wout[35] <= Reg:loop_port_map:4:Reg_inst_loop.Q[3]
Wout[36] <= Reg:loop_port_map:4:Reg_inst_loop.Q[4]
Wout[37] <= Reg:loop_port_map:4:Reg_inst_loop.Q[5]
Wout[38] <= Reg:loop_port_map:4:Reg_inst_loop.Q[6]
Wout[39] <= Reg:loop_port_map:4:Reg_inst_loop.Q[7]
Wout[40] <= Reg:loop_port_map:5:Reg_inst_loop.Q[0]
Wout[41] <= Reg:loop_port_map:5:Reg_inst_loop.Q[1]
Wout[42] <= Reg:loop_port_map:5:Reg_inst_loop.Q[2]
Wout[43] <= Reg:loop_port_map:5:Reg_inst_loop.Q[3]
Wout[44] <= Reg:loop_port_map:5:Reg_inst_loop.Q[4]
Wout[45] <= Reg:loop_port_map:5:Reg_inst_loop.Q[5]
Wout[46] <= Reg:loop_port_map:5:Reg_inst_loop.Q[6]
Wout[47] <= Reg:loop_port_map:5:Reg_inst_loop.Q[7]


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:4:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|shift_reg_5n:inst_shift_reg|Reg:\loop_port_map:5:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada0_ReLU_3neuron_8bits_5n_signed:camada0_relu_3neuron_8bits_5n_signed_inst|neuron_ReLU_5n_out:neuron_inst_2|activation_fx:fx_activation_inst
clk => fx_out[0]~reg0.CLK
clk => fx_out[1]~reg0.CLK
clk => fx_out[2]~reg0.CLK
clk => fx_out[3]~reg0.CLK
clk => fx_out[4]~reg0.CLK
clk => fx_out[5]~reg0.CLK
clk => fx_out[6]~reg0.CLK
clk => fx_out[7]~reg0.CLK
rst => fx_out[0]~reg0.ACLR
rst => fx_out[1]~reg0.ACLR
rst => fx_out[2]~reg0.ACLR
rst => fx_out[3]~reg0.ACLR
rst => fx_out[4]~reg0.ACLR
rst => fx_out[5]~reg0.ACLR
rst => fx_out[6]~reg0.ACLR
rst => fx_out[7]~reg0.ACLR
fx_in[0] => LessThan0.IN16
fx_in[0] => s_fx_out[0].DATAB
fx_in[1] => LessThan0.IN15
fx_in[1] => s_fx_out[1].DATAB
fx_in[2] => LessThan0.IN14
fx_in[2] => s_fx_out[2].DATAB
fx_in[3] => LessThan0.IN13
fx_in[3] => s_fx_out[3].DATAB
fx_in[4] => LessThan0.IN12
fx_in[4] => s_fx_out[4].DATAB
fx_in[5] => LessThan0.IN11
fx_in[5] => s_fx_out[5].DATAB
fx_in[6] => LessThan0.IN10
fx_in[6] => s_fx_out[6].DATAB
fx_in[7] => LessThan0.IN9
fx_in[7] => s_fx_out[7].DATAB
fx_out[0] <= fx_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[1] <= fx_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[2] <= fx_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[3] <= fx_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[4] <= fx_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[5] <= fx_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[6] <= fx_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[7] <= fx_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst
clk => neuron_relu_3n_out:neuron_inst_0.clk
clk => neuron_relu_3n_out:neuron_inst_1.clk
clk => neuron_relu_3n:neuron_inst_2.clk
rst => neuron_relu_3n_out:neuron_inst_0.rst
rst => neuron_relu_3n_out:neuron_inst_1.rst
rst => neuron_relu_3n:neuron_inst_2.rst
update_weights => neuron_relu_3n_out:neuron_inst_0.update_weights
update_weights => neuron_relu_3n_out:neuron_inst_1.update_weights
update_weights => neuron_relu_3n:neuron_inst_2.update_weights
Xi[0] => neuron_relu_3n_out:neuron_inst_0.Xi[0]
Xi[0] => neuron_relu_3n_out:neuron_inst_1.Xi[0]
Xi[0] => neuron_relu_3n:neuron_inst_2.Xi[0]
Xi[1] => neuron_relu_3n_out:neuron_inst_0.Xi[1]
Xi[1] => neuron_relu_3n_out:neuron_inst_1.Xi[1]
Xi[1] => neuron_relu_3n:neuron_inst_2.Xi[1]
Xi[2] => neuron_relu_3n_out:neuron_inst_0.Xi[2]
Xi[2] => neuron_relu_3n_out:neuron_inst_1.Xi[2]
Xi[2] => neuron_relu_3n:neuron_inst_2.Xi[2]
Xi[3] => neuron_relu_3n_out:neuron_inst_0.Xi[3]
Xi[3] => neuron_relu_3n_out:neuron_inst_1.Xi[3]
Xi[3] => neuron_relu_3n:neuron_inst_2.Xi[3]
Xi[4] => neuron_relu_3n_out:neuron_inst_0.Xi[4]
Xi[4] => neuron_relu_3n_out:neuron_inst_1.Xi[4]
Xi[4] => neuron_relu_3n:neuron_inst_2.Xi[4]
Xi[5] => neuron_relu_3n_out:neuron_inst_0.Xi[5]
Xi[5] => neuron_relu_3n_out:neuron_inst_1.Xi[5]
Xi[5] => neuron_relu_3n:neuron_inst_2.Xi[5]
Xi[6] => neuron_relu_3n_out:neuron_inst_0.Xi[6]
Xi[6] => neuron_relu_3n_out:neuron_inst_1.Xi[6]
Xi[6] => neuron_relu_3n:neuron_inst_2.Xi[6]
Xi[7] => neuron_relu_3n_out:neuron_inst_0.Xi[7]
Xi[7] => neuron_relu_3n_out:neuron_inst_1.Xi[7]
Xi[7] => neuron_relu_3n:neuron_inst_2.Xi[7]
Xi[8] => neuron_relu_3n_out:neuron_inst_0.Xi[8]
Xi[8] => neuron_relu_3n_out:neuron_inst_1.Xi[8]
Xi[8] => neuron_relu_3n:neuron_inst_2.Xi[8]
Xi[9] => neuron_relu_3n_out:neuron_inst_0.Xi[9]
Xi[9] => neuron_relu_3n_out:neuron_inst_1.Xi[9]
Xi[9] => neuron_relu_3n:neuron_inst_2.Xi[9]
Xi[10] => neuron_relu_3n_out:neuron_inst_0.Xi[10]
Xi[10] => neuron_relu_3n_out:neuron_inst_1.Xi[10]
Xi[10] => neuron_relu_3n:neuron_inst_2.Xi[10]
Xi[11] => neuron_relu_3n_out:neuron_inst_0.Xi[11]
Xi[11] => neuron_relu_3n_out:neuron_inst_1.Xi[11]
Xi[11] => neuron_relu_3n:neuron_inst_2.Xi[11]
Xi[12] => neuron_relu_3n_out:neuron_inst_0.Xi[12]
Xi[12] => neuron_relu_3n_out:neuron_inst_1.Xi[12]
Xi[12] => neuron_relu_3n:neuron_inst_2.Xi[12]
Xi[13] => neuron_relu_3n_out:neuron_inst_0.Xi[13]
Xi[13] => neuron_relu_3n_out:neuron_inst_1.Xi[13]
Xi[13] => neuron_relu_3n:neuron_inst_2.Xi[13]
Xi[14] => neuron_relu_3n_out:neuron_inst_0.Xi[14]
Xi[14] => neuron_relu_3n_out:neuron_inst_1.Xi[14]
Xi[14] => neuron_relu_3n:neuron_inst_2.Xi[14]
Xi[15] => neuron_relu_3n_out:neuron_inst_0.Xi[15]
Xi[15] => neuron_relu_3n_out:neuron_inst_1.Xi[15]
Xi[15] => neuron_relu_3n:neuron_inst_2.Xi[15]
Xi[16] => neuron_relu_3n_out:neuron_inst_0.Xi[16]
Xi[16] => neuron_relu_3n_out:neuron_inst_1.Xi[16]
Xi[16] => neuron_relu_3n:neuron_inst_2.Xi[16]
Xi[17] => neuron_relu_3n_out:neuron_inst_0.Xi[17]
Xi[17] => neuron_relu_3n_out:neuron_inst_1.Xi[17]
Xi[17] => neuron_relu_3n:neuron_inst_2.Xi[17]
Xi[18] => neuron_relu_3n_out:neuron_inst_0.Xi[18]
Xi[18] => neuron_relu_3n_out:neuron_inst_1.Xi[18]
Xi[18] => neuron_relu_3n:neuron_inst_2.Xi[18]
Xi[19] => neuron_relu_3n_out:neuron_inst_0.Xi[19]
Xi[19] => neuron_relu_3n_out:neuron_inst_1.Xi[19]
Xi[19] => neuron_relu_3n:neuron_inst_2.Xi[19]
Xi[20] => neuron_relu_3n_out:neuron_inst_0.Xi[20]
Xi[20] => neuron_relu_3n_out:neuron_inst_1.Xi[20]
Xi[20] => neuron_relu_3n:neuron_inst_2.Xi[20]
Xi[21] => neuron_relu_3n_out:neuron_inst_0.Xi[21]
Xi[21] => neuron_relu_3n_out:neuron_inst_1.Xi[21]
Xi[21] => neuron_relu_3n:neuron_inst_2.Xi[21]
Xi[22] => neuron_relu_3n_out:neuron_inst_0.Xi[22]
Xi[22] => neuron_relu_3n_out:neuron_inst_1.Xi[22]
Xi[22] => neuron_relu_3n:neuron_inst_2.Xi[22]
Xi[23] => neuron_relu_3n_out:neuron_inst_0.Xi[23]
Xi[23] => neuron_relu_3n_out:neuron_inst_1.Xi[23]
Xi[23] => neuron_relu_3n:neuron_inst_2.Xi[23]
c1_n0_Win[0] => neuron_relu_3n_out:neuron_inst_0.Win[0]
c1_n0_Win[1] => neuron_relu_3n_out:neuron_inst_0.Win[1]
c1_n0_Win[2] => neuron_relu_3n_out:neuron_inst_0.Win[2]
c1_n0_Win[3] => neuron_relu_3n_out:neuron_inst_0.Win[3]
c1_n0_Win[4] => neuron_relu_3n_out:neuron_inst_0.Win[4]
c1_n0_Win[5] => neuron_relu_3n_out:neuron_inst_0.Win[5]
c1_n0_Win[6] => neuron_relu_3n_out:neuron_inst_0.Win[6]
c1_n0_Win[7] => neuron_relu_3n_out:neuron_inst_0.Win[7]
c1_n1_Win[0] => neuron_relu_3n_out:neuron_inst_1.Win[0]
c1_n1_Win[1] => neuron_relu_3n_out:neuron_inst_1.Win[1]
c1_n1_Win[2] => neuron_relu_3n_out:neuron_inst_1.Win[2]
c1_n1_Win[3] => neuron_relu_3n_out:neuron_inst_1.Win[3]
c1_n1_Win[4] => neuron_relu_3n_out:neuron_inst_1.Win[4]
c1_n1_Win[5] => neuron_relu_3n_out:neuron_inst_1.Win[5]
c1_n1_Win[6] => neuron_relu_3n_out:neuron_inst_1.Win[6]
c1_n1_Win[7] => neuron_relu_3n_out:neuron_inst_1.Win[7]
c1_n2_Win[0] => neuron_relu_3n:neuron_inst_2.Win[0]
c1_n2_Win[1] => neuron_relu_3n:neuron_inst_2.Win[1]
c1_n2_Win[2] => neuron_relu_3n:neuron_inst_2.Win[2]
c1_n2_Win[3] => neuron_relu_3n:neuron_inst_2.Win[3]
c1_n2_Win[4] => neuron_relu_3n:neuron_inst_2.Win[4]
c1_n2_Win[5] => neuron_relu_3n:neuron_inst_2.Win[5]
c1_n2_Win[6] => neuron_relu_3n:neuron_inst_2.Win[6]
c1_n2_Win[7] => neuron_relu_3n:neuron_inst_2.Win[7]
c1_n0_y[0] <= neuron_relu_3n_out:neuron_inst_0.y[0]
c1_n0_y[1] <= neuron_relu_3n_out:neuron_inst_0.y[1]
c1_n0_y[2] <= neuron_relu_3n_out:neuron_inst_0.y[2]
c1_n0_y[3] <= neuron_relu_3n_out:neuron_inst_0.y[3]
c1_n0_y[4] <= neuron_relu_3n_out:neuron_inst_0.y[4]
c1_n0_y[5] <= neuron_relu_3n_out:neuron_inst_0.y[5]
c1_n0_y[6] <= neuron_relu_3n_out:neuron_inst_0.y[6]
c1_n0_y[7] <= neuron_relu_3n_out:neuron_inst_0.y[7]
c1_n1_y[0] <= neuron_relu_3n_out:neuron_inst_1.y[0]
c1_n1_y[1] <= neuron_relu_3n_out:neuron_inst_1.y[1]
c1_n1_y[2] <= neuron_relu_3n_out:neuron_inst_1.y[2]
c1_n1_y[3] <= neuron_relu_3n_out:neuron_inst_1.y[3]
c1_n1_y[4] <= neuron_relu_3n_out:neuron_inst_1.y[4]
c1_n1_y[5] <= neuron_relu_3n_out:neuron_inst_1.y[5]
c1_n1_y[6] <= neuron_relu_3n_out:neuron_inst_1.y[6]
c1_n1_y[7] <= neuron_relu_3n_out:neuron_inst_1.y[7]
c1_n2_y[0] <= neuron_relu_3n:neuron_inst_2.y[0]
c1_n2_y[1] <= neuron_relu_3n:neuron_inst_2.y[1]
c1_n2_y[2] <= neuron_relu_3n:neuron_inst_2.y[2]
c1_n2_y[3] <= neuron_relu_3n:neuron_inst_2.y[3]
c1_n2_y[4] <= neuron_relu_3n:neuron_inst_2.y[4]
c1_n2_y[5] <= neuron_relu_3n:neuron_inst_2.y[5]
c1_n2_y[6] <= neuron_relu_3n:neuron_inst_2.y[6]
c1_n2_y[7] <= neuron_relu_3n:neuron_inst_2.y[7]
c1_n0_Wout[0] <= neuron_relu_3n_out:neuron_inst_0.Wout[0]
c1_n0_Wout[1] <= neuron_relu_3n_out:neuron_inst_0.Wout[1]
c1_n0_Wout[2] <= neuron_relu_3n_out:neuron_inst_0.Wout[2]
c1_n0_Wout[3] <= neuron_relu_3n_out:neuron_inst_0.Wout[3]
c1_n0_Wout[4] <= neuron_relu_3n_out:neuron_inst_0.Wout[4]
c1_n0_Wout[5] <= neuron_relu_3n_out:neuron_inst_0.Wout[5]
c1_n0_Wout[6] <= neuron_relu_3n_out:neuron_inst_0.Wout[6]
c1_n0_Wout[7] <= neuron_relu_3n_out:neuron_inst_0.Wout[7]
c1_n1_Wout[0] <= neuron_relu_3n_out:neuron_inst_1.Wout[0]
c1_n1_Wout[1] <= neuron_relu_3n_out:neuron_inst_1.Wout[1]
c1_n1_Wout[2] <= neuron_relu_3n_out:neuron_inst_1.Wout[2]
c1_n1_Wout[3] <= neuron_relu_3n_out:neuron_inst_1.Wout[3]
c1_n1_Wout[4] <= neuron_relu_3n_out:neuron_inst_1.Wout[4]
c1_n1_Wout[5] <= neuron_relu_3n_out:neuron_inst_1.Wout[5]
c1_n1_Wout[6] <= neuron_relu_3n_out:neuron_inst_1.Wout[6]
c1_n1_Wout[7] <= neuron_relu_3n_out:neuron_inst_1.Wout[7]


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0
clk => MAC_3n:U_MAC.clk
clk => activation_fx:fx_activation_inst.clk
rst => MAC_3n:U_MAC.rst
rst => shift_reg_3n:inst_shift_reg.rst
rst => activation_fx:fx_activation_inst.rst
update_weights => shift_reg_3n:inst_shift_reg.clk
Xi[0] => MAC_3n:U_MAC.Xi[0]
Xi[1] => MAC_3n:U_MAC.Xi[1]
Xi[2] => MAC_3n:U_MAC.Xi[2]
Xi[3] => MAC_3n:U_MAC.Xi[3]
Xi[4] => MAC_3n:U_MAC.Xi[4]
Xi[5] => MAC_3n:U_MAC.Xi[5]
Xi[6] => MAC_3n:U_MAC.Xi[6]
Xi[7] => MAC_3n:U_MAC.Xi[7]
Xi[8] => MAC_3n:U_MAC.Xi[8]
Xi[9] => MAC_3n:U_MAC.Xi[9]
Xi[10] => MAC_3n:U_MAC.Xi[10]
Xi[11] => MAC_3n:U_MAC.Xi[11]
Xi[12] => MAC_3n:U_MAC.Xi[12]
Xi[13] => MAC_3n:U_MAC.Xi[13]
Xi[14] => MAC_3n:U_MAC.Xi[14]
Xi[15] => MAC_3n:U_MAC.Xi[15]
Xi[16] => MAC_3n:U_MAC.Xi[16]
Xi[17] => MAC_3n:U_MAC.Xi[17]
Xi[18] => MAC_3n:U_MAC.Xi[18]
Xi[19] => MAC_3n:U_MAC.Xi[19]
Xi[20] => MAC_3n:U_MAC.Xi[20]
Xi[21] => MAC_3n:U_MAC.Xi[21]
Xi[22] => MAC_3n:U_MAC.Xi[22]
Xi[23] => MAC_3n:U_MAC.Xi[23]
Win[0] => shift_reg_3n:inst_shift_reg.Win[0]
Win[1] => shift_reg_3n:inst_shift_reg.Win[1]
Win[2] => shift_reg_3n:inst_shift_reg.Win[2]
Win[3] => shift_reg_3n:inst_shift_reg.Win[3]
Win[4] => shift_reg_3n:inst_shift_reg.Win[4]
Win[5] => shift_reg_3n:inst_shift_reg.Win[5]
Win[6] => shift_reg_3n:inst_shift_reg.Win[6]
Win[7] => shift_reg_3n:inst_shift_reg.Win[7]
y[0] <= activation_fx:fx_activation_inst.fx_out[0]
y[1] <= activation_fx:fx_activation_inst.fx_out[1]
y[2] <= activation_fx:fx_activation_inst.fx_out[2]
y[3] <= activation_fx:fx_activation_inst.fx_out[3]
y[4] <= activation_fx:fx_activation_inst.fx_out[4]
y[5] <= activation_fx:fx_activation_inst.fx_out[5]
y[6] <= activation_fx:fx_activation_inst.fx_out[6]
y[7] <= activation_fx:fx_activation_inst.fx_out[7]
Wout[0] <= shift_reg_3n:inst_shift_reg.Wout[24]
Wout[1] <= shift_reg_3n:inst_shift_reg.Wout[25]
Wout[2] <= shift_reg_3n:inst_shift_reg.Wout[26]
Wout[3] <= shift_reg_3n:inst_shift_reg.Wout[27]
Wout[4] <= shift_reg_3n:inst_shift_reg.Wout[28]
Wout[5] <= shift_reg_3n:inst_shift_reg.Wout[29]
Wout[6] <= shift_reg_3n:inst_shift_reg.Wout[30]
Wout[7] <= shift_reg_3n:inst_shift_reg.Wout[31]


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|MAC_3n:U_MAC
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
rst => y[0]~reg0.ACLR
rst => y[1]~reg0.ACLR
rst => y[2]~reg0.ACLR
rst => y[3]~reg0.ACLR
rst => y[4]~reg0.ACLR
rst => y[5]~reg0.ACLR
rst => y[6]~reg0.ACLR
rst => y[7]~reg0.ACLR
Xi[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
Xi[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
Xi[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
Xi[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
Xi[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
Xi[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
Xi[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
Xi[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
Xi[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
Xi[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
Xi[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
Xi[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
Xi[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
Xi[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
Xi[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
Xi[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
Xi[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
Xi[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
Xi[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
Xi[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
Xi[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
Xi[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
Xi[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
Xi[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
Win[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
Win[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
Win[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
Win[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
Win[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
Win[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
Win[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
Win[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
Win[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
Win[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
Win[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
Win[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
Win[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
Win[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
Win[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
Win[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
Win[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
Win[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
Win[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
Win[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
Win[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
Win[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
Win[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
Win[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
Win[24] => Add2.IN32
Win[25] => Add2.IN31
Win[26] => Add2.IN30
Win[27] => Add2.IN29
Win[28] => Add2.IN28
Win[29] => Add2.IN27
Win[30] => Add2.IN26
Win[31] => Add2.IN17
Win[31] => Add2.IN18
Win[31] => Add2.IN19
Win[31] => Add2.IN20
Win[31] => Add2.IN21
Win[31] => Add2.IN22
Win[31] => Add2.IN23
Win[31] => Add2.IN24
Win[31] => Add2.IN25
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|shift_reg_3n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
Win[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
Win[0] => Wout[0].DATAIN
Win[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
Win[1] => Wout[1].DATAIN
Win[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
Win[2] => Wout[2].DATAIN
Win[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
Win[3] => Wout[3].DATAIN
Win[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
Win[4] => Wout[4].DATAIN
Win[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
Win[5] => Wout[5].DATAIN
Win[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
Win[6] => Wout[6].DATAIN
Win[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
Win[7] => Wout[7].DATAIN
Wout[0] <= Win[0].DB_MAX_OUTPUT_PORT_TYPE
Wout[1] <= Win[1].DB_MAX_OUTPUT_PORT_TYPE
Wout[2] <= Win[2].DB_MAX_OUTPUT_PORT_TYPE
Wout[3] <= Win[3].DB_MAX_OUTPUT_PORT_TYPE
Wout[4] <= Win[4].DB_MAX_OUTPUT_PORT_TYPE
Wout[5] <= Win[5].DB_MAX_OUTPUT_PORT_TYPE
Wout[6] <= Win[6].DB_MAX_OUTPUT_PORT_TYPE
Wout[7] <= Win[7].DB_MAX_OUTPUT_PORT_TYPE
Wout[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
Wout[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
Wout[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
Wout[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
Wout[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
Wout[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
Wout[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
Wout[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
Wout[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
Wout[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
Wout[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
Wout[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
Wout[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
Wout[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
Wout[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
Wout[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
Wout[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
Wout[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
Wout[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
Wout[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
Wout[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
Wout[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
Wout[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
Wout[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|activation_fx:fx_activation_inst
clk => fx_out[0]~reg0.CLK
clk => fx_out[1]~reg0.CLK
clk => fx_out[2]~reg0.CLK
clk => fx_out[3]~reg0.CLK
clk => fx_out[4]~reg0.CLK
clk => fx_out[5]~reg0.CLK
clk => fx_out[6]~reg0.CLK
clk => fx_out[7]~reg0.CLK
rst => fx_out[0]~reg0.ACLR
rst => fx_out[1]~reg0.ACLR
rst => fx_out[2]~reg0.ACLR
rst => fx_out[3]~reg0.ACLR
rst => fx_out[4]~reg0.ACLR
rst => fx_out[5]~reg0.ACLR
rst => fx_out[6]~reg0.ACLR
rst => fx_out[7]~reg0.ACLR
fx_in[0] => LessThan0.IN16
fx_in[0] => s_fx_out[0].DATAB
fx_in[1] => LessThan0.IN15
fx_in[1] => s_fx_out[1].DATAB
fx_in[2] => LessThan0.IN14
fx_in[2] => s_fx_out[2].DATAB
fx_in[3] => LessThan0.IN13
fx_in[3] => s_fx_out[3].DATAB
fx_in[4] => LessThan0.IN12
fx_in[4] => s_fx_out[4].DATAB
fx_in[5] => LessThan0.IN11
fx_in[5] => s_fx_out[5].DATAB
fx_in[6] => LessThan0.IN10
fx_in[6] => s_fx_out[6].DATAB
fx_in[7] => LessThan0.IN9
fx_in[7] => s_fx_out[7].DATAB
fx_out[0] <= fx_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[1] <= fx_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[2] <= fx_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[3] <= fx_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[4] <= fx_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[5] <= fx_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[6] <= fx_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[7] <= fx_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1
clk => MAC_3n:U_MAC.clk
clk => activation_fx:fx_activation_inst.clk
rst => MAC_3n:U_MAC.rst
rst => shift_reg_3n:inst_shift_reg.rst
rst => activation_fx:fx_activation_inst.rst
update_weights => shift_reg_3n:inst_shift_reg.clk
Xi[0] => MAC_3n:U_MAC.Xi[0]
Xi[1] => MAC_3n:U_MAC.Xi[1]
Xi[2] => MAC_3n:U_MAC.Xi[2]
Xi[3] => MAC_3n:U_MAC.Xi[3]
Xi[4] => MAC_3n:U_MAC.Xi[4]
Xi[5] => MAC_3n:U_MAC.Xi[5]
Xi[6] => MAC_3n:U_MAC.Xi[6]
Xi[7] => MAC_3n:U_MAC.Xi[7]
Xi[8] => MAC_3n:U_MAC.Xi[8]
Xi[9] => MAC_3n:U_MAC.Xi[9]
Xi[10] => MAC_3n:U_MAC.Xi[10]
Xi[11] => MAC_3n:U_MAC.Xi[11]
Xi[12] => MAC_3n:U_MAC.Xi[12]
Xi[13] => MAC_3n:U_MAC.Xi[13]
Xi[14] => MAC_3n:U_MAC.Xi[14]
Xi[15] => MAC_3n:U_MAC.Xi[15]
Xi[16] => MAC_3n:U_MAC.Xi[16]
Xi[17] => MAC_3n:U_MAC.Xi[17]
Xi[18] => MAC_3n:U_MAC.Xi[18]
Xi[19] => MAC_3n:U_MAC.Xi[19]
Xi[20] => MAC_3n:U_MAC.Xi[20]
Xi[21] => MAC_3n:U_MAC.Xi[21]
Xi[22] => MAC_3n:U_MAC.Xi[22]
Xi[23] => MAC_3n:U_MAC.Xi[23]
Win[0] => shift_reg_3n:inst_shift_reg.Win[0]
Win[1] => shift_reg_3n:inst_shift_reg.Win[1]
Win[2] => shift_reg_3n:inst_shift_reg.Win[2]
Win[3] => shift_reg_3n:inst_shift_reg.Win[3]
Win[4] => shift_reg_3n:inst_shift_reg.Win[4]
Win[5] => shift_reg_3n:inst_shift_reg.Win[5]
Win[6] => shift_reg_3n:inst_shift_reg.Win[6]
Win[7] => shift_reg_3n:inst_shift_reg.Win[7]
y[0] <= activation_fx:fx_activation_inst.fx_out[0]
y[1] <= activation_fx:fx_activation_inst.fx_out[1]
y[2] <= activation_fx:fx_activation_inst.fx_out[2]
y[3] <= activation_fx:fx_activation_inst.fx_out[3]
y[4] <= activation_fx:fx_activation_inst.fx_out[4]
y[5] <= activation_fx:fx_activation_inst.fx_out[5]
y[6] <= activation_fx:fx_activation_inst.fx_out[6]
y[7] <= activation_fx:fx_activation_inst.fx_out[7]
Wout[0] <= shift_reg_3n:inst_shift_reg.Wout[24]
Wout[1] <= shift_reg_3n:inst_shift_reg.Wout[25]
Wout[2] <= shift_reg_3n:inst_shift_reg.Wout[26]
Wout[3] <= shift_reg_3n:inst_shift_reg.Wout[27]
Wout[4] <= shift_reg_3n:inst_shift_reg.Wout[28]
Wout[5] <= shift_reg_3n:inst_shift_reg.Wout[29]
Wout[6] <= shift_reg_3n:inst_shift_reg.Wout[30]
Wout[7] <= shift_reg_3n:inst_shift_reg.Wout[31]


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|MAC_3n:U_MAC
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
rst => y[0]~reg0.ACLR
rst => y[1]~reg0.ACLR
rst => y[2]~reg0.ACLR
rst => y[3]~reg0.ACLR
rst => y[4]~reg0.ACLR
rst => y[5]~reg0.ACLR
rst => y[6]~reg0.ACLR
rst => y[7]~reg0.ACLR
Xi[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
Xi[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
Xi[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
Xi[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
Xi[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
Xi[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
Xi[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
Xi[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
Xi[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
Xi[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
Xi[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
Xi[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
Xi[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
Xi[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
Xi[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
Xi[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
Xi[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
Xi[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
Xi[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
Xi[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
Xi[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
Xi[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
Xi[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
Xi[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
Win[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
Win[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
Win[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
Win[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
Win[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
Win[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
Win[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
Win[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
Win[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
Win[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
Win[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
Win[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
Win[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
Win[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
Win[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
Win[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
Win[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
Win[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
Win[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
Win[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
Win[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
Win[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
Win[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
Win[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
Win[24] => Add2.IN32
Win[25] => Add2.IN31
Win[26] => Add2.IN30
Win[27] => Add2.IN29
Win[28] => Add2.IN28
Win[29] => Add2.IN27
Win[30] => Add2.IN26
Win[31] => Add2.IN17
Win[31] => Add2.IN18
Win[31] => Add2.IN19
Win[31] => Add2.IN20
Win[31] => Add2.IN21
Win[31] => Add2.IN22
Win[31] => Add2.IN23
Win[31] => Add2.IN24
Win[31] => Add2.IN25
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|shift_reg_3n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
Win[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
Win[0] => Wout[0].DATAIN
Win[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
Win[1] => Wout[1].DATAIN
Win[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
Win[2] => Wout[2].DATAIN
Win[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
Win[3] => Wout[3].DATAIN
Win[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
Win[4] => Wout[4].DATAIN
Win[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
Win[5] => Wout[5].DATAIN
Win[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
Win[6] => Wout[6].DATAIN
Win[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
Win[7] => Wout[7].DATAIN
Wout[0] <= Win[0].DB_MAX_OUTPUT_PORT_TYPE
Wout[1] <= Win[1].DB_MAX_OUTPUT_PORT_TYPE
Wout[2] <= Win[2].DB_MAX_OUTPUT_PORT_TYPE
Wout[3] <= Win[3].DB_MAX_OUTPUT_PORT_TYPE
Wout[4] <= Win[4].DB_MAX_OUTPUT_PORT_TYPE
Wout[5] <= Win[5].DB_MAX_OUTPUT_PORT_TYPE
Wout[6] <= Win[6].DB_MAX_OUTPUT_PORT_TYPE
Wout[7] <= Win[7].DB_MAX_OUTPUT_PORT_TYPE
Wout[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
Wout[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
Wout[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
Wout[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
Wout[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
Wout[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
Wout[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
Wout[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
Wout[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
Wout[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
Wout[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
Wout[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
Wout[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
Wout[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
Wout[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
Wout[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
Wout[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
Wout[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
Wout[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
Wout[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
Wout[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
Wout[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
Wout[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
Wout[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|activation_fx:fx_activation_inst
clk => fx_out[0]~reg0.CLK
clk => fx_out[1]~reg0.CLK
clk => fx_out[2]~reg0.CLK
clk => fx_out[3]~reg0.CLK
clk => fx_out[4]~reg0.CLK
clk => fx_out[5]~reg0.CLK
clk => fx_out[6]~reg0.CLK
clk => fx_out[7]~reg0.CLK
rst => fx_out[0]~reg0.ACLR
rst => fx_out[1]~reg0.ACLR
rst => fx_out[2]~reg0.ACLR
rst => fx_out[3]~reg0.ACLR
rst => fx_out[4]~reg0.ACLR
rst => fx_out[5]~reg0.ACLR
rst => fx_out[6]~reg0.ACLR
rst => fx_out[7]~reg0.ACLR
fx_in[0] => LessThan0.IN16
fx_in[0] => s_fx_out[0].DATAB
fx_in[1] => LessThan0.IN15
fx_in[1] => s_fx_out[1].DATAB
fx_in[2] => LessThan0.IN14
fx_in[2] => s_fx_out[2].DATAB
fx_in[3] => LessThan0.IN13
fx_in[3] => s_fx_out[3].DATAB
fx_in[4] => LessThan0.IN12
fx_in[4] => s_fx_out[4].DATAB
fx_in[5] => LessThan0.IN11
fx_in[5] => s_fx_out[5].DATAB
fx_in[6] => LessThan0.IN10
fx_in[6] => s_fx_out[6].DATAB
fx_in[7] => LessThan0.IN9
fx_in[7] => s_fx_out[7].DATAB
fx_out[0] <= fx_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[1] <= fx_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[2] <= fx_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[3] <= fx_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[4] <= fx_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[5] <= fx_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[6] <= fx_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[7] <= fx_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n:neuron_inst_2
clk => en_registers.IN0
clk => MAC_3n:U_MAC.clk
clk => activation_fx:fx_activation_inst.clk
rst => MAC_3n:U_MAC.rst
rst => shift_reg_3n:inst_shift_reg.rst
rst => activation_fx:fx_activation_inst.rst
update_weights => en_registers.IN1
Xi[0] => MAC_3n:U_MAC.Xi[0]
Xi[1] => MAC_3n:U_MAC.Xi[1]
Xi[2] => MAC_3n:U_MAC.Xi[2]
Xi[3] => MAC_3n:U_MAC.Xi[3]
Xi[4] => MAC_3n:U_MAC.Xi[4]
Xi[5] => MAC_3n:U_MAC.Xi[5]
Xi[6] => MAC_3n:U_MAC.Xi[6]
Xi[7] => MAC_3n:U_MAC.Xi[7]
Xi[8] => MAC_3n:U_MAC.Xi[8]
Xi[9] => MAC_3n:U_MAC.Xi[9]
Xi[10] => MAC_3n:U_MAC.Xi[10]
Xi[11] => MAC_3n:U_MAC.Xi[11]
Xi[12] => MAC_3n:U_MAC.Xi[12]
Xi[13] => MAC_3n:U_MAC.Xi[13]
Xi[14] => MAC_3n:U_MAC.Xi[14]
Xi[15] => MAC_3n:U_MAC.Xi[15]
Xi[16] => MAC_3n:U_MAC.Xi[16]
Xi[17] => MAC_3n:U_MAC.Xi[17]
Xi[18] => MAC_3n:U_MAC.Xi[18]
Xi[19] => MAC_3n:U_MAC.Xi[19]
Xi[20] => MAC_3n:U_MAC.Xi[20]
Xi[21] => MAC_3n:U_MAC.Xi[21]
Xi[22] => MAC_3n:U_MAC.Xi[22]
Xi[23] => MAC_3n:U_MAC.Xi[23]
Win[0] => shift_reg_3n:inst_shift_reg.Win[0]
Win[1] => shift_reg_3n:inst_shift_reg.Win[1]
Win[2] => shift_reg_3n:inst_shift_reg.Win[2]
Win[3] => shift_reg_3n:inst_shift_reg.Win[3]
Win[4] => shift_reg_3n:inst_shift_reg.Win[4]
Win[5] => shift_reg_3n:inst_shift_reg.Win[5]
Win[6] => shift_reg_3n:inst_shift_reg.Win[6]
Win[7] => shift_reg_3n:inst_shift_reg.Win[7]
y[0] <= activation_fx:fx_activation_inst.fx_out[0]
y[1] <= activation_fx:fx_activation_inst.fx_out[1]
y[2] <= activation_fx:fx_activation_inst.fx_out[2]
y[3] <= activation_fx:fx_activation_inst.fx_out[3]
y[4] <= activation_fx:fx_activation_inst.fx_out[4]
y[5] <= activation_fx:fx_activation_inst.fx_out[5]
y[6] <= activation_fx:fx_activation_inst.fx_out[6]
y[7] <= activation_fx:fx_activation_inst.fx_out[7]


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n:neuron_inst_2|MAC_3n:U_MAC
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
rst => y[0]~reg0.ACLR
rst => y[1]~reg0.ACLR
rst => y[2]~reg0.ACLR
rst => y[3]~reg0.ACLR
rst => y[4]~reg0.ACLR
rst => y[5]~reg0.ACLR
rst => y[6]~reg0.ACLR
rst => y[7]~reg0.ACLR
Xi[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
Xi[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
Xi[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
Xi[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
Xi[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
Xi[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
Xi[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
Xi[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
Xi[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
Xi[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
Xi[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
Xi[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
Xi[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
Xi[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
Xi[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
Xi[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
Xi[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
Xi[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
Xi[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
Xi[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
Xi[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
Xi[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
Xi[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
Xi[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
Win[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
Win[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
Win[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
Win[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
Win[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
Win[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
Win[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
Win[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
Win[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
Win[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
Win[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
Win[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
Win[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
Win[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
Win[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
Win[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
Win[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
Win[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
Win[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
Win[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
Win[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
Win[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
Win[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
Win[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
Win[24] => Add2.IN32
Win[25] => Add2.IN31
Win[26] => Add2.IN30
Win[27] => Add2.IN29
Win[28] => Add2.IN28
Win[29] => Add2.IN27
Win[30] => Add2.IN26
Win[31] => Add2.IN17
Win[31] => Add2.IN18
Win[31] => Add2.IN19
Win[31] => Add2.IN20
Win[31] => Add2.IN21
Win[31] => Add2.IN22
Win[31] => Add2.IN23
Win[31] => Add2.IN24
Win[31] => Add2.IN25
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n:neuron_inst_2|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n:neuron_inst_2|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n:neuron_inst_2|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n:neuron_inst_2|shift_reg_3n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
Win[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
Win[0] => Wout[0].DATAIN
Win[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
Win[1] => Wout[1].DATAIN
Win[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
Win[2] => Wout[2].DATAIN
Win[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
Win[3] => Wout[3].DATAIN
Win[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
Win[4] => Wout[4].DATAIN
Win[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
Win[5] => Wout[5].DATAIN
Win[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
Win[6] => Wout[6].DATAIN
Win[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
Win[7] => Wout[7].DATAIN
Wout[0] <= Win[0].DB_MAX_OUTPUT_PORT_TYPE
Wout[1] <= Win[1].DB_MAX_OUTPUT_PORT_TYPE
Wout[2] <= Win[2].DB_MAX_OUTPUT_PORT_TYPE
Wout[3] <= Win[3].DB_MAX_OUTPUT_PORT_TYPE
Wout[4] <= Win[4].DB_MAX_OUTPUT_PORT_TYPE
Wout[5] <= Win[5].DB_MAX_OUTPUT_PORT_TYPE
Wout[6] <= Win[6].DB_MAX_OUTPUT_PORT_TYPE
Wout[7] <= Win[7].DB_MAX_OUTPUT_PORT_TYPE
Wout[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
Wout[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
Wout[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
Wout[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
Wout[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
Wout[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
Wout[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
Wout[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
Wout[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
Wout[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
Wout[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
Wout[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
Wout[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
Wout[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
Wout[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
Wout[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
Wout[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
Wout[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
Wout[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
Wout[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
Wout[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
Wout[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
Wout[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
Wout[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n:neuron_inst_2|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n:neuron_inst_2|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n:neuron_inst_2|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada1_ReLU_3neuron_8bits_3n_signed:camada1_relu_3neuron_8bits_3n_signed_inst|neuron_ReLU_3n:neuron_inst_2|activation_fx:fx_activation_inst
clk => fx_out[0]~reg0.CLK
clk => fx_out[1]~reg0.CLK
clk => fx_out[2]~reg0.CLK
clk => fx_out[3]~reg0.CLK
clk => fx_out[4]~reg0.CLK
clk => fx_out[5]~reg0.CLK
clk => fx_out[6]~reg0.CLK
clk => fx_out[7]~reg0.CLK
rst => fx_out[0]~reg0.ACLR
rst => fx_out[1]~reg0.ACLR
rst => fx_out[2]~reg0.ACLR
rst => fx_out[3]~reg0.ACLR
rst => fx_out[4]~reg0.ACLR
rst => fx_out[5]~reg0.ACLR
rst => fx_out[6]~reg0.ACLR
rst => fx_out[7]~reg0.ACLR
fx_in[0] => LessThan0.IN16
fx_in[0] => s_fx_out[0].DATAB
fx_in[1] => LessThan0.IN15
fx_in[1] => s_fx_out[1].DATAB
fx_in[2] => LessThan0.IN14
fx_in[2] => s_fx_out[2].DATAB
fx_in[3] => LessThan0.IN13
fx_in[3] => s_fx_out[3].DATAB
fx_in[4] => LessThan0.IN12
fx_in[4] => s_fx_out[4].DATAB
fx_in[5] => LessThan0.IN11
fx_in[5] => s_fx_out[5].DATAB
fx_in[6] => LessThan0.IN10
fx_in[6] => s_fx_out[6].DATAB
fx_in[7] => LessThan0.IN9
fx_in[7] => s_fx_out[7].DATAB
fx_out[0] <= fx_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[1] <= fx_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[2] <= fx_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[3] <= fx_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[4] <= fx_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[5] <= fx_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[6] <= fx_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[7] <= fx_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst
clk => neuron_relu_3n_out:neuron_inst_0.clk
clk => neuron_relu_3n_out:neuron_inst_1.clk
rst => neuron_relu_3n_out:neuron_inst_0.rst
rst => neuron_relu_3n_out:neuron_inst_1.rst
update_weights => neuron_relu_3n_out:neuron_inst_0.update_weights
update_weights => neuron_relu_3n_out:neuron_inst_1.update_weights
Xi[0] => neuron_relu_3n_out:neuron_inst_0.Xi[0]
Xi[0] => neuron_relu_3n_out:neuron_inst_1.Xi[0]
Xi[1] => neuron_relu_3n_out:neuron_inst_0.Xi[1]
Xi[1] => neuron_relu_3n_out:neuron_inst_1.Xi[1]
Xi[2] => neuron_relu_3n_out:neuron_inst_0.Xi[2]
Xi[2] => neuron_relu_3n_out:neuron_inst_1.Xi[2]
Xi[3] => neuron_relu_3n_out:neuron_inst_0.Xi[3]
Xi[3] => neuron_relu_3n_out:neuron_inst_1.Xi[3]
Xi[4] => neuron_relu_3n_out:neuron_inst_0.Xi[4]
Xi[4] => neuron_relu_3n_out:neuron_inst_1.Xi[4]
Xi[5] => neuron_relu_3n_out:neuron_inst_0.Xi[5]
Xi[5] => neuron_relu_3n_out:neuron_inst_1.Xi[5]
Xi[6] => neuron_relu_3n_out:neuron_inst_0.Xi[6]
Xi[6] => neuron_relu_3n_out:neuron_inst_1.Xi[6]
Xi[7] => neuron_relu_3n_out:neuron_inst_0.Xi[7]
Xi[7] => neuron_relu_3n_out:neuron_inst_1.Xi[7]
Xi[8] => neuron_relu_3n_out:neuron_inst_0.Xi[8]
Xi[8] => neuron_relu_3n_out:neuron_inst_1.Xi[8]
Xi[9] => neuron_relu_3n_out:neuron_inst_0.Xi[9]
Xi[9] => neuron_relu_3n_out:neuron_inst_1.Xi[9]
Xi[10] => neuron_relu_3n_out:neuron_inst_0.Xi[10]
Xi[10] => neuron_relu_3n_out:neuron_inst_1.Xi[10]
Xi[11] => neuron_relu_3n_out:neuron_inst_0.Xi[11]
Xi[11] => neuron_relu_3n_out:neuron_inst_1.Xi[11]
Xi[12] => neuron_relu_3n_out:neuron_inst_0.Xi[12]
Xi[12] => neuron_relu_3n_out:neuron_inst_1.Xi[12]
Xi[13] => neuron_relu_3n_out:neuron_inst_0.Xi[13]
Xi[13] => neuron_relu_3n_out:neuron_inst_1.Xi[13]
Xi[14] => neuron_relu_3n_out:neuron_inst_0.Xi[14]
Xi[14] => neuron_relu_3n_out:neuron_inst_1.Xi[14]
Xi[15] => neuron_relu_3n_out:neuron_inst_0.Xi[15]
Xi[15] => neuron_relu_3n_out:neuron_inst_1.Xi[15]
Xi[16] => neuron_relu_3n_out:neuron_inst_0.Xi[16]
Xi[16] => neuron_relu_3n_out:neuron_inst_1.Xi[16]
Xi[17] => neuron_relu_3n_out:neuron_inst_0.Xi[17]
Xi[17] => neuron_relu_3n_out:neuron_inst_1.Xi[17]
Xi[18] => neuron_relu_3n_out:neuron_inst_0.Xi[18]
Xi[18] => neuron_relu_3n_out:neuron_inst_1.Xi[18]
Xi[19] => neuron_relu_3n_out:neuron_inst_0.Xi[19]
Xi[19] => neuron_relu_3n_out:neuron_inst_1.Xi[19]
Xi[20] => neuron_relu_3n_out:neuron_inst_0.Xi[20]
Xi[20] => neuron_relu_3n_out:neuron_inst_1.Xi[20]
Xi[21] => neuron_relu_3n_out:neuron_inst_0.Xi[21]
Xi[21] => neuron_relu_3n_out:neuron_inst_1.Xi[21]
Xi[22] => neuron_relu_3n_out:neuron_inst_0.Xi[22]
Xi[22] => neuron_relu_3n_out:neuron_inst_1.Xi[22]
Xi[23] => neuron_relu_3n_out:neuron_inst_0.Xi[23]
Xi[23] => neuron_relu_3n_out:neuron_inst_1.Xi[23]
c2_n0_Win[0] => neuron_relu_3n_out:neuron_inst_0.Win[0]
c2_n0_Win[1] => neuron_relu_3n_out:neuron_inst_0.Win[1]
c2_n0_Win[2] => neuron_relu_3n_out:neuron_inst_0.Win[2]
c2_n0_Win[3] => neuron_relu_3n_out:neuron_inst_0.Win[3]
c2_n0_Win[4] => neuron_relu_3n_out:neuron_inst_0.Win[4]
c2_n0_Win[5] => neuron_relu_3n_out:neuron_inst_0.Win[5]
c2_n0_Win[6] => neuron_relu_3n_out:neuron_inst_0.Win[6]
c2_n0_Win[7] => neuron_relu_3n_out:neuron_inst_0.Win[7]
c2_n1_Win[0] => neuron_relu_3n_out:neuron_inst_1.Win[0]
c2_n1_Win[1] => neuron_relu_3n_out:neuron_inst_1.Win[1]
c2_n1_Win[2] => neuron_relu_3n_out:neuron_inst_1.Win[2]
c2_n1_Win[3] => neuron_relu_3n_out:neuron_inst_1.Win[3]
c2_n1_Win[4] => neuron_relu_3n_out:neuron_inst_1.Win[4]
c2_n1_Win[5] => neuron_relu_3n_out:neuron_inst_1.Win[5]
c2_n1_Win[6] => neuron_relu_3n_out:neuron_inst_1.Win[6]
c2_n1_Win[7] => neuron_relu_3n_out:neuron_inst_1.Win[7]
c2_n0_y[0] <= neuron_relu_3n_out:neuron_inst_0.y[0]
c2_n0_y[1] <= neuron_relu_3n_out:neuron_inst_0.y[1]
c2_n0_y[2] <= neuron_relu_3n_out:neuron_inst_0.y[2]
c2_n0_y[3] <= neuron_relu_3n_out:neuron_inst_0.y[3]
c2_n0_y[4] <= neuron_relu_3n_out:neuron_inst_0.y[4]
c2_n0_y[5] <= neuron_relu_3n_out:neuron_inst_0.y[5]
c2_n0_y[6] <= neuron_relu_3n_out:neuron_inst_0.y[6]
c2_n0_y[7] <= neuron_relu_3n_out:neuron_inst_0.y[7]
c2_n1_y[0] <= neuron_relu_3n_out:neuron_inst_1.y[0]
c2_n1_y[1] <= neuron_relu_3n_out:neuron_inst_1.y[1]
c2_n1_y[2] <= neuron_relu_3n_out:neuron_inst_1.y[2]
c2_n1_y[3] <= neuron_relu_3n_out:neuron_inst_1.y[3]
c2_n1_y[4] <= neuron_relu_3n_out:neuron_inst_1.y[4]
c2_n1_y[5] <= neuron_relu_3n_out:neuron_inst_1.y[5]
c2_n1_y[6] <= neuron_relu_3n_out:neuron_inst_1.y[6]
c2_n1_y[7] <= neuron_relu_3n_out:neuron_inst_1.y[7]
c2_n0_Wout[0] <= neuron_relu_3n_out:neuron_inst_0.Wout[0]
c2_n0_Wout[1] <= neuron_relu_3n_out:neuron_inst_0.Wout[1]
c2_n0_Wout[2] <= neuron_relu_3n_out:neuron_inst_0.Wout[2]
c2_n0_Wout[3] <= neuron_relu_3n_out:neuron_inst_0.Wout[3]
c2_n0_Wout[4] <= neuron_relu_3n_out:neuron_inst_0.Wout[4]
c2_n0_Wout[5] <= neuron_relu_3n_out:neuron_inst_0.Wout[5]
c2_n0_Wout[6] <= neuron_relu_3n_out:neuron_inst_0.Wout[6]
c2_n0_Wout[7] <= neuron_relu_3n_out:neuron_inst_0.Wout[7]
c2_n1_Wout[0] <= neuron_relu_3n_out:neuron_inst_1.Wout[0]
c2_n1_Wout[1] <= neuron_relu_3n_out:neuron_inst_1.Wout[1]
c2_n1_Wout[2] <= neuron_relu_3n_out:neuron_inst_1.Wout[2]
c2_n1_Wout[3] <= neuron_relu_3n_out:neuron_inst_1.Wout[3]
c2_n1_Wout[4] <= neuron_relu_3n_out:neuron_inst_1.Wout[4]
c2_n1_Wout[5] <= neuron_relu_3n_out:neuron_inst_1.Wout[5]
c2_n1_Wout[6] <= neuron_relu_3n_out:neuron_inst_1.Wout[6]
c2_n1_Wout[7] <= neuron_relu_3n_out:neuron_inst_1.Wout[7]


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0
clk => MAC_3n:U_MAC.clk
clk => activation_fx:fx_activation_inst.clk
rst => MAC_3n:U_MAC.rst
rst => shift_reg_3n:inst_shift_reg.rst
rst => activation_fx:fx_activation_inst.rst
update_weights => shift_reg_3n:inst_shift_reg.clk
Xi[0] => MAC_3n:U_MAC.Xi[0]
Xi[1] => MAC_3n:U_MAC.Xi[1]
Xi[2] => MAC_3n:U_MAC.Xi[2]
Xi[3] => MAC_3n:U_MAC.Xi[3]
Xi[4] => MAC_3n:U_MAC.Xi[4]
Xi[5] => MAC_3n:U_MAC.Xi[5]
Xi[6] => MAC_3n:U_MAC.Xi[6]
Xi[7] => MAC_3n:U_MAC.Xi[7]
Xi[8] => MAC_3n:U_MAC.Xi[8]
Xi[9] => MAC_3n:U_MAC.Xi[9]
Xi[10] => MAC_3n:U_MAC.Xi[10]
Xi[11] => MAC_3n:U_MAC.Xi[11]
Xi[12] => MAC_3n:U_MAC.Xi[12]
Xi[13] => MAC_3n:U_MAC.Xi[13]
Xi[14] => MAC_3n:U_MAC.Xi[14]
Xi[15] => MAC_3n:U_MAC.Xi[15]
Xi[16] => MAC_3n:U_MAC.Xi[16]
Xi[17] => MAC_3n:U_MAC.Xi[17]
Xi[18] => MAC_3n:U_MAC.Xi[18]
Xi[19] => MAC_3n:U_MAC.Xi[19]
Xi[20] => MAC_3n:U_MAC.Xi[20]
Xi[21] => MAC_3n:U_MAC.Xi[21]
Xi[22] => MAC_3n:U_MAC.Xi[22]
Xi[23] => MAC_3n:U_MAC.Xi[23]
Win[0] => shift_reg_3n:inst_shift_reg.Win[0]
Win[1] => shift_reg_3n:inst_shift_reg.Win[1]
Win[2] => shift_reg_3n:inst_shift_reg.Win[2]
Win[3] => shift_reg_3n:inst_shift_reg.Win[3]
Win[4] => shift_reg_3n:inst_shift_reg.Win[4]
Win[5] => shift_reg_3n:inst_shift_reg.Win[5]
Win[6] => shift_reg_3n:inst_shift_reg.Win[6]
Win[7] => shift_reg_3n:inst_shift_reg.Win[7]
y[0] <= activation_fx:fx_activation_inst.fx_out[0]
y[1] <= activation_fx:fx_activation_inst.fx_out[1]
y[2] <= activation_fx:fx_activation_inst.fx_out[2]
y[3] <= activation_fx:fx_activation_inst.fx_out[3]
y[4] <= activation_fx:fx_activation_inst.fx_out[4]
y[5] <= activation_fx:fx_activation_inst.fx_out[5]
y[6] <= activation_fx:fx_activation_inst.fx_out[6]
y[7] <= activation_fx:fx_activation_inst.fx_out[7]
Wout[0] <= shift_reg_3n:inst_shift_reg.Wout[24]
Wout[1] <= shift_reg_3n:inst_shift_reg.Wout[25]
Wout[2] <= shift_reg_3n:inst_shift_reg.Wout[26]
Wout[3] <= shift_reg_3n:inst_shift_reg.Wout[27]
Wout[4] <= shift_reg_3n:inst_shift_reg.Wout[28]
Wout[5] <= shift_reg_3n:inst_shift_reg.Wout[29]
Wout[6] <= shift_reg_3n:inst_shift_reg.Wout[30]
Wout[7] <= shift_reg_3n:inst_shift_reg.Wout[31]


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|MAC_3n:U_MAC
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
rst => y[0]~reg0.ACLR
rst => y[1]~reg0.ACLR
rst => y[2]~reg0.ACLR
rst => y[3]~reg0.ACLR
rst => y[4]~reg0.ACLR
rst => y[5]~reg0.ACLR
rst => y[6]~reg0.ACLR
rst => y[7]~reg0.ACLR
Xi[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
Xi[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
Xi[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
Xi[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
Xi[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
Xi[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
Xi[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
Xi[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
Xi[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
Xi[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
Xi[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
Xi[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
Xi[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
Xi[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
Xi[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
Xi[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
Xi[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
Xi[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
Xi[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
Xi[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
Xi[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
Xi[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
Xi[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
Xi[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
Win[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
Win[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
Win[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
Win[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
Win[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
Win[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
Win[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
Win[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
Win[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
Win[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
Win[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
Win[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
Win[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
Win[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
Win[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
Win[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
Win[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
Win[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
Win[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
Win[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
Win[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
Win[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
Win[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
Win[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
Win[24] => Add2.IN32
Win[25] => Add2.IN31
Win[26] => Add2.IN30
Win[27] => Add2.IN29
Win[28] => Add2.IN28
Win[29] => Add2.IN27
Win[30] => Add2.IN26
Win[31] => Add2.IN17
Win[31] => Add2.IN18
Win[31] => Add2.IN19
Win[31] => Add2.IN20
Win[31] => Add2.IN21
Win[31] => Add2.IN22
Win[31] => Add2.IN23
Win[31] => Add2.IN24
Win[31] => Add2.IN25
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|shift_reg_3n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
Win[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
Win[0] => Wout[0].DATAIN
Win[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
Win[1] => Wout[1].DATAIN
Win[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
Win[2] => Wout[2].DATAIN
Win[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
Win[3] => Wout[3].DATAIN
Win[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
Win[4] => Wout[4].DATAIN
Win[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
Win[5] => Wout[5].DATAIN
Win[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
Win[6] => Wout[6].DATAIN
Win[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
Win[7] => Wout[7].DATAIN
Wout[0] <= Win[0].DB_MAX_OUTPUT_PORT_TYPE
Wout[1] <= Win[1].DB_MAX_OUTPUT_PORT_TYPE
Wout[2] <= Win[2].DB_MAX_OUTPUT_PORT_TYPE
Wout[3] <= Win[3].DB_MAX_OUTPUT_PORT_TYPE
Wout[4] <= Win[4].DB_MAX_OUTPUT_PORT_TYPE
Wout[5] <= Win[5].DB_MAX_OUTPUT_PORT_TYPE
Wout[6] <= Win[6].DB_MAX_OUTPUT_PORT_TYPE
Wout[7] <= Win[7].DB_MAX_OUTPUT_PORT_TYPE
Wout[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
Wout[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
Wout[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
Wout[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
Wout[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
Wout[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
Wout[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
Wout[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
Wout[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
Wout[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
Wout[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
Wout[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
Wout[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
Wout[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
Wout[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
Wout[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
Wout[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
Wout[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
Wout[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
Wout[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
Wout[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
Wout[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
Wout[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
Wout[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_0|activation_fx:fx_activation_inst
clk => fx_out[0]~reg0.CLK
clk => fx_out[1]~reg0.CLK
clk => fx_out[2]~reg0.CLK
clk => fx_out[3]~reg0.CLK
clk => fx_out[4]~reg0.CLK
clk => fx_out[5]~reg0.CLK
clk => fx_out[6]~reg0.CLK
clk => fx_out[7]~reg0.CLK
rst => fx_out[0]~reg0.ACLR
rst => fx_out[1]~reg0.ACLR
rst => fx_out[2]~reg0.ACLR
rst => fx_out[3]~reg0.ACLR
rst => fx_out[4]~reg0.ACLR
rst => fx_out[5]~reg0.ACLR
rst => fx_out[6]~reg0.ACLR
rst => fx_out[7]~reg0.ACLR
fx_in[0] => LessThan0.IN16
fx_in[0] => s_fx_out[0].DATAB
fx_in[1] => LessThan0.IN15
fx_in[1] => s_fx_out[1].DATAB
fx_in[2] => LessThan0.IN14
fx_in[2] => s_fx_out[2].DATAB
fx_in[3] => LessThan0.IN13
fx_in[3] => s_fx_out[3].DATAB
fx_in[4] => LessThan0.IN12
fx_in[4] => s_fx_out[4].DATAB
fx_in[5] => LessThan0.IN11
fx_in[5] => s_fx_out[5].DATAB
fx_in[6] => LessThan0.IN10
fx_in[6] => s_fx_out[6].DATAB
fx_in[7] => LessThan0.IN9
fx_in[7] => s_fx_out[7].DATAB
fx_out[0] <= fx_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[1] <= fx_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[2] <= fx_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[3] <= fx_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[4] <= fx_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[5] <= fx_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[6] <= fx_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[7] <= fx_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1
clk => MAC_3n:U_MAC.clk
clk => activation_fx:fx_activation_inst.clk
rst => MAC_3n:U_MAC.rst
rst => shift_reg_3n:inst_shift_reg.rst
rst => activation_fx:fx_activation_inst.rst
update_weights => shift_reg_3n:inst_shift_reg.clk
Xi[0] => MAC_3n:U_MAC.Xi[0]
Xi[1] => MAC_3n:U_MAC.Xi[1]
Xi[2] => MAC_3n:U_MAC.Xi[2]
Xi[3] => MAC_3n:U_MAC.Xi[3]
Xi[4] => MAC_3n:U_MAC.Xi[4]
Xi[5] => MAC_3n:U_MAC.Xi[5]
Xi[6] => MAC_3n:U_MAC.Xi[6]
Xi[7] => MAC_3n:U_MAC.Xi[7]
Xi[8] => MAC_3n:U_MAC.Xi[8]
Xi[9] => MAC_3n:U_MAC.Xi[9]
Xi[10] => MAC_3n:U_MAC.Xi[10]
Xi[11] => MAC_3n:U_MAC.Xi[11]
Xi[12] => MAC_3n:U_MAC.Xi[12]
Xi[13] => MAC_3n:U_MAC.Xi[13]
Xi[14] => MAC_3n:U_MAC.Xi[14]
Xi[15] => MAC_3n:U_MAC.Xi[15]
Xi[16] => MAC_3n:U_MAC.Xi[16]
Xi[17] => MAC_3n:U_MAC.Xi[17]
Xi[18] => MAC_3n:U_MAC.Xi[18]
Xi[19] => MAC_3n:U_MAC.Xi[19]
Xi[20] => MAC_3n:U_MAC.Xi[20]
Xi[21] => MAC_3n:U_MAC.Xi[21]
Xi[22] => MAC_3n:U_MAC.Xi[22]
Xi[23] => MAC_3n:U_MAC.Xi[23]
Win[0] => shift_reg_3n:inst_shift_reg.Win[0]
Win[1] => shift_reg_3n:inst_shift_reg.Win[1]
Win[2] => shift_reg_3n:inst_shift_reg.Win[2]
Win[3] => shift_reg_3n:inst_shift_reg.Win[3]
Win[4] => shift_reg_3n:inst_shift_reg.Win[4]
Win[5] => shift_reg_3n:inst_shift_reg.Win[5]
Win[6] => shift_reg_3n:inst_shift_reg.Win[6]
Win[7] => shift_reg_3n:inst_shift_reg.Win[7]
y[0] <= activation_fx:fx_activation_inst.fx_out[0]
y[1] <= activation_fx:fx_activation_inst.fx_out[1]
y[2] <= activation_fx:fx_activation_inst.fx_out[2]
y[3] <= activation_fx:fx_activation_inst.fx_out[3]
y[4] <= activation_fx:fx_activation_inst.fx_out[4]
y[5] <= activation_fx:fx_activation_inst.fx_out[5]
y[6] <= activation_fx:fx_activation_inst.fx_out[6]
y[7] <= activation_fx:fx_activation_inst.fx_out[7]
Wout[0] <= shift_reg_3n:inst_shift_reg.Wout[24]
Wout[1] <= shift_reg_3n:inst_shift_reg.Wout[25]
Wout[2] <= shift_reg_3n:inst_shift_reg.Wout[26]
Wout[3] <= shift_reg_3n:inst_shift_reg.Wout[27]
Wout[4] <= shift_reg_3n:inst_shift_reg.Wout[28]
Wout[5] <= shift_reg_3n:inst_shift_reg.Wout[29]
Wout[6] <= shift_reg_3n:inst_shift_reg.Wout[30]
Wout[7] <= shift_reg_3n:inst_shift_reg.Wout[31]


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|MAC_3n:U_MAC
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
rst => y[0]~reg0.ACLR
rst => y[1]~reg0.ACLR
rst => y[2]~reg0.ACLR
rst => y[3]~reg0.ACLR
rst => y[4]~reg0.ACLR
rst => y[5]~reg0.ACLR
rst => y[6]~reg0.ACLR
rst => y[7]~reg0.ACLR
Xi[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
Xi[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
Xi[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
Xi[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
Xi[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
Xi[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
Xi[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
Xi[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
Xi[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
Xi[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
Xi[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
Xi[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
Xi[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
Xi[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
Xi[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
Xi[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
Xi[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[0]
Xi[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[1]
Xi[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[2]
Xi[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[3]
Xi[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[4]
Xi[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[5]
Xi[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[6]
Xi[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.X[7]
Win[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
Win[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
Win[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
Win[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
Win[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
Win[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
Win[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
Win[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
Win[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
Win[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
Win[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
Win[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
Win[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
Win[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
Win[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
Win[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
Win[16] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[0]
Win[17] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[1]
Win[18] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[2]
Win[19] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[3]
Win[20] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[4]
Win[21] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[5]
Win[22] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[6]
Win[23] => mult0_v0:loop_Mult_port_map:2:mult0_v0_inst_loop.W[7]
Win[24] => Add2.IN32
Win[25] => Add2.IN31
Win[26] => Add2.IN30
Win[27] => Add2.IN29
Win[28] => Add2.IN28
Win[29] => Add2.IN27
Win[30] => Add2.IN26
Win[31] => Add2.IN17
Win[31] => Add2.IN18
Win[31] => Add2.IN19
Win[31] => Add2.IN20
Win[31] => Add2.IN21
Win[31] => Add2.IN22
Win[31] => Add2.IN23
Win[31] => Add2.IN24
Win[31] => Add2.IN25
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|MAC_3n:U_MAC|mult0_v0:\loop_Mult_port_map:2:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|shift_reg_3n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
clk => Reg:loop_port_map:3:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
rst => Reg:loop_port_map:3:Reg_inst_loop.rst
Win[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
Win[0] => Wout[0].DATAIN
Win[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
Win[1] => Wout[1].DATAIN
Win[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
Win[2] => Wout[2].DATAIN
Win[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
Win[3] => Wout[3].DATAIN
Win[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
Win[4] => Wout[4].DATAIN
Win[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
Win[5] => Wout[5].DATAIN
Win[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
Win[6] => Wout[6].DATAIN
Win[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
Win[7] => Wout[7].DATAIN
Wout[0] <= Win[0].DB_MAX_OUTPUT_PORT_TYPE
Wout[1] <= Win[1].DB_MAX_OUTPUT_PORT_TYPE
Wout[2] <= Win[2].DB_MAX_OUTPUT_PORT_TYPE
Wout[3] <= Win[3].DB_MAX_OUTPUT_PORT_TYPE
Wout[4] <= Win[4].DB_MAX_OUTPUT_PORT_TYPE
Wout[5] <= Win[5].DB_MAX_OUTPUT_PORT_TYPE
Wout[6] <= Win[6].DB_MAX_OUTPUT_PORT_TYPE
Wout[7] <= Win[7].DB_MAX_OUTPUT_PORT_TYPE
Wout[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
Wout[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
Wout[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
Wout[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
Wout[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
Wout[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
Wout[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
Wout[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
Wout[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
Wout[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
Wout[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
Wout[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
Wout[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
Wout[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
Wout[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
Wout[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]
Wout[24] <= Reg:loop_port_map:3:Reg_inst_loop.Q[0]
Wout[25] <= Reg:loop_port_map:3:Reg_inst_loop.Q[1]
Wout[26] <= Reg:loop_port_map:3:Reg_inst_loop.Q[2]
Wout[27] <= Reg:loop_port_map:3:Reg_inst_loop.Q[3]
Wout[28] <= Reg:loop_port_map:3:Reg_inst_loop.Q[4]
Wout[29] <= Reg:loop_port_map:3:Reg_inst_loop.Q[5]
Wout[30] <= Reg:loop_port_map:3:Reg_inst_loop.Q[6]
Wout[31] <= Reg:loop_port_map:3:Reg_inst_loop.Q[7]


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|shift_reg_3n:inst_shift_reg|Reg:\loop_port_map:3:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada2_ReLU_2neuron_8bits_3n_signed:camada2_ReLU_2neuron_8bits_3n_signed_inst|neuron_ReLU_3n_out:neuron_inst_1|activation_fx:fx_activation_inst
clk => fx_out[0]~reg0.CLK
clk => fx_out[1]~reg0.CLK
clk => fx_out[2]~reg0.CLK
clk => fx_out[3]~reg0.CLK
clk => fx_out[4]~reg0.CLK
clk => fx_out[5]~reg0.CLK
clk => fx_out[6]~reg0.CLK
clk => fx_out[7]~reg0.CLK
rst => fx_out[0]~reg0.ACLR
rst => fx_out[1]~reg0.ACLR
rst => fx_out[2]~reg0.ACLR
rst => fx_out[3]~reg0.ACLR
rst => fx_out[4]~reg0.ACLR
rst => fx_out[5]~reg0.ACLR
rst => fx_out[6]~reg0.ACLR
rst => fx_out[7]~reg0.ACLR
fx_in[0] => LessThan0.IN16
fx_in[0] => s_fx_out[0].DATAB
fx_in[1] => LessThan0.IN15
fx_in[1] => s_fx_out[1].DATAB
fx_in[2] => LessThan0.IN14
fx_in[2] => s_fx_out[2].DATAB
fx_in[3] => LessThan0.IN13
fx_in[3] => s_fx_out[3].DATAB
fx_in[4] => LessThan0.IN12
fx_in[4] => s_fx_out[4].DATAB
fx_in[5] => LessThan0.IN11
fx_in[5] => s_fx_out[5].DATAB
fx_in[6] => LessThan0.IN10
fx_in[6] => s_fx_out[6].DATAB
fx_in[7] => LessThan0.IN9
fx_in[7] => s_fx_out[7].DATAB
fx_out[0] <= fx_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[1] <= fx_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[2] <= fx_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[3] <= fx_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[4] <= fx_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[5] <= fx_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[6] <= fx_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[7] <= fx_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst
clk => neuron_sigmoid_2n:neuron_inst_0.clk
clk => neuron_sigmoid_2n:neuron_inst_1.clk
rst => neuron_sigmoid_2n:neuron_inst_0.rst
rst => neuron_sigmoid_2n:neuron_inst_1.rst
update_weights => neuron_sigmoid_2n:neuron_inst_0.update_weights
update_weights => neuron_sigmoid_2n:neuron_inst_1.update_weights
Xi[0] => neuron_sigmoid_2n:neuron_inst_0.Xi[0]
Xi[0] => neuron_sigmoid_2n:neuron_inst_1.Xi[0]
Xi[1] => neuron_sigmoid_2n:neuron_inst_0.Xi[1]
Xi[1] => neuron_sigmoid_2n:neuron_inst_1.Xi[1]
Xi[2] => neuron_sigmoid_2n:neuron_inst_0.Xi[2]
Xi[2] => neuron_sigmoid_2n:neuron_inst_1.Xi[2]
Xi[3] => neuron_sigmoid_2n:neuron_inst_0.Xi[3]
Xi[3] => neuron_sigmoid_2n:neuron_inst_1.Xi[3]
Xi[4] => neuron_sigmoid_2n:neuron_inst_0.Xi[4]
Xi[4] => neuron_sigmoid_2n:neuron_inst_1.Xi[4]
Xi[5] => neuron_sigmoid_2n:neuron_inst_0.Xi[5]
Xi[5] => neuron_sigmoid_2n:neuron_inst_1.Xi[5]
Xi[6] => neuron_sigmoid_2n:neuron_inst_0.Xi[6]
Xi[6] => neuron_sigmoid_2n:neuron_inst_1.Xi[6]
Xi[7] => neuron_sigmoid_2n:neuron_inst_0.Xi[7]
Xi[7] => neuron_sigmoid_2n:neuron_inst_1.Xi[7]
Xi[8] => neuron_sigmoid_2n:neuron_inst_0.Xi[8]
Xi[8] => neuron_sigmoid_2n:neuron_inst_1.Xi[8]
Xi[9] => neuron_sigmoid_2n:neuron_inst_0.Xi[9]
Xi[9] => neuron_sigmoid_2n:neuron_inst_1.Xi[9]
Xi[10] => neuron_sigmoid_2n:neuron_inst_0.Xi[10]
Xi[10] => neuron_sigmoid_2n:neuron_inst_1.Xi[10]
Xi[11] => neuron_sigmoid_2n:neuron_inst_0.Xi[11]
Xi[11] => neuron_sigmoid_2n:neuron_inst_1.Xi[11]
Xi[12] => neuron_sigmoid_2n:neuron_inst_0.Xi[12]
Xi[12] => neuron_sigmoid_2n:neuron_inst_1.Xi[12]
Xi[13] => neuron_sigmoid_2n:neuron_inst_0.Xi[13]
Xi[13] => neuron_sigmoid_2n:neuron_inst_1.Xi[13]
Xi[14] => neuron_sigmoid_2n:neuron_inst_0.Xi[14]
Xi[14] => neuron_sigmoid_2n:neuron_inst_1.Xi[14]
Xi[15] => neuron_sigmoid_2n:neuron_inst_0.Xi[15]
Xi[15] => neuron_sigmoid_2n:neuron_inst_1.Xi[15]
c3_n0_Win[0] => neuron_sigmoid_2n:neuron_inst_0.Win[0]
c3_n0_Win[1] => neuron_sigmoid_2n:neuron_inst_0.Win[1]
c3_n0_Win[2] => neuron_sigmoid_2n:neuron_inst_0.Win[2]
c3_n0_Win[3] => neuron_sigmoid_2n:neuron_inst_0.Win[3]
c3_n0_Win[4] => neuron_sigmoid_2n:neuron_inst_0.Win[4]
c3_n0_Win[5] => neuron_sigmoid_2n:neuron_inst_0.Win[5]
c3_n0_Win[6] => neuron_sigmoid_2n:neuron_inst_0.Win[6]
c3_n0_Win[7] => neuron_sigmoid_2n:neuron_inst_0.Win[7]
c3_n1_Win[0] => neuron_sigmoid_2n:neuron_inst_1.Win[0]
c3_n1_Win[1] => neuron_sigmoid_2n:neuron_inst_1.Win[1]
c3_n1_Win[2] => neuron_sigmoid_2n:neuron_inst_1.Win[2]
c3_n1_Win[3] => neuron_sigmoid_2n:neuron_inst_1.Win[3]
c3_n1_Win[4] => neuron_sigmoid_2n:neuron_inst_1.Win[4]
c3_n1_Win[5] => neuron_sigmoid_2n:neuron_inst_1.Win[5]
c3_n1_Win[6] => neuron_sigmoid_2n:neuron_inst_1.Win[6]
c3_n1_Win[7] => neuron_sigmoid_2n:neuron_inst_1.Win[7]
c3_n0_y[0] <= neuron_sigmoid_2n:neuron_inst_0.y[0]
c3_n0_y[1] <= neuron_sigmoid_2n:neuron_inst_0.y[1]
c3_n0_y[2] <= neuron_sigmoid_2n:neuron_inst_0.y[2]
c3_n0_y[3] <= neuron_sigmoid_2n:neuron_inst_0.y[3]
c3_n0_y[4] <= neuron_sigmoid_2n:neuron_inst_0.y[4]
c3_n0_y[5] <= neuron_sigmoid_2n:neuron_inst_0.y[5]
c3_n0_y[6] <= neuron_sigmoid_2n:neuron_inst_0.y[6]
c3_n0_y[7] <= neuron_sigmoid_2n:neuron_inst_0.y[7]
c3_n1_y[0] <= neuron_sigmoid_2n:neuron_inst_1.y[0]
c3_n1_y[1] <= neuron_sigmoid_2n:neuron_inst_1.y[1]
c3_n1_y[2] <= neuron_sigmoid_2n:neuron_inst_1.y[2]
c3_n1_y[3] <= neuron_sigmoid_2n:neuron_inst_1.y[3]
c3_n1_y[4] <= neuron_sigmoid_2n:neuron_inst_1.y[4]
c3_n1_y[5] <= neuron_sigmoid_2n:neuron_inst_1.y[5]
c3_n1_y[6] <= neuron_sigmoid_2n:neuron_inst_1.y[6]
c3_n1_y[7] <= neuron_sigmoid_2n:neuron_inst_1.y[7]


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_0
clk => MAC_2n:U_MAC.clk
clk => activation_fx:U_ROM.clk
rst => MAC_2n:U_MAC.rst
rst => shift_reg_2n:inst_shift_reg.rst
rst => activation_fx:U_ROM.rst
update_weights => shift_reg_2n:inst_shift_reg.clk
Xi[0] => MAC_2n:U_MAC.Xi[0]
Xi[1] => MAC_2n:U_MAC.Xi[1]
Xi[2] => MAC_2n:U_MAC.Xi[2]
Xi[3] => MAC_2n:U_MAC.Xi[3]
Xi[4] => MAC_2n:U_MAC.Xi[4]
Xi[5] => MAC_2n:U_MAC.Xi[5]
Xi[6] => MAC_2n:U_MAC.Xi[6]
Xi[7] => MAC_2n:U_MAC.Xi[7]
Xi[8] => MAC_2n:U_MAC.Xi[8]
Xi[9] => MAC_2n:U_MAC.Xi[9]
Xi[10] => MAC_2n:U_MAC.Xi[10]
Xi[11] => MAC_2n:U_MAC.Xi[11]
Xi[12] => MAC_2n:U_MAC.Xi[12]
Xi[13] => MAC_2n:U_MAC.Xi[13]
Xi[14] => MAC_2n:U_MAC.Xi[14]
Xi[15] => MAC_2n:U_MAC.Xi[15]
Win[0] => shift_reg_2n:inst_shift_reg.Win[0]
Win[1] => shift_reg_2n:inst_shift_reg.Win[1]
Win[2] => shift_reg_2n:inst_shift_reg.Win[2]
Win[3] => shift_reg_2n:inst_shift_reg.Win[3]
Win[4] => shift_reg_2n:inst_shift_reg.Win[4]
Win[5] => shift_reg_2n:inst_shift_reg.Win[5]
Win[6] => shift_reg_2n:inst_shift_reg.Win[6]
Win[7] => shift_reg_2n:inst_shift_reg.Win[7]
y[0] <= activation_fx:U_ROM.fx_out[0]
y[1] <= activation_fx:U_ROM.fx_out[1]
y[2] <= activation_fx:U_ROM.fx_out[2]
y[3] <= activation_fx:U_ROM.fx_out[3]
y[4] <= activation_fx:U_ROM.fx_out[4]
y[5] <= activation_fx:U_ROM.fx_out[5]
y[6] <= activation_fx:U_ROM.fx_out[6]
y[7] <= activation_fx:U_ROM.fx_out[7]


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_0|MAC_2n:U_MAC
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
rst => y[0]~reg0.ACLR
rst => y[1]~reg0.ACLR
rst => y[2]~reg0.ACLR
rst => y[3]~reg0.ACLR
rst => y[4]~reg0.ACLR
rst => y[5]~reg0.ACLR
rst => y[6]~reg0.ACLR
rst => y[7]~reg0.ACLR
Xi[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
Xi[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
Xi[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
Xi[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
Xi[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
Xi[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
Xi[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
Xi[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
Xi[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
Xi[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
Xi[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
Xi[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
Xi[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
Xi[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
Xi[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
Xi[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
Win[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
Win[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
Win[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
Win[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
Win[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
Win[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
Win[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
Win[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
Win[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
Win[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
Win[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
Win[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
Win[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
Win[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
Win[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
Win[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
Win[16] => Add1.IN32
Win[17] => Add1.IN31
Win[18] => Add1.IN30
Win[19] => Add1.IN29
Win[20] => Add1.IN28
Win[21] => Add1.IN27
Win[22] => Add1.IN26
Win[23] => Add1.IN17
Win[23] => Add1.IN18
Win[23] => Add1.IN19
Win[23] => Add1.IN20
Win[23] => Add1.IN21
Win[23] => Add1.IN22
Win[23] => Add1.IN23
Win[23] => Add1.IN24
Win[23] => Add1.IN25
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_0|MAC_2n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_0|MAC_2n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_0|shift_reg_2n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
Win[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
Win[0] => Wout[0].DATAIN
Win[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
Win[1] => Wout[1].DATAIN
Win[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
Win[2] => Wout[2].DATAIN
Win[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
Win[3] => Wout[3].DATAIN
Win[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
Win[4] => Wout[4].DATAIN
Win[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
Win[5] => Wout[5].DATAIN
Win[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
Win[6] => Wout[6].DATAIN
Win[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
Win[7] => Wout[7].DATAIN
Wout[0] <= Win[0].DB_MAX_OUTPUT_PORT_TYPE
Wout[1] <= Win[1].DB_MAX_OUTPUT_PORT_TYPE
Wout[2] <= Win[2].DB_MAX_OUTPUT_PORT_TYPE
Wout[3] <= Win[3].DB_MAX_OUTPUT_PORT_TYPE
Wout[4] <= Win[4].DB_MAX_OUTPUT_PORT_TYPE
Wout[5] <= Win[5].DB_MAX_OUTPUT_PORT_TYPE
Wout[6] <= Win[6].DB_MAX_OUTPUT_PORT_TYPE
Wout[7] <= Win[7].DB_MAX_OUTPUT_PORT_TYPE
Wout[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
Wout[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
Wout[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
Wout[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
Wout[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
Wout[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
Wout[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
Wout[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
Wout[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
Wout[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
Wout[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
Wout[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
Wout[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
Wout[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
Wout[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
Wout[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_0|shift_reg_2n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_0|shift_reg_2n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_0|activation_fx:U_ROM
clk => fx_out[0]~reg0.CLK
clk => fx_out[1]~reg0.CLK
clk => fx_out[2]~reg0.CLK
clk => fx_out[3]~reg0.CLK
clk => fx_out[4]~reg0.CLK
clk => fx_out[5]~reg0.CLK
clk => fx_out[6]~reg0.CLK
clk => fx_out[7]~reg0.CLK
rst => fx_out[0]~reg0.ACLR
rst => fx_out[1]~reg0.ACLR
rst => fx_out[2]~reg0.ACLR
rst => fx_out[3]~reg0.ACLR
rst => fx_out[4]~reg0.ACLR
rst => fx_out[5]~reg0.ACLR
rst => fx_out[6]~reg0.ACLR
rst => fx_out[7]~reg0.ACLR
fx_in[0] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[0]
fx_in[1] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[1]
fx_in[2] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[2]
fx_in[3] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[3]
fx_in[4] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[4]
fx_in[5] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[5]
fx_in[6] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[6]
fx_in[7] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[7]
fx_out[0] <= fx_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[1] <= fx_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[2] <= fx_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[3] <= fx_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[4] <= fx_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[5] <= fx_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[6] <= fx_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[7] <= fx_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_0|activation_fx:U_ROM|ROM_fx_8bitaddr_8width:\Sigmoid_ROM_inst:U_ROM
address[0] => Mux1.IN263
address[0] => Mux2.IN263
address[0] => Mux3.IN263
address[0] => Mux4.IN263
address[0] => Mux5.IN263
address[1] => Mux0.IN134
address[1] => Mux1.IN262
address[1] => Mux2.IN262
address[1] => Mux3.IN262
address[1] => Mux4.IN262
address[1] => Mux5.IN262
address[2] => Mux0.IN133
address[2] => Mux1.IN261
address[2] => Mux2.IN261
address[2] => Mux3.IN261
address[2] => Mux4.IN261
address[2] => Mux5.IN261
address[3] => Mux0.IN132
address[3] => Mux1.IN260
address[3] => Mux2.IN260
address[3] => Mux3.IN260
address[3] => Mux4.IN260
address[3] => Mux5.IN260
address[4] => Mux0.IN131
address[4] => Mux1.IN259
address[4] => Mux2.IN259
address[4] => Mux3.IN259
address[4] => Mux4.IN259
address[4] => Mux5.IN259
address[5] => Mux0.IN130
address[5] => Mux1.IN258
address[5] => Mux2.IN258
address[5] => Mux3.IN258
address[5] => Mux4.IN258
address[5] => Mux5.IN258
address[6] => Mux0.IN129
address[6] => Mux1.IN257
address[6] => Mux2.IN257
address[6] => Mux3.IN257
address[6] => Mux4.IN257
address[6] => Mux5.IN257
address[7] => Mux0.IN128
address[7] => Mux1.IN256
address[7] => Mux2.IN256
address[7] => Mux3.IN256
address[7] => Mux4.IN256
address[7] => Mux5.IN256
address[7] => data_out[6].DATAIN
data_out[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= <GND>


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_1
clk => MAC_2n:U_MAC.clk
clk => activation_fx:U_ROM.clk
rst => MAC_2n:U_MAC.rst
rst => shift_reg_2n:inst_shift_reg.rst
rst => activation_fx:U_ROM.rst
update_weights => shift_reg_2n:inst_shift_reg.clk
Xi[0] => MAC_2n:U_MAC.Xi[0]
Xi[1] => MAC_2n:U_MAC.Xi[1]
Xi[2] => MAC_2n:U_MAC.Xi[2]
Xi[3] => MAC_2n:U_MAC.Xi[3]
Xi[4] => MAC_2n:U_MAC.Xi[4]
Xi[5] => MAC_2n:U_MAC.Xi[5]
Xi[6] => MAC_2n:U_MAC.Xi[6]
Xi[7] => MAC_2n:U_MAC.Xi[7]
Xi[8] => MAC_2n:U_MAC.Xi[8]
Xi[9] => MAC_2n:U_MAC.Xi[9]
Xi[10] => MAC_2n:U_MAC.Xi[10]
Xi[11] => MAC_2n:U_MAC.Xi[11]
Xi[12] => MAC_2n:U_MAC.Xi[12]
Xi[13] => MAC_2n:U_MAC.Xi[13]
Xi[14] => MAC_2n:U_MAC.Xi[14]
Xi[15] => MAC_2n:U_MAC.Xi[15]
Win[0] => shift_reg_2n:inst_shift_reg.Win[0]
Win[1] => shift_reg_2n:inst_shift_reg.Win[1]
Win[2] => shift_reg_2n:inst_shift_reg.Win[2]
Win[3] => shift_reg_2n:inst_shift_reg.Win[3]
Win[4] => shift_reg_2n:inst_shift_reg.Win[4]
Win[5] => shift_reg_2n:inst_shift_reg.Win[5]
Win[6] => shift_reg_2n:inst_shift_reg.Win[6]
Win[7] => shift_reg_2n:inst_shift_reg.Win[7]
y[0] <= activation_fx:U_ROM.fx_out[0]
y[1] <= activation_fx:U_ROM.fx_out[1]
y[2] <= activation_fx:U_ROM.fx_out[2]
y[3] <= activation_fx:U_ROM.fx_out[3]
y[4] <= activation_fx:U_ROM.fx_out[4]
y[5] <= activation_fx:U_ROM.fx_out[5]
y[6] <= activation_fx:U_ROM.fx_out[6]
y[7] <= activation_fx:U_ROM.fx_out[7]


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_1|MAC_2n:U_MAC
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
rst => y[0]~reg0.ACLR
rst => y[1]~reg0.ACLR
rst => y[2]~reg0.ACLR
rst => y[3]~reg0.ACLR
rst => y[4]~reg0.ACLR
rst => y[5]~reg0.ACLR
rst => y[6]~reg0.ACLR
rst => y[7]~reg0.ACLR
Xi[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[0]
Xi[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[1]
Xi[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[2]
Xi[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[3]
Xi[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[4]
Xi[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[5]
Xi[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[6]
Xi[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.X[7]
Xi[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[0]
Xi[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[1]
Xi[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[2]
Xi[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[3]
Xi[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[4]
Xi[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[5]
Xi[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[6]
Xi[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.X[7]
Win[0] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[0]
Win[1] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[1]
Win[2] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[2]
Win[3] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[3]
Win[4] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[4]
Win[5] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[5]
Win[6] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[6]
Win[7] => mult0_v0:loop_Mult_port_map:0:mult0_v0_inst_loop.W[7]
Win[8] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[0]
Win[9] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[1]
Win[10] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[2]
Win[11] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[3]
Win[12] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[4]
Win[13] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[5]
Win[14] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[6]
Win[15] => mult0_v0:loop_Mult_port_map:1:mult0_v0_inst_loop.W[7]
Win[16] => Add1.IN32
Win[17] => Add1.IN31
Win[18] => Add1.IN30
Win[19] => Add1.IN29
Win[20] => Add1.IN28
Win[21] => Add1.IN27
Win[22] => Add1.IN26
Win[23] => Add1.IN17
Win[23] => Add1.IN18
Win[23] => Add1.IN19
Win[23] => Add1.IN20
Win[23] => Add1.IN21
Win[23] => Add1.IN22
Win[23] => Add1.IN23
Win[23] => Add1.IN24
Win[23] => Add1.IN25
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_1|MAC_2n:U_MAC|mult0_v0:\loop_Mult_port_map:0:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_1|MAC_2n:U_MAC|mult0_v0:\loop_Mult_port_map:1:mult0_v0_inst_loop
X[0] => Mult0.IN7
X[1] => Mult0.IN6
X[2] => Mult0.IN5
X[3] => Mult0.IN4
X[4] => Mult0.IN3
X[5] => Mult0.IN2
X[6] => Mult0.IN1
X[7] => Mult0.IN0
W[0] => Mult0.IN15
W[1] => Mult0.IN14
W[2] => Mult0.IN13
W[3] => Mult0.IN12
W[4] => Mult0.IN11
W[5] => Mult0.IN10
W[6] => Mult0.IN9
W[7] => Mult0.IN8
Y[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_1|shift_reg_2n:inst_shift_reg
clk => Reg:loop_port_map:1:Reg_inst_loop.clk
clk => Reg:loop_port_map:2:Reg_inst_loop.clk
rst => Reg:loop_port_map:1:Reg_inst_loop.rst
rst => Reg:loop_port_map:2:Reg_inst_loop.rst
Win[0] => Reg:loop_port_map:1:Reg_inst_loop.D[0]
Win[0] => Wout[0].DATAIN
Win[1] => Reg:loop_port_map:1:Reg_inst_loop.D[1]
Win[1] => Wout[1].DATAIN
Win[2] => Reg:loop_port_map:1:Reg_inst_loop.D[2]
Win[2] => Wout[2].DATAIN
Win[3] => Reg:loop_port_map:1:Reg_inst_loop.D[3]
Win[3] => Wout[3].DATAIN
Win[4] => Reg:loop_port_map:1:Reg_inst_loop.D[4]
Win[4] => Wout[4].DATAIN
Win[5] => Reg:loop_port_map:1:Reg_inst_loop.D[5]
Win[5] => Wout[5].DATAIN
Win[6] => Reg:loop_port_map:1:Reg_inst_loop.D[6]
Win[6] => Wout[6].DATAIN
Win[7] => Reg:loop_port_map:1:Reg_inst_loop.D[7]
Win[7] => Wout[7].DATAIN
Wout[0] <= Win[0].DB_MAX_OUTPUT_PORT_TYPE
Wout[1] <= Win[1].DB_MAX_OUTPUT_PORT_TYPE
Wout[2] <= Win[2].DB_MAX_OUTPUT_PORT_TYPE
Wout[3] <= Win[3].DB_MAX_OUTPUT_PORT_TYPE
Wout[4] <= Win[4].DB_MAX_OUTPUT_PORT_TYPE
Wout[5] <= Win[5].DB_MAX_OUTPUT_PORT_TYPE
Wout[6] <= Win[6].DB_MAX_OUTPUT_PORT_TYPE
Wout[7] <= Win[7].DB_MAX_OUTPUT_PORT_TYPE
Wout[8] <= Reg:loop_port_map:1:Reg_inst_loop.Q[0]
Wout[9] <= Reg:loop_port_map:1:Reg_inst_loop.Q[1]
Wout[10] <= Reg:loop_port_map:1:Reg_inst_loop.Q[2]
Wout[11] <= Reg:loop_port_map:1:Reg_inst_loop.Q[3]
Wout[12] <= Reg:loop_port_map:1:Reg_inst_loop.Q[4]
Wout[13] <= Reg:loop_port_map:1:Reg_inst_loop.Q[5]
Wout[14] <= Reg:loop_port_map:1:Reg_inst_loop.Q[6]
Wout[15] <= Reg:loop_port_map:1:Reg_inst_loop.Q[7]
Wout[16] <= Reg:loop_port_map:2:Reg_inst_loop.Q[0]
Wout[17] <= Reg:loop_port_map:2:Reg_inst_loop.Q[1]
Wout[18] <= Reg:loop_port_map:2:Reg_inst_loop.Q[2]
Wout[19] <= Reg:loop_port_map:2:Reg_inst_loop.Q[3]
Wout[20] <= Reg:loop_port_map:2:Reg_inst_loop.Q[4]
Wout[21] <= Reg:loop_port_map:2:Reg_inst_loop.Q[5]
Wout[22] <= Reg:loop_port_map:2:Reg_inst_loop.Q[6]
Wout[23] <= Reg:loop_port_map:2:Reg_inst_loop.Q[7]


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_1|shift_reg_2n:inst_shift_reg|Reg:\loop_port_map:1:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_1|shift_reg_2n:inst_shift_reg|Reg:\loop_port_map:2:Reg_inst_loop
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
D[0] => data[0].DATAIN
D[1] => data[1].DATAIN
D[2] => data[2].DATAIN
D[3] => data[3].DATAIN
D[4] => data[4].DATAIN
D[5] => data[5].DATAIN
D[6] => data[6].DATAIN
D[7] => data[7].DATAIN
Q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_1|activation_fx:U_ROM
clk => fx_out[0]~reg0.CLK
clk => fx_out[1]~reg0.CLK
clk => fx_out[2]~reg0.CLK
clk => fx_out[3]~reg0.CLK
clk => fx_out[4]~reg0.CLK
clk => fx_out[5]~reg0.CLK
clk => fx_out[6]~reg0.CLK
clk => fx_out[7]~reg0.CLK
rst => fx_out[0]~reg0.ACLR
rst => fx_out[1]~reg0.ACLR
rst => fx_out[2]~reg0.ACLR
rst => fx_out[3]~reg0.ACLR
rst => fx_out[4]~reg0.ACLR
rst => fx_out[5]~reg0.ACLR
rst => fx_out[6]~reg0.ACLR
rst => fx_out[7]~reg0.ACLR
fx_in[0] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[0]
fx_in[1] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[1]
fx_in[2] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[2]
fx_in[3] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[3]
fx_in[4] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[4]
fx_in[5] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[5]
fx_in[6] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[6]
fx_in[7] => ROM_fx_8bitaddr_8width:Sigmoid_ROM_inst:U_ROM.address[7]
fx_out[0] <= fx_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[1] <= fx_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[2] <= fx_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[3] <= fx_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[4] <= fx_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[5] <= fx_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[6] <= fx_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fx_out[7] <= fx_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_shift|camada3_Sigmoid_2neuron_8bits_2n_signed:camada3_Sigmoid_2neuron_8bits_2n_signed_inst|neuron_Sigmoid_2n:neuron_inst_1|activation_fx:U_ROM|ROM_fx_8bitaddr_8width:\Sigmoid_ROM_inst:U_ROM
address[0] => Mux1.IN263
address[0] => Mux2.IN263
address[0] => Mux3.IN263
address[0] => Mux4.IN263
address[0] => Mux5.IN263
address[1] => Mux0.IN134
address[1] => Mux1.IN262
address[1] => Mux2.IN262
address[1] => Mux3.IN262
address[1] => Mux4.IN262
address[1] => Mux5.IN262
address[2] => Mux0.IN133
address[2] => Mux1.IN261
address[2] => Mux2.IN261
address[2] => Mux3.IN261
address[2] => Mux4.IN261
address[2] => Mux5.IN261
address[3] => Mux0.IN132
address[3] => Mux1.IN260
address[3] => Mux2.IN260
address[3] => Mux3.IN260
address[3] => Mux4.IN260
address[3] => Mux5.IN260
address[4] => Mux0.IN131
address[4] => Mux1.IN259
address[4] => Mux2.IN259
address[4] => Mux3.IN259
address[4] => Mux4.IN259
address[4] => Mux5.IN259
address[5] => Mux0.IN130
address[5] => Mux1.IN258
address[5] => Mux2.IN258
address[5] => Mux3.IN258
address[5] => Mux4.IN258
address[5] => Mux5.IN258
address[6] => Mux0.IN129
address[6] => Mux1.IN257
address[6] => Mux2.IN257
address[6] => Mux3.IN257
address[6] => Mux4.IN257
address[6] => Mux5.IN257
address[7] => Mux0.IN128
address[7] => Mux1.IN256
address[7] => Mux2.IN256
address[7] => Mux3.IN256
address[7] => Mux4.IN256
address[7] => Mux5.IN256
address[7] => data_out[6].DATAIN
data_out[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= <GND>


