
motor MERC2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008980  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e0  08008b20  08008b20  00018b20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009100  08009100  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009100  08009100  00019100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009108  08009108  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009108  08009108  00019108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800910c  0800910c  0001910c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009110  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000454  200001d8  080092e4  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000062c  080092e4  0002062c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e0e4  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002368  00000000  00000000  0002e32b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d48  00000000  00000000  00030698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a51  00000000  00000000  000313e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000180da  00000000  00000000  00031e31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000107e8  00000000  00000000  00049f0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000907dd  00000000  00000000  0005a6f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000049a4  00000000  00000000  000eaed0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000ef874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008b08 	.word	0x08008b08

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08008b08 	.word	0x08008b08

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c7c:	f080 811c 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8119 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x294>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x294>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ed 	beq.w	8000eb2 <__udivmoddi4+0x28a>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f8 	bhi.w	8000ee6 <__udivmoddi4+0x2be>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8090 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80cb 	bhi.w	8000ee0 <__udivmoddi4+0x2b8>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80bb 	bhi.w	8000eea <__udivmoddi4+0x2c2>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fb09 5518 	mls	r5, r9, r8, r5
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db0:	fb08 f50e 	mul.w	r5, r8, lr
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 f001 	lsl.w	r0, r0, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc8:	f080 8088 	bcs.w	8000edc <__udivmoddi4+0x2b4>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8085 	bls.w	8000edc <__udivmoddi4+0x2b4>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de0:	fb09 4413 	mls	r4, r9, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000df8:	d26c      	bcs.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d96a      	bls.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e06:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	46c8      	mov	r8, r9
 8000e12:	46ae      	mov	lr, r5
 8000e14:	d356      	bcc.n	8000ec4 <__udivmoddi4+0x29c>
 8000e16:	d053      	beq.n	8000ec0 <__udivmoddi4+0x298>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e1e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40ca      	lsrs	r2, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	4317      	orrs	r7, r2
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	4618      	mov	r0, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	f1c3 0120 	rsb	r1, r3, #32
 8000e3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e40:	fa20 f201 	lsr.w	r2, r0, r1
 8000e44:	fa25 f101 	lsr.w	r1, r5, r1
 8000e48:	409d      	lsls	r5, r3
 8000e4a:	432a      	orrs	r2, r5
 8000e4c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e62:	fb00 f50e 	mul.w	r5, r0, lr
 8000e66:	428d      	cmp	r5, r1
 8000e68:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x258>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e76:	d22f      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e78:	428d      	cmp	r5, r1
 8000e7a:	d92d      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1b49      	subs	r1, r1, r5
 8000e82:	b292      	uxth	r2, r2
 8000e84:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e88:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e90:	fb05 f10e 	mul.w	r1, r5, lr
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x282>
 8000e98:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ea0:	d216      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea2:	4291      	cmp	r1, r2
 8000ea4:	d914      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea6:	3d02      	subs	r5, #2
 8000ea8:	4462      	add	r2, ip
 8000eaa:	1a52      	subs	r2, r2, r1
 8000eac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb0:	e738      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb8:	4639      	mov	r1, r7
 8000eba:	e6e6      	b.n	8000c8a <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ec0:	4548      	cmp	r0, r9
 8000ec2:	d2a9      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	e7a3      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	e7ea      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ed4:	462b      	mov	r3, r5
 8000ed6:	e794      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed8:	4640      	mov	r0, r8
 8000eda:	e7d1      	b.n	8000e80 <__udivmoddi4+0x258>
 8000edc:	46d0      	mov	r8, sl
 8000ede:	e77b      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ee0:	3d02      	subs	r5, #2
 8000ee2:	4462      	add	r2, ip
 8000ee4:	e732      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e70a      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000eea:	4464      	add	r4, ip
 8000eec:	3802      	subs	r0, #2
 8000eee:	e742      	b.n	8000d76 <__udivmoddi4+0x14e>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	0000      	movs	r0, r0
	...

08000ef8 <get_rpm>:
	double rpm;
	uint16_t cnt=0;
	uint16_t preCnt=0;
	int loop=0;
	bool flag_rot;
double get_rpm(int motor){
 8000ef8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000efc:	b084      	sub	sp, #16
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
	reset_tick();
 8000f02:	f000 f9b7 	bl	8001274 <reset_tick>

	switch (motor){
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2b03      	cmp	r3, #3
 8000f0a:	d029      	beq.n	8000f60 <get_rpm+0x68>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2b03      	cmp	r3, #3
 8000f10:	dc36      	bgt.n	8000f80 <get_rpm+0x88>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d003      	beq.n	8000f20 <get_rpm+0x28>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d010      	beq.n	8000f40 <get_rpm+0x48>
 8000f1e:	e02f      	b.n	8000f80 <get_rpm+0x88>
		case MOTOR_1:
			__HAL_TIM_SET_COUNTER(&htim1, (flag_rot_1)?65535:0);
 8000f20:	4b69      	ldr	r3, [pc, #420]	; (80010c8 <get_rpm+0x1d0>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d002      	beq.n	8000f2e <get_rpm+0x36>
 8000f28:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f2c:	e000      	b.n	8000f30 <get_rpm+0x38>
 8000f2e:	2200      	movs	r2, #0
 8000f30:	4b66      	ldr	r3, [pc, #408]	; (80010cc <get_rpm+0x1d4>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	625a      	str	r2, [r3, #36]	; 0x24
			flag_rot=flag_rot_1;
 8000f36:	4b64      	ldr	r3, [pc, #400]	; (80010c8 <get_rpm+0x1d0>)
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	4b65      	ldr	r3, [pc, #404]	; (80010d0 <get_rpm+0x1d8>)
 8000f3c:	701a      	strb	r2, [r3, #0]
			break;
 8000f3e:	e01f      	b.n	8000f80 <get_rpm+0x88>
		case MOTOR_2:
			__HAL_TIM_SET_COUNTER(&htim3, (flag_rot_2)?65535:0);
 8000f40:	4b64      	ldr	r3, [pc, #400]	; (80010d4 <get_rpm+0x1dc>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d002      	beq.n	8000f4e <get_rpm+0x56>
 8000f48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f4c:	e000      	b.n	8000f50 <get_rpm+0x58>
 8000f4e:	2200      	movs	r2, #0
 8000f50:	4b61      	ldr	r3, [pc, #388]	; (80010d8 <get_rpm+0x1e0>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	625a      	str	r2, [r3, #36]	; 0x24
			flag_rot=flag_rot_2;
 8000f56:	4b5f      	ldr	r3, [pc, #380]	; (80010d4 <get_rpm+0x1dc>)
 8000f58:	781a      	ldrb	r2, [r3, #0]
 8000f5a:	4b5d      	ldr	r3, [pc, #372]	; (80010d0 <get_rpm+0x1d8>)
 8000f5c:	701a      	strb	r2, [r3, #0]
			break;
 8000f5e:	e00f      	b.n	8000f80 <get_rpm+0x88>
		case MOTOR_3:
			__HAL_TIM_SET_COUNTER(&htim4, (flag_rot_3)?65535:0);
 8000f60:	4b5e      	ldr	r3, [pc, #376]	; (80010dc <get_rpm+0x1e4>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d002      	beq.n	8000f6e <get_rpm+0x76>
 8000f68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f6c:	e000      	b.n	8000f70 <get_rpm+0x78>
 8000f6e:	2200      	movs	r2, #0
 8000f70:	4b5b      	ldr	r3, [pc, #364]	; (80010e0 <get_rpm+0x1e8>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	625a      	str	r2, [r3, #36]	; 0x24
			flag_rot=flag_rot_3;
 8000f76:	4b59      	ldr	r3, [pc, #356]	; (80010dc <get_rpm+0x1e4>)
 8000f78:	781a      	ldrb	r2, [r3, #0]
 8000f7a:	4b55      	ldr	r3, [pc, #340]	; (80010d0 <get_rpm+0x1d8>)
 8000f7c:	701a      	strb	r2, [r3, #0]
			break;
 8000f7e:	bf00      	nop
	}
	ResetLoop(flag_rot);
 8000f80:	4b53      	ldr	r3, [pc, #332]	; (80010d0 <get_rpm+0x1d8>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f000 f8e9 	bl	800115c <ResetLoop>
	volatile uint16_t a=millis();
 8000f8a:	f000 f959 	bl	8001240 <millis>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	460b      	mov	r3, r1
 8000f92:	b293      	uxth	r3, r2
 8000f94:	81fb      	strh	r3, [r7, #14]

	while(millis()- a <=500){
 8000f96:	e029      	b.n	8000fec <get_rpm+0xf4>
		switch (motor){
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2b03      	cmp	r3, #3
 8000f9c:	d017      	beq.n	8000fce <get_rpm+0xd6>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2b03      	cmp	r3, #3
 8000fa2:	dc1b      	bgt.n	8000fdc <get_rpm+0xe4>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d003      	beq.n	8000fb2 <get_rpm+0xba>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d007      	beq.n	8000fc0 <get_rpm+0xc8>
 8000fb0:	e014      	b.n	8000fdc <get_rpm+0xe4>
			case MOTOR_1:
				cnt = __HAL_TIM_GET_COUNTER(&htim1);
 8000fb2:	4b46      	ldr	r3, [pc, #280]	; (80010cc <get_rpm+0x1d4>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	4b4a      	ldr	r3, [pc, #296]	; (80010e4 <get_rpm+0x1ec>)
 8000fbc:	801a      	strh	r2, [r3, #0]
				break;
 8000fbe:	e00d      	b.n	8000fdc <get_rpm+0xe4>

			case MOTOR_2:
				cnt = __HAL_TIM_GET_COUNTER(&htim3);
 8000fc0:	4b45      	ldr	r3, [pc, #276]	; (80010d8 <get_rpm+0x1e0>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	4b46      	ldr	r3, [pc, #280]	; (80010e4 <get_rpm+0x1ec>)
 8000fca:	801a      	strh	r2, [r3, #0]
				break;
 8000fcc:	e006      	b.n	8000fdc <get_rpm+0xe4>

			case MOTOR_3:
				cnt = __HAL_TIM_GET_COUNTER(&htim4);
 8000fce:	4b44      	ldr	r3, [pc, #272]	; (80010e0 <get_rpm+0x1e8>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd4:	b29a      	uxth	r2, r3
 8000fd6:	4b43      	ldr	r3, [pc, #268]	; (80010e4 <get_rpm+0x1ec>)
 8000fd8:	801a      	strh	r2, [r3, #0]
				break;
 8000fda:	bf00      	nop
		}
		CountLoop(cnt, flag_rot);
 8000fdc:	4b41      	ldr	r3, [pc, #260]	; (80010e4 <get_rpm+0x1ec>)
 8000fde:	881b      	ldrh	r3, [r3, #0]
 8000fe0:	4a3b      	ldr	r2, [pc, #236]	; (80010d0 <get_rpm+0x1d8>)
 8000fe2:	7812      	ldrb	r2, [r2, #0]
 8000fe4:	4611      	mov	r1, r2
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 f884 	bl	80010f4 <CountLoop>
	while(millis()- a <=500){
 8000fec:	f000 f928 	bl	8001240 <millis>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	89f9      	ldrh	r1, [r7, #14]
 8000ff6:	b289      	uxth	r1, r1
 8000ff8:	b289      	uxth	r1, r1
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	4688      	mov	r8, r1
 8000ffe:	4681      	mov	r9, r0
 8001000:	ebb2 0408 	subs.w	r4, r2, r8
 8001004:	eb63 0509 	sbc.w	r5, r3, r9
 8001008:	f240 13f5 	movw	r3, #501	; 0x1f5
 800100c:	429c      	cmp	r4, r3
 800100e:	f175 0300 	sbcs.w	r3, r5, #0
 8001012:	d3c1      	bcc.n	8000f98 <get_rpm+0xa0>
	}
	rpm= ((double)loop*65000+((flag_rot)?(double)(65535-cnt):(double)cnt))/47000*2*60;
 8001014:	4b34      	ldr	r3, [pc, #208]	; (80010e8 <get_rpm+0x1f0>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff fa8b 	bl	8000534 <__aeabi_i2d>
 800101e:	a326      	add	r3, pc, #152	; (adr r3, 80010b8 <get_rpm+0x1c0>)
 8001020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001024:	f7ff faf0 	bl	8000608 <__aeabi_dmul>
 8001028:	4602      	mov	r2, r0
 800102a:	460b      	mov	r3, r1
 800102c:	4614      	mov	r4, r2
 800102e:	461d      	mov	r5, r3
 8001030:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <get_rpm+0x1d8>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d008      	beq.n	800104a <get_rpm+0x152>
 8001038:	4b2a      	ldr	r3, [pc, #168]	; (80010e4 <get_rpm+0x1ec>)
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8001040:	33ff      	adds	r3, #255	; 0xff
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fa76 	bl	8000534 <__aeabi_i2d>
 8001048:	e004      	b.n	8001054 <get_rpm+0x15c>
 800104a:	4b26      	ldr	r3, [pc, #152]	; (80010e4 <get_rpm+0x1ec>)
 800104c:	881b      	ldrh	r3, [r3, #0]
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff fa60 	bl	8000514 <__aeabi_ui2d>
 8001054:	4622      	mov	r2, r4
 8001056:	462b      	mov	r3, r5
 8001058:	f7ff f920 	bl	800029c <__adddf3>
 800105c:	4602      	mov	r2, r0
 800105e:	460b      	mov	r3, r1
 8001060:	4610      	mov	r0, r2
 8001062:	4619      	mov	r1, r3
 8001064:	a316      	add	r3, pc, #88	; (adr r3, 80010c0 <get_rpm+0x1c8>)
 8001066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106a:	f7ff fbf7 	bl	800085c <__aeabi_ddiv>
 800106e:	4602      	mov	r2, r0
 8001070:	460b      	mov	r3, r1
 8001072:	4610      	mov	r0, r2
 8001074:	4619      	mov	r1, r3
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	f7ff f90f 	bl	800029c <__adddf3>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	4610      	mov	r0, r2
 8001084:	4619      	mov	r1, r3
 8001086:	f04f 0200 	mov.w	r2, #0
 800108a:	4b18      	ldr	r3, [pc, #96]	; (80010ec <get_rpm+0x1f4>)
 800108c:	f7ff fabc 	bl	8000608 <__aeabi_dmul>
 8001090:	4602      	mov	r2, r0
 8001092:	460b      	mov	r3, r1
 8001094:	4916      	ldr	r1, [pc, #88]	; (80010f0 <get_rpm+0x1f8>)
 8001096:	e9c1 2300 	strd	r2, r3, [r1]

	return rpm;
 800109a:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <get_rpm+0x1f8>)
 800109c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a0:	ec43 2b17 	vmov	d7, r2, r3
}
 80010a4:	eeb0 0a47 	vmov.f32	s0, s14
 80010a8:	eef0 0a67 	vmov.f32	s1, s15
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80010b4:	f3af 8000 	nop.w
 80010b8:	00000000 	.word	0x00000000
 80010bc:	40efbd00 	.word	0x40efbd00
 80010c0:	00000000 	.word	0x00000000
 80010c4:	40e6f300 	.word	0x40e6f300
 80010c8:	20000428 	.word	0x20000428
 80010cc:	20000220 	.word	0x20000220
 80010d0:	20000208 	.word	0x20000208
 80010d4:	20000429 	.word	0x20000429
 80010d8:	200002b0 	.word	0x200002b0
 80010dc:	2000042a 	.word	0x2000042a
 80010e0:	200002f8 	.word	0x200002f8
 80010e4:	20000200 	.word	0x20000200
 80010e8:	20000204 	.word	0x20000204
 80010ec:	404e0000 	.word	0x404e0000
 80010f0:	200001f8 	.word	0x200001f8

080010f4 <CountLoop>:
void CountLoop(uint16_t cnt, bool flag){
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	460a      	mov	r2, r1
 80010fe:	80fb      	strh	r3, [r7, #6]
 8001100:	4613      	mov	r3, r2
 8001102:	717b      	strb	r3, [r7, #5]
	if (!flag){
 8001104:	797b      	ldrb	r3, [r7, #5]
 8001106:	f083 0301 	eor.w	r3, r3, #1
 800110a:	b2db      	uxtb	r3, r3
 800110c:	2b00      	cmp	r3, #0
 800110e:	d00d      	beq.n	800112c <CountLoop+0x38>
		if(cnt<preCnt){ //working as MOTOR1=RESET, MOTOR2=RESET, MOTOR3=RESET
 8001110:	4b10      	ldr	r3, [pc, #64]	; (8001154 <CountLoop+0x60>)
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	88fa      	ldrh	r2, [r7, #6]
 8001116:	429a      	cmp	r2, r3
 8001118:	d204      	bcs.n	8001124 <CountLoop+0x30>
			loop++;
 800111a:	4b0f      	ldr	r3, [pc, #60]	; (8001158 <CountLoop+0x64>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	3301      	adds	r3, #1
 8001120:	4a0d      	ldr	r2, [pc, #52]	; (8001158 <CountLoop+0x64>)
 8001122:	6013      	str	r3, [r2, #0]
		}
		preCnt=cnt;
 8001124:	4a0b      	ldr	r2, [pc, #44]	; (8001154 <CountLoop+0x60>)
 8001126:	88fb      	ldrh	r3, [r7, #6]
 8001128:	8013      	strh	r3, [r2, #0]
		if(cnt>preCnt){	//
			loop++;
		}
		preCnt=cnt;
	}
}
 800112a:	e00c      	b.n	8001146 <CountLoop+0x52>
		if(cnt>preCnt){	//
 800112c:	4b09      	ldr	r3, [pc, #36]	; (8001154 <CountLoop+0x60>)
 800112e:	881b      	ldrh	r3, [r3, #0]
 8001130:	88fa      	ldrh	r2, [r7, #6]
 8001132:	429a      	cmp	r2, r3
 8001134:	d904      	bls.n	8001140 <CountLoop+0x4c>
			loop++;
 8001136:	4b08      	ldr	r3, [pc, #32]	; (8001158 <CountLoop+0x64>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	3301      	adds	r3, #1
 800113c:	4a06      	ldr	r2, [pc, #24]	; (8001158 <CountLoop+0x64>)
 800113e:	6013      	str	r3, [r2, #0]
		preCnt=cnt;
 8001140:	4a04      	ldr	r2, [pc, #16]	; (8001154 <CountLoop+0x60>)
 8001142:	88fb      	ldrh	r3, [r7, #6]
 8001144:	8013      	strh	r3, [r2, #0]
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	20000202 	.word	0x20000202
 8001158:	20000204 	.word	0x20000204

0800115c <ResetLoop>:
void ResetLoop(bool flag){
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
	if(!flag){
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	f083 0301 	eor.w	r3, r3, #1
 800116c:	b2db      	uxtb	r3, r3
 800116e:	2b00      	cmp	r3, #0
 8001170:	d006      	beq.n	8001180 <ResetLoop+0x24>
		loop=0;
 8001172:	4b0a      	ldr	r3, [pc, #40]	; (800119c <ResetLoop+0x40>)
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
		preCnt=0;
 8001178:	4b09      	ldr	r3, [pc, #36]	; (80011a0 <ResetLoop+0x44>)
 800117a:	2200      	movs	r2, #0
 800117c:	801a      	strh	r2, [r3, #0]
	}else{
		loop=0;
		preCnt=65535;
	}
}
 800117e:	e006      	b.n	800118e <ResetLoop+0x32>
		loop=0;
 8001180:	4b06      	ldr	r3, [pc, #24]	; (800119c <ResetLoop+0x40>)
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
		preCnt=65535;
 8001186:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <ResetLoop+0x44>)
 8001188:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800118c:	801a      	strh	r2, [r3, #0]
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	20000204 	.word	0x20000204
 80011a0:	20000202 	.word	0x20000202

080011a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	6039      	str	r1, [r7, #0]
 80011ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	db0a      	blt.n	80011ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	b2da      	uxtb	r2, r3
 80011bc:	490c      	ldr	r1, [pc, #48]	; (80011f0 <__NVIC_SetPriority+0x4c>)
 80011be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c2:	0112      	lsls	r2, r2, #4
 80011c4:	b2d2      	uxtb	r2, r2
 80011c6:	440b      	add	r3, r1
 80011c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011cc:	e00a      	b.n	80011e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	4908      	ldr	r1, [pc, #32]	; (80011f4 <__NVIC_SetPriority+0x50>)
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	f003 030f 	and.w	r3, r3, #15
 80011da:	3b04      	subs	r3, #4
 80011dc:	0112      	lsls	r2, r2, #4
 80011de:	b2d2      	uxtb	r2, r2
 80011e0:	440b      	add	r3, r1
 80011e2:	761a      	strb	r2, [r3, #24]
}
 80011e4:	bf00      	nop
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	e000e100 	.word	0xe000e100
 80011f4:	e000ed00 	.word	0xe000ed00

080011f8 <systick_init_ms>:
#include "stm32f4xx.h"                  // Device header
#include "stm32f4xx_it.h"

volatile uint64_t ms,rms;
void systick_init_ms(uint32_t freq) /*Frequency in MHz*/
	{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001200:	b672      	cpsid	i
}
 8001202:	bf00      	nop
	__disable_irq();
	SysTick->LOAD=(freq/1000)-1;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4a0c      	ldr	r2, [pc, #48]	; (8001238 <systick_init_ms+0x40>)
 8001208:	fba2 2303 	umull	r2, r3, r2, r3
 800120c:	099b      	lsrs	r3, r3, #6
 800120e:	4a0b      	ldr	r2, [pc, #44]	; (800123c <systick_init_ms+0x44>)
 8001210:	3b01      	subs	r3, #1
 8001212:	6053      	str	r3, [r2, #4]
	SysTick->VAL=0;
 8001214:	4b09      	ldr	r3, [pc, #36]	; (800123c <systick_init_ms+0x44>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
	SysTick->CTRL=7; //0b00000111;
 800121a:	4b08      	ldr	r3, [pc, #32]	; (800123c <systick_init_ms+0x44>)
 800121c:	2207      	movs	r2, #7
 800121e:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(SysTick_IRQn,7);
 8001220:	2107      	movs	r1, #7
 8001222:	f04f 30ff 	mov.w	r0, #4294967295
 8001226:	f7ff ffbd 	bl	80011a4 <__NVIC_SetPriority>
  __ASM volatile ("cpsie i" : : : "memory");
 800122a:	b662      	cpsie	i
}
 800122c:	bf00      	nop
	__enable_irq();	
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	10624dd3 	.word	0x10624dd3
 800123c:	e000e010 	.word	0xe000e010

08001240 <millis>:

uint64_t millis(void)
	{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001244:	b672      	cpsid	i
}
 8001246:	bf00      	nop
	__disable_irq();
	rms=ms; //store current ms in rms
 8001248:	4b08      	ldr	r3, [pc, #32]	; (800126c <millis+0x2c>)
 800124a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124e:	4908      	ldr	r1, [pc, #32]	; (8001270 <millis+0x30>)
 8001250:	e9c1 2300 	strd	r2, r3, [r1]
  __ASM volatile ("cpsie i" : : : "memory");
 8001254:	b662      	cpsie	i
}
 8001256:	bf00      	nop
	__enable_irq();
	return rms;
 8001258:	4b05      	ldr	r3, [pc, #20]	; (8001270 <millis+0x30>)
 800125a:	e9d3 2300 	ldrd	r2, r3, [r3]
	}
 800125e:	4610      	mov	r0, r2
 8001260:	4619      	mov	r1, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	20000210 	.word	0x20000210
 8001270:	20000218 	.word	0x20000218

08001274 <reset_tick>:

void reset_tick(void){
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
	ms=0;
 8001278:	4909      	ldr	r1, [pc, #36]	; (80012a0 <reset_tick+0x2c>)
 800127a:	f04f 0200 	mov.w	r2, #0
 800127e:	f04f 0300 	mov.w	r3, #0
 8001282:	e9c1 2300 	strd	r2, r3, [r1]
	rms=0;
 8001286:	4907      	ldr	r1, [pc, #28]	; (80012a4 <reset_tick+0x30>)
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	f04f 0300 	mov.w	r3, #0
 8001290:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000210 	.word	0x20000210
 80012a4:	20000218 	.word	0x20000218

080012a8 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80012b0:	1d39      	adds	r1, r7, #4
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295
 80012b6:	2201      	movs	r2, #1
 80012b8:	4803      	ldr	r0, [pc, #12]	; (80012c8 <__io_putchar+0x20>)
 80012ba:	f003 fb03 	bl	80048c4 <HAL_UART_Transmit>
  return ch;
 80012be:	687b      	ldr	r3, [r7, #4]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000340 	.word	0x20000340
 80012cc:	00000000 	.word	0x00000000

080012d0 <pid_config>:
void pid_config(void){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
	pid_par.Kp=1.4;
 80012d4:	4926      	ldr	r1, [pc, #152]	; (8001370 <pid_config+0xa0>)
 80012d6:	a322      	add	r3, pc, #136	; (adr r3, 8001360 <pid_config+0x90>)
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	e9c1 2300 	strd	r2, r3, [r1]
	pid_par.Ki=0.001;
 80012e0:	4923      	ldr	r1, [pc, #140]	; (8001370 <pid_config+0xa0>)
 80012e2:	a321      	add	r3, pc, #132	; (adr r3, 8001368 <pid_config+0x98>)
 80012e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	pid_par.Kd=1;
 80012ec:	4920      	ldr	r1, [pc, #128]	; (8001370 <pid_config+0xa0>)
 80012ee:	f04f 0200 	mov.w	r2, #0
 80012f2:	4b20      	ldr	r3, [pc, #128]	; (8001374 <pid_config+0xa4>)
 80012f4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	pid_par.Ts=1;
 80012f8:	491d      	ldr	r1, [pc, #116]	; (8001370 <pid_config+0xa0>)
 80012fa:	f04f 0200 	mov.w	r2, #0
 80012fe:	4b1d      	ldr	r3, [pc, #116]	; (8001374 <pid_config+0xa4>)
 8001300:	e9c1 2306 	strd	r2, r3, [r1, #24]
	pid_par.Anti_windup=Anti_windup_disabled;
 8001304:	4b1a      	ldr	r3, [pc, #104]	; (8001370 <pid_config+0xa0>)
 8001306:	2200      	movs	r2, #0
 8001308:	651a      	str	r2, [r3, #80]	; 0x50
	pid_par.Anti_windup_error=10;
 800130a:	4919      	ldr	r1, [pc, #100]	; (8001370 <pid_config+0xa0>)
 800130c:	f04f 0200 	mov.w	r2, #0
 8001310:	4b19      	ldr	r3, [pc, #100]	; (8001378 <pid_config+0xa8>)
 8001312:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	pid_par.Set_point_motor_1=V1;
 8001316:	4b19      	ldr	r3, [pc, #100]	; (800137c <pid_config+0xac>)
 8001318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800131c:	4914      	ldr	r1, [pc, #80]	; (8001370 <pid_config+0xa0>)
 800131e:	e9c1 2308 	strd	r2, r3, [r1, #32]
	pid_par.Set_point_motor_2=V2;
 8001322:	4b17      	ldr	r3, [pc, #92]	; (8001380 <pid_config+0xb0>)
 8001324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001328:	4911      	ldr	r1, [pc, #68]	; (8001370 <pid_config+0xa0>)
 800132a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	pid_par.Set_point_motor_3=50;
 800132e:	4910      	ldr	r1, [pc, #64]	; (8001370 <pid_config+0xa0>)
 8001330:	f04f 0200 	mov.w	r2, #0
 8001334:	4b13      	ldr	r3, [pc, #76]	; (8001384 <pid_config+0xb4>)
 8001336:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	pid_par.Outmin=10;
 800133a:	490d      	ldr	r1, [pc, #52]	; (8001370 <pid_config+0xa0>)
 800133c:	f04f 0200 	mov.w	r2, #0
 8001340:	4b0d      	ldr	r3, [pc, #52]	; (8001378 <pid_config+0xa8>)
 8001342:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	pid_par.Outmax=170;
 8001346:	490a      	ldr	r1, [pc, #40]	; (8001370 <pid_config+0xa0>)
 8001348:	f04f 0200 	mov.w	r2, #0
 800134c:	4b0e      	ldr	r3, [pc, #56]	; (8001388 <pid_config+0xb8>)
 800134e:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48

	PID_init(&pid_par);
 8001352:	4807      	ldr	r0, [pc, #28]	; (8001370 <pid_config+0xa0>)
 8001354:	f000 fe3c 	bl	8001fd0 <PID_init>
}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	f3af 8000 	nop.w
 8001360:	66666666 	.word	0x66666666
 8001364:	3ff66666 	.word	0x3ff66666
 8001368:	d2f1a9fc 	.word	0xd2f1a9fc
 800136c:	3f50624d 	.word	0x3f50624d
 8001370:	20000388 	.word	0x20000388
 8001374:	3ff00000 	.word	0x3ff00000
 8001378:	40240000 	.word	0x40240000
 800137c:	20000410 	.word	0x20000410
 8001380:	20000418 	.word	0x20000418
 8001384:	40490000 	.word	0x40490000
 8001388:	40654000 	.word	0x40654000

0800138c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800138c:	b5b0      	push	{r4, r5, r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001392:	f001 fb39 	bl	8002a08 <HAL_Init>
  /* USER CODE BEGIN Init */
  //init_State();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001396:	f000 f8bf 	bl	8001518 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800139a:	f000 facd 	bl	8001938 <MX_GPIO_Init>
  MX_TIM3_Init();
 800139e:	f000 f9f9 	bl	8001794 <MX_TIM3_Init>
  MX_TIM2_Init();
 80013a2:	f000 f96d 	bl	8001680 <MX_TIM2_Init>
  MX_TIM1_Init();
 80013a6:	f000 f913 	bl	80015d0 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80013aa:	f000 fa9b 	bl	80018e4 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 80013ae:	f000 fa45 	bl	800183c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  systick_init_ms(8000000);
 80013b2:	4848      	ldr	r0, [pc, #288]	; (80014d4 <main+0x148>)
 80013b4:	f7ff ff20 	bl	80011f8 <systick_init_ms>
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_1, 40);
 80013b8:	4b47      	ldr	r3, [pc, #284]	; (80014d8 <main+0x14c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2228      	movs	r2, #40	; 0x28
 80013be:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_2, 50); //motor 2
 80013c0:	4b45      	ldr	r3, [pc, #276]	; (80014d8 <main+0x14c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2232      	movs	r2, #50	; 0x32
 80013c6:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 80); //motor 3
 80013c8:	4b43      	ldr	r3, [pc, #268]	; (80014d8 <main+0x14c>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2250      	movs	r2, #80	; 0x50
 80013ce:	63da      	str	r2, [r3, #60]	; 0x3c

//	flag_rot_1=false;
//	flag_rot_2=false;
//	flag_rot_3=false;

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80013d0:	2100      	movs	r1, #0
 80013d2:	4841      	ldr	r0, [pc, #260]	; (80014d8 <main+0x14c>)
 80013d4:	f002 fb72 	bl	8003abc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80013d8:	2104      	movs	r1, #4
 80013da:	483f      	ldr	r0, [pc, #252]	; (80014d8 <main+0x14c>)
 80013dc:	f002 fb6e 	bl	8003abc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80013e0:	2108      	movs	r1, #8
 80013e2:	483d      	ldr	r0, [pc, #244]	; (80014d8 <main+0x14c>)
 80013e4:	f002 fb6a 	bl	8003abc <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80013e8:	2104      	movs	r1, #4
 80013ea:	483c      	ldr	r0, [pc, #240]	; (80014dc <main+0x150>)
 80013ec:	f002 fcbc 	bl	8003d68 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80013f0:	2104      	movs	r1, #4
 80013f2:	483b      	ldr	r0, [pc, #236]	; (80014e0 <main+0x154>)
 80013f4:	f002 fcb8 	bl	8003d68 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80013f8:	2104      	movs	r1, #4
 80013fa:	483a      	ldr	r0, [pc, #232]	; (80014e4 <main+0x158>)
 80013fc:	f002 fcb4 	bl	8003d68 <HAL_TIM_Encoder_Start>
  /* USER CODE BEGIN WHILE */

  /*
   * max is 1m/s
   */
	Robot_Move(1, 90, 0);
 8001400:	ed9f 1a39 	vldr	s2, [pc, #228]	; 80014e8 <main+0x15c>
 8001404:	eddf 0a39 	vldr	s1, [pc, #228]	; 80014ec <main+0x160>
 8001408:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800140c:	f000 fb04 	bl	8001a18 <Robot_Move>
//	V1=v2rpm(V1);
//	V2=v2rpm(V2);
//	V3=v2rpm(V3);
	V3=50;
 8001410:	4937      	ldr	r1, [pc, #220]	; (80014f0 <main+0x164>)
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	4b37      	ldr	r3, [pc, #220]	; (80014f4 <main+0x168>)
 8001418:	e9c1 2300 	strd	r2, r3, [r1]
	pid_config();
 800141c:	f7ff ff58 	bl	80012d0 <pid_config>
	HAL_Delay(2000);
 8001420:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001424:	f001 fb62 	bl	8002aec <HAL_Delay>
//	rpm_3=get_rpm(MOTOR_3);
//	  rpm_3=40;

//	if(fabs(rpm_3-V3)>=2){
//		if(millis()%(uint64_t)pid_par.Ts==0){
			rpm_3=get_rpm(MOTOR_3);
 8001428:	2003      	movs	r0, #3
 800142a:	f7ff fd65 	bl	8000ef8 <get_rpm>
 800142e:	eeb0 7a40 	vmov.f32	s14, s0
 8001432:	eef0 7a60 	vmov.f32	s15, s1
 8001436:	4b30      	ldr	r3, [pc, #192]	; (80014f8 <main+0x16c>)
 8001438:	ed83 7b00 	vstr	d7, [r3]
//			rpm_3=70;

	//		out_1=PID_Calculation(MOTOR_1, rpm_1);
	//		out_2=PID_Calculation(MOTOR_2, rpm_2);
			out_3=PID_Calculation(MOTOR_3, rpm_3);
 800143c:	4b2e      	ldr	r3, [pc, #184]	; (80014f8 <main+0x16c>)
 800143e:	ed93 7b00 	vldr	d7, [r3]
 8001442:	eeb0 0a47 	vmov.f32	s0, s14
 8001446:	eef0 0a67 	vmov.f32	s1, s15
 800144a:	2003      	movs	r0, #3
 800144c:	f000 fe34 	bl	80020b8 <PID_Calculation>
 8001450:	eeb0 7a40 	vmov.f32	s14, s0
 8001454:	eef0 7a60 	vmov.f32	s15, s1
 8001458:	4b28      	ldr	r3, [pc, #160]	; (80014fc <main+0x170>)
 800145a:	ed83 7b00 	vstr	d7, [r3]
	//		set_duty_cycle(MOTOR_1, rpm_1, out_1);
	//		set_duty_cycle(MOTOR_2, rpm_2, out_2);
			set_duty_cycle(MOTOR_3, rpm_3, out_3);
 800145e:	4b26      	ldr	r3, [pc, #152]	; (80014f8 <main+0x16c>)
 8001460:	ed93 7b00 	vldr	d7, [r3]
 8001464:	4b25      	ldr	r3, [pc, #148]	; (80014fc <main+0x170>)
 8001466:	ed93 6b00 	vldr	d6, [r3]
 800146a:	eeb0 1a46 	vmov.f32	s2, s12
 800146e:	eef0 1a66 	vmov.f32	s3, s13
 8001472:	eeb0 0a47 	vmov.f32	s0, s14
 8001476:	eef0 0a67 	vmov.f32	s1, s15
 800147a:	2003      	movs	r0, #3
 800147c:	f000 fce4 	bl	8001e48 <set_duty_cycle>
//		}
		printf("out_1: %f \t out_2: %f \t out_3: %f \r \n \r\n",out_1,out_2,out_3);
 8001480:	4b1f      	ldr	r3, [pc, #124]	; (8001500 <main+0x174>)
 8001482:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001486:	4b1f      	ldr	r3, [pc, #124]	; (8001504 <main+0x178>)
 8001488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148c:	491b      	ldr	r1, [pc, #108]	; (80014fc <main+0x170>)
 800148e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001492:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001496:	e9cd 2300 	strd	r2, r3, [sp]
 800149a:	4622      	mov	r2, r4
 800149c:	462b      	mov	r3, r5
 800149e:	481a      	ldr	r0, [pc, #104]	; (8001508 <main+0x17c>)
 80014a0:	f004 faf4 	bl	8005a8c <iprintf>
		printf("rpm_1: %.2f \t rpm_2: %.2f \t rpm_3: %.2f \r \n", rpm_1, rpm_2, rpm_3);
 80014a4:	4b19      	ldr	r3, [pc, #100]	; (800150c <main+0x180>)
 80014a6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80014aa:	4b19      	ldr	r3, [pc, #100]	; (8001510 <main+0x184>)
 80014ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b0:	4911      	ldr	r1, [pc, #68]	; (80014f8 <main+0x16c>)
 80014b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80014b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80014ba:	e9cd 2300 	strd	r2, r3, [sp]
 80014be:	4622      	mov	r2, r4
 80014c0:	462b      	mov	r3, r5
 80014c2:	4814      	ldr	r0, [pc, #80]	; (8001514 <main+0x188>)
 80014c4:	f004 fae2 	bl	8005a8c <iprintf>
		HAL_Delay(1000);
 80014c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014cc:	f001 fb0e 	bl	8002aec <HAL_Delay>
			rpm_3=get_rpm(MOTOR_3);
 80014d0:	e7aa      	b.n	8001428 <main+0x9c>
 80014d2:	bf00      	nop
 80014d4:	007a1200 	.word	0x007a1200
 80014d8:	20000268 	.word	0x20000268
 80014dc:	20000220 	.word	0x20000220
 80014e0:	200002b0 	.word	0x200002b0
 80014e4:	200002f8 	.word	0x200002f8
 80014e8:	00000000 	.word	0x00000000
 80014ec:	42b40000 	.word	0x42b40000
 80014f0:	20000420 	.word	0x20000420
 80014f4:	40490000 	.word	0x40490000
 80014f8:	20000408 	.word	0x20000408
 80014fc:	200003f0 	.word	0x200003f0
 8001500:	200003e0 	.word	0x200003e0
 8001504:	200003e8 	.word	0x200003e8
 8001508:	08008b20 	.word	0x08008b20
 800150c:	200003f8 	.word	0x200003f8
 8001510:	20000400 	.word	0x20000400
 8001514:	08008b4c 	.word	0x08008b4c

08001518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b094      	sub	sp, #80	; 0x50
 800151c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800151e:	f107 0320 	add.w	r3, r7, #32
 8001522:	2230      	movs	r2, #48	; 0x30
 8001524:	2100      	movs	r1, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f004 fb05 	bl	8005b36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800153c:	2300      	movs	r3, #0
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	4b21      	ldr	r3, [pc, #132]	; (80015c8 <SystemClock_Config+0xb0>)
 8001542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001544:	4a20      	ldr	r2, [pc, #128]	; (80015c8 <SystemClock_Config+0xb0>)
 8001546:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800154a:	6413      	str	r3, [r2, #64]	; 0x40
 800154c:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <SystemClock_Config+0xb0>)
 800154e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001554:	60bb      	str	r3, [r7, #8]
 8001556:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001558:	2300      	movs	r3, #0
 800155a:	607b      	str	r3, [r7, #4]
 800155c:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <SystemClock_Config+0xb4>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a1a      	ldr	r2, [pc, #104]	; (80015cc <SystemClock_Config+0xb4>)
 8001562:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001566:	6013      	str	r3, [r2, #0]
 8001568:	4b18      	ldr	r3, [pc, #96]	; (80015cc <SystemClock_Config+0xb4>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001570:	607b      	str	r3, [r7, #4]
 8001572:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001574:	2301      	movs	r3, #1
 8001576:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001578:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800157c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800157e:	2300      	movs	r3, #0
 8001580:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001582:	f107 0320 	add.w	r3, r7, #32
 8001586:	4618      	mov	r0, r3
 8001588:	f001 fd58 	bl	800303c <HAL_RCC_OscConfig>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001592:	f000 fa39 	bl	8001a08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001596:	230f      	movs	r3, #15
 8001598:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800159a:	2301      	movs	r3, #1
 800159c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015aa:	f107 030c 	add.w	r3, r7, #12
 80015ae:	2100      	movs	r1, #0
 80015b0:	4618      	mov	r0, r3
 80015b2:	f001 ffbb 	bl	800352c <HAL_RCC_ClockConfig>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80015bc:	f000 fa24 	bl	8001a08 <Error_Handler>
  }
}
 80015c0:	bf00      	nop
 80015c2:	3750      	adds	r7, #80	; 0x50
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40007000 	.word	0x40007000

080015d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08c      	sub	sp, #48	; 0x30
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015d6:	f107 030c 	add.w	r3, r7, #12
 80015da:	2224      	movs	r2, #36	; 0x24
 80015dc:	2100      	movs	r1, #0
 80015de:	4618      	mov	r0, r3
 80015e0:	f004 faa9 	bl	8005b36 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015ec:	4b22      	ldr	r3, [pc, #136]	; (8001678 <MX_TIM1_Init+0xa8>)
 80015ee:	4a23      	ldr	r2, [pc, #140]	; (800167c <MX_TIM1_Init+0xac>)
 80015f0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80015f2:	4b21      	ldr	r3, [pc, #132]	; (8001678 <MX_TIM1_Init+0xa8>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f8:	4b1f      	ldr	r3, [pc, #124]	; (8001678 <MX_TIM1_Init+0xa8>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80015fe:	4b1e      	ldr	r3, [pc, #120]	; (8001678 <MX_TIM1_Init+0xa8>)
 8001600:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001604:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001606:	4b1c      	ldr	r3, [pc, #112]	; (8001678 <MX_TIM1_Init+0xa8>)
 8001608:	2200      	movs	r2, #0
 800160a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800160c:	4b1a      	ldr	r3, [pc, #104]	; (8001678 <MX_TIM1_Init+0xa8>)
 800160e:	2200      	movs	r2, #0
 8001610:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001612:	4b19      	ldr	r3, [pc, #100]	; (8001678 <MX_TIM1_Init+0xa8>)
 8001614:	2200      	movs	r2, #0
 8001616:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001618:	2303      	movs	r3, #3
 800161a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800161c:	2300      	movs	r3, #0
 800161e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001620:	2301      	movs	r3, #1
 8001622:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001624:	2300      	movs	r3, #0
 8001626:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800162c:	2300      	movs	r3, #0
 800162e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001630:	2301      	movs	r3, #1
 8001632:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001634:	2300      	movs	r3, #0
 8001636:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800163c:	f107 030c 	add.w	r3, r7, #12
 8001640:	4619      	mov	r1, r3
 8001642:	480d      	ldr	r0, [pc, #52]	; (8001678 <MX_TIM1_Init+0xa8>)
 8001644:	f002 faea 	bl	8003c1c <HAL_TIM_Encoder_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800164e:	f000 f9db 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001652:	2300      	movs	r3, #0
 8001654:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001656:	2300      	movs	r3, #0
 8001658:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	4619      	mov	r1, r3
 800165e:	4806      	ldr	r0, [pc, #24]	; (8001678 <MX_TIM1_Init+0xa8>)
 8001660:	f003 f872 	bl	8004748 <HAL_TIMEx_MasterConfigSynchronization>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800166a:	f000 f9cd 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800166e:	bf00      	nop
 8001670:	3730      	adds	r7, #48	; 0x30
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000220 	.word	0x20000220
 800167c:	40010000 	.word	0x40010000

08001680 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b08e      	sub	sp, #56	; 0x38
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001686:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001694:	f107 0320 	add.w	r3, r7, #32
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800169e:	1d3b      	adds	r3, r7, #4
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]
 80016ac:	615a      	str	r2, [r3, #20]
 80016ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016b0:	4b37      	ldr	r3, [pc, #220]	; (8001790 <MX_TIM2_Init+0x110>)
 80016b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 80016b8:	4b35      	ldr	r3, [pc, #212]	; (8001790 <MX_TIM2_Init+0x110>)
 80016ba:	2207      	movs	r2, #7
 80016bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016be:	4b34      	ldr	r3, [pc, #208]	; (8001790 <MX_TIM2_Init+0x110>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80016c4:	4b32      	ldr	r3, [pc, #200]	; (8001790 <MX_TIM2_Init+0x110>)
 80016c6:	2263      	movs	r2, #99	; 0x63
 80016c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ca:	4b31      	ldr	r3, [pc, #196]	; (8001790 <MX_TIM2_Init+0x110>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d0:	4b2f      	ldr	r3, [pc, #188]	; (8001790 <MX_TIM2_Init+0x110>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016d6:	482e      	ldr	r0, [pc, #184]	; (8001790 <MX_TIM2_Init+0x110>)
 80016d8:	f002 f948 	bl	800396c <HAL_TIM_Base_Init>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80016e2:	f000 f991 	bl	8001a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ea:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016f0:	4619      	mov	r1, r3
 80016f2:	4827      	ldr	r0, [pc, #156]	; (8001790 <MX_TIM2_Init+0x110>)
 80016f4:	f002 fc88 	bl	8004008 <HAL_TIM_ConfigClockSource>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80016fe:	f000 f983 	bl	8001a08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001702:	4823      	ldr	r0, [pc, #140]	; (8001790 <MX_TIM2_Init+0x110>)
 8001704:	f002 f981 	bl	8003a0a <HAL_TIM_PWM_Init>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800170e:	f000 f97b 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001712:	2300      	movs	r3, #0
 8001714:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001716:	2300      	movs	r3, #0
 8001718:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800171a:	f107 0320 	add.w	r3, r7, #32
 800171e:	4619      	mov	r1, r3
 8001720:	481b      	ldr	r0, [pc, #108]	; (8001790 <MX_TIM2_Init+0x110>)
 8001722:	f003 f811 	bl	8004748 <HAL_TIMEx_MasterConfigSynchronization>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800172c:	f000 f96c 	bl	8001a08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001730:	2360      	movs	r3, #96	; 0x60
 8001732:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001734:	2300      	movs	r3, #0
 8001736:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001738:	2300      	movs	r3, #0
 800173a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	2200      	movs	r2, #0
 8001744:	4619      	mov	r1, r3
 8001746:	4812      	ldr	r0, [pc, #72]	; (8001790 <MX_TIM2_Init+0x110>)
 8001748:	f002 fb9c 	bl	8003e84 <HAL_TIM_PWM_ConfigChannel>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001752:	f000 f959 	bl	8001a08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001756:	1d3b      	adds	r3, r7, #4
 8001758:	2204      	movs	r2, #4
 800175a:	4619      	mov	r1, r3
 800175c:	480c      	ldr	r0, [pc, #48]	; (8001790 <MX_TIM2_Init+0x110>)
 800175e:	f002 fb91 	bl	8003e84 <HAL_TIM_PWM_ConfigChannel>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8001768:	f000 f94e 	bl	8001a08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	2208      	movs	r2, #8
 8001770:	4619      	mov	r1, r3
 8001772:	4807      	ldr	r0, [pc, #28]	; (8001790 <MX_TIM2_Init+0x110>)
 8001774:	f002 fb86 	bl	8003e84 <HAL_TIM_PWM_ConfigChannel>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 800177e:	f000 f943 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001782:	4803      	ldr	r0, [pc, #12]	; (8001790 <MX_TIM2_Init+0x110>)
 8001784:	f000 ff68 	bl	8002658 <HAL_TIM_MspPostInit>

}
 8001788:	bf00      	nop
 800178a:	3738      	adds	r7, #56	; 0x38
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000268 	.word	0x20000268

08001794 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08c      	sub	sp, #48	; 0x30
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800179a:	f107 030c 	add.w	r3, r7, #12
 800179e:	2224      	movs	r2, #36	; 0x24
 80017a0:	2100      	movs	r1, #0
 80017a2:	4618      	mov	r0, r3
 80017a4:	f004 f9c7 	bl	8005b36 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017b0:	4b20      	ldr	r3, [pc, #128]	; (8001834 <MX_TIM3_Init+0xa0>)
 80017b2:	4a21      	ldr	r2, [pc, #132]	; (8001838 <MX_TIM3_Init+0xa4>)
 80017b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017b6:	4b1f      	ldr	r3, [pc, #124]	; (8001834 <MX_TIM3_Init+0xa0>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017bc:	4b1d      	ldr	r3, [pc, #116]	; (8001834 <MX_TIM3_Init+0xa0>)
 80017be:	2200      	movs	r2, #0
 80017c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017c2:	4b1c      	ldr	r3, [pc, #112]	; (8001834 <MX_TIM3_Init+0xa0>)
 80017c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ca:	4b1a      	ldr	r3, [pc, #104]	; (8001834 <MX_TIM3_Init+0xa0>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d0:	4b18      	ldr	r3, [pc, #96]	; (8001834 <MX_TIM3_Init+0xa0>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017d6:	2303      	movs	r3, #3
 80017d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017da:	2300      	movs	r3, #0
 80017dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017de:	2301      	movs	r3, #1
 80017e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017e2:	2300      	movs	r3, #0
 80017e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017ea:	2300      	movs	r3, #0
 80017ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017ee:	2301      	movs	r3, #1
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017f2:	2300      	movs	r3, #0
 80017f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80017f6:	2300      	movs	r3, #0
 80017f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80017fa:	f107 030c 	add.w	r3, r7, #12
 80017fe:	4619      	mov	r1, r3
 8001800:	480c      	ldr	r0, [pc, #48]	; (8001834 <MX_TIM3_Init+0xa0>)
 8001802:	f002 fa0b 	bl	8003c1c <HAL_TIM_Encoder_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800180c:	f000 f8fc 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001810:	2300      	movs	r3, #0
 8001812:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001814:	2300      	movs	r3, #0
 8001816:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001818:	1d3b      	adds	r3, r7, #4
 800181a:	4619      	mov	r1, r3
 800181c:	4805      	ldr	r0, [pc, #20]	; (8001834 <MX_TIM3_Init+0xa0>)
 800181e:	f002 ff93 	bl	8004748 <HAL_TIMEx_MasterConfigSynchronization>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001828:	f000 f8ee 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800182c:	bf00      	nop
 800182e:	3730      	adds	r7, #48	; 0x30
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200002b0 	.word	0x200002b0
 8001838:	40000400 	.word	0x40000400

0800183c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08c      	sub	sp, #48	; 0x30
 8001840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001842:	f107 030c 	add.w	r3, r7, #12
 8001846:	2224      	movs	r2, #36	; 0x24
 8001848:	2100      	movs	r1, #0
 800184a:	4618      	mov	r0, r3
 800184c:	f004 f973 	bl	8005b36 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001858:	4b20      	ldr	r3, [pc, #128]	; (80018dc <MX_TIM4_Init+0xa0>)
 800185a:	4a21      	ldr	r2, [pc, #132]	; (80018e0 <MX_TIM4_Init+0xa4>)
 800185c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800185e:	4b1f      	ldr	r3, [pc, #124]	; (80018dc <MX_TIM4_Init+0xa0>)
 8001860:	2200      	movs	r2, #0
 8001862:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001864:	4b1d      	ldr	r3, [pc, #116]	; (80018dc <MX_TIM4_Init+0xa0>)
 8001866:	2200      	movs	r2, #0
 8001868:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800186a:	4b1c      	ldr	r3, [pc, #112]	; (80018dc <MX_TIM4_Init+0xa0>)
 800186c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001870:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001872:	4b1a      	ldr	r3, [pc, #104]	; (80018dc <MX_TIM4_Init+0xa0>)
 8001874:	2200      	movs	r2, #0
 8001876:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001878:	4b18      	ldr	r3, [pc, #96]	; (80018dc <MX_TIM4_Init+0xa0>)
 800187a:	2200      	movs	r2, #0
 800187c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800187e:	2303      	movs	r3, #3
 8001880:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001882:	2300      	movs	r3, #0
 8001884:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001886:	2301      	movs	r3, #1
 8001888:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800188a:	2300      	movs	r3, #0
 800188c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800188e:	2300      	movs	r3, #0
 8001890:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001892:	2300      	movs	r3, #0
 8001894:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001896:	2301      	movs	r3, #1
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800189a:	2300      	movs	r3, #0
 800189c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80018a2:	f107 030c 	add.w	r3, r7, #12
 80018a6:	4619      	mov	r1, r3
 80018a8:	480c      	ldr	r0, [pc, #48]	; (80018dc <MX_TIM4_Init+0xa0>)
 80018aa:	f002 f9b7 	bl	8003c1c <HAL_TIM_Encoder_Init>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80018b4:	f000 f8a8 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b8:	2300      	movs	r3, #0
 80018ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018c0:	1d3b      	adds	r3, r7, #4
 80018c2:	4619      	mov	r1, r3
 80018c4:	4805      	ldr	r0, [pc, #20]	; (80018dc <MX_TIM4_Init+0xa0>)
 80018c6:	f002 ff3f 	bl	8004748 <HAL_TIMEx_MasterConfigSynchronization>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80018d0:	f000 f89a 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80018d4:	bf00      	nop
 80018d6:	3730      	adds	r7, #48	; 0x30
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	200002f8 	.word	0x200002f8
 80018e0:	40000800 	.word	0x40000800

080018e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018e8:	4b11      	ldr	r3, [pc, #68]	; (8001930 <MX_USART2_UART_Init+0x4c>)
 80018ea:	4a12      	ldr	r2, [pc, #72]	; (8001934 <MX_USART2_UART_Init+0x50>)
 80018ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018ee:	4b10      	ldr	r3, [pc, #64]	; (8001930 <MX_USART2_UART_Init+0x4c>)
 80018f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018f6:	4b0e      	ldr	r3, [pc, #56]	; (8001930 <MX_USART2_UART_Init+0x4c>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018fc:	4b0c      	ldr	r3, [pc, #48]	; (8001930 <MX_USART2_UART_Init+0x4c>)
 80018fe:	2200      	movs	r2, #0
 8001900:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001902:	4b0b      	ldr	r3, [pc, #44]	; (8001930 <MX_USART2_UART_Init+0x4c>)
 8001904:	2200      	movs	r2, #0
 8001906:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001908:	4b09      	ldr	r3, [pc, #36]	; (8001930 <MX_USART2_UART_Init+0x4c>)
 800190a:	220c      	movs	r2, #12
 800190c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800190e:	4b08      	ldr	r3, [pc, #32]	; (8001930 <MX_USART2_UART_Init+0x4c>)
 8001910:	2200      	movs	r2, #0
 8001912:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001914:	4b06      	ldr	r3, [pc, #24]	; (8001930 <MX_USART2_UART_Init+0x4c>)
 8001916:	2200      	movs	r2, #0
 8001918:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800191a:	4805      	ldr	r0, [pc, #20]	; (8001930 <MX_USART2_UART_Init+0x4c>)
 800191c:	f002 ff82 	bl	8004824 <HAL_UART_Init>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001926:	f000 f86f 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000340 	.word	0x20000340
 8001934:	40004400 	.word	0x40004400

08001938 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193e:	f107 030c 	add.w	r3, r7, #12
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
 800194c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	60bb      	str	r3, [r7, #8]
 8001952:	4b2a      	ldr	r3, [pc, #168]	; (80019fc <MX_GPIO_Init+0xc4>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	4a29      	ldr	r2, [pc, #164]	; (80019fc <MX_GPIO_Init+0xc4>)
 8001958:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800195c:	6313      	str	r3, [r2, #48]	; 0x30
 800195e:	4b27      	ldr	r3, [pc, #156]	; (80019fc <MX_GPIO_Init+0xc4>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001966:	60bb      	str	r3, [r7, #8]
 8001968:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	4b23      	ldr	r3, [pc, #140]	; (80019fc <MX_GPIO_Init+0xc4>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	4a22      	ldr	r2, [pc, #136]	; (80019fc <MX_GPIO_Init+0xc4>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6313      	str	r3, [r2, #48]	; 0x30
 800197a:	4b20      	ldr	r3, [pc, #128]	; (80019fc <MX_GPIO_Init+0xc4>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	603b      	str	r3, [r7, #0]
 800198a:	4b1c      	ldr	r3, [pc, #112]	; (80019fc <MX_GPIO_Init+0xc4>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198e:	4a1b      	ldr	r2, [pc, #108]	; (80019fc <MX_GPIO_Init+0xc4>)
 8001990:	f043 0302 	orr.w	r3, r3, #2
 8001994:	6313      	str	r3, [r2, #48]	; 0x30
 8001996:	4b19      	ldr	r3, [pc, #100]	; (80019fc <MX_GPIO_Init+0xc4>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIRECTION_3_Pin|DIRECTION_2_Pin, GPIO_PIN_RESET);
 80019a2:	2200      	movs	r2, #0
 80019a4:	2106      	movs	r1, #6
 80019a6:	4816      	ldr	r0, [pc, #88]	; (8001a00 <MX_GPIO_Init+0xc8>)
 80019a8:	f001 fb2e 	bl	8003008 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, GPIO_PIN_RESET);
 80019ac:	2200      	movs	r2, #0
 80019ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019b2:	4814      	ldr	r0, [pc, #80]	; (8001a04 <MX_GPIO_Init+0xcc>)
 80019b4:	f001 fb28 	bl	8003008 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DIRECTION_3_Pin DIRECTION_2_Pin */
  GPIO_InitStruct.Pin = DIRECTION_3_Pin|DIRECTION_2_Pin;
 80019b8:	2306      	movs	r3, #6
 80019ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019bc:	2301      	movs	r3, #1
 80019be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c4:	2300      	movs	r3, #0
 80019c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c8:	f107 030c 	add.w	r3, r7, #12
 80019cc:	4619      	mov	r1, r3
 80019ce:	480c      	ldr	r0, [pc, #48]	; (8001a00 <MX_GPIO_Init+0xc8>)
 80019d0:	f001 f996 	bl	8002d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIRECTION_1_Pin */
  GPIO_InitStruct.Pin = DIRECTION_1_Pin;
 80019d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019da:	2301      	movs	r3, #1
 80019dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019de:	2300      	movs	r3, #0
 80019e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e2:	2300      	movs	r3, #0
 80019e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIRECTION_1_GPIO_Port, &GPIO_InitStruct);
 80019e6:	f107 030c 	add.w	r3, r7, #12
 80019ea:	4619      	mov	r1, r3
 80019ec:	4805      	ldr	r0, [pc, #20]	; (8001a04 <MX_GPIO_Init+0xcc>)
 80019ee:	f001 f987 	bl	8002d00 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019f2:	bf00      	nop
 80019f4:	3720      	adds	r7, #32
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40023800 	.word	0x40023800
 8001a00:	40020400 	.word	0x40020400
 8001a04:	40020000 	.word	0x40020000

08001a08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001a0c:	b672      	cpsid	i
}
 8001a0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a10:	e7fe      	b.n	8001a10 <Error_Handler+0x8>
 8001a12:	0000      	movs	r0, r0
 8001a14:	0000      	movs	r0, r0
	...

08001a18 <Robot_Move>:
flag_rot_2,
flag_rot_3=false;



void Robot_Move(float Vd, float Theta, float Vtheta){
 8001a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a1c:	b092      	sub	sp, #72	; 0x48
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	ed87 0a07 	vstr	s0, [r7, #28]
 8001a24:	edc7 0a06 	vstr	s1, [r7, #24]
 8001a28:	ed87 1a05 	vstr	s2, [r7, #20]
	double V1_abs, V2_abs, V3_abs, Vmax, Temp;

	V1=Vd*(-0.87*cos(Theta*PI/180)-0.5*sin(Theta*PI/180));
 8001a2c:	69f8      	ldr	r0, [r7, #28]
 8001a2e:	f7fe fd93 	bl	8000558 <__aeabi_f2d>
 8001a32:	4604      	mov	r4, r0
 8001a34:	460d      	mov	r5, r1
 8001a36:	69b8      	ldr	r0, [r7, #24]
 8001a38:	f7fe fd8e 	bl	8000558 <__aeabi_f2d>
 8001a3c:	a3ba      	add	r3, pc, #744	; (adr r3, 8001d28 <Robot_Move+0x310>)
 8001a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a42:	f7fe fde1 	bl	8000608 <__aeabi_dmul>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4610      	mov	r0, r2
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	4bbb      	ldr	r3, [pc, #748]	; (8001d40 <Robot_Move+0x328>)
 8001a54:	f7fe ff02 	bl	800085c <__aeabi_ddiv>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	ec43 2b17 	vmov	d7, r2, r3
 8001a60:	eeb0 0a47 	vmov.f32	s0, s14
 8001a64:	eef0 0a67 	vmov.f32	s1, s15
 8001a68:	f005 ffba 	bl	80079e0 <cos>
 8001a6c:	ec51 0b10 	vmov	r0, r1, d0
 8001a70:	a3ab      	add	r3, pc, #684	; (adr r3, 8001d20 <Robot_Move+0x308>)
 8001a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a76:	f7fe fdc7 	bl	8000608 <__aeabi_dmul>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	4690      	mov	r8, r2
 8001a80:	4699      	mov	r9, r3
 8001a82:	69b8      	ldr	r0, [r7, #24]
 8001a84:	f7fe fd68 	bl	8000558 <__aeabi_f2d>
 8001a88:	a3a7      	add	r3, pc, #668	; (adr r3, 8001d28 <Robot_Move+0x310>)
 8001a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a8e:	f7fe fdbb 	bl	8000608 <__aeabi_dmul>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	4610      	mov	r0, r2
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f04f 0200 	mov.w	r2, #0
 8001a9e:	4ba8      	ldr	r3, [pc, #672]	; (8001d40 <Robot_Move+0x328>)
 8001aa0:	f7fe fedc 	bl	800085c <__aeabi_ddiv>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	ec43 2b17 	vmov	d7, r2, r3
 8001aac:	eeb0 0a47 	vmov.f32	s0, s14
 8001ab0:	eef0 0a67 	vmov.f32	s1, s15
 8001ab4:	f005 ffe8 	bl	8007a88 <sin>
 8001ab8:	ec51 0b10 	vmov	r0, r1, d0
 8001abc:	f04f 0200 	mov.w	r2, #0
 8001ac0:	4ba0      	ldr	r3, [pc, #640]	; (8001d44 <Robot_Move+0x32c>)
 8001ac2:	f7fe fda1 	bl	8000608 <__aeabi_dmul>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4640      	mov	r0, r8
 8001acc:	4649      	mov	r1, r9
 8001ace:	f7fe fbe3 	bl	8000298 <__aeabi_dsub>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	4629      	mov	r1, r5
 8001ada:	f7fe fd95 	bl	8000608 <__aeabi_dmul>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	4999      	ldr	r1, [pc, #612]	; (8001d48 <Robot_Move+0x330>)
 8001ae4:	e9c1 2300 	strd	r2, r3, [r1]
	V2=Vd*(0.87*cos(Theta*PI/180)-0.5*sin(Theta*PI/180));
 8001ae8:	69f8      	ldr	r0, [r7, #28]
 8001aea:	f7fe fd35 	bl	8000558 <__aeabi_f2d>
 8001aee:	4604      	mov	r4, r0
 8001af0:	460d      	mov	r5, r1
 8001af2:	69b8      	ldr	r0, [r7, #24]
 8001af4:	f7fe fd30 	bl	8000558 <__aeabi_f2d>
 8001af8:	a38b      	add	r3, pc, #556	; (adr r3, 8001d28 <Robot_Move+0x310>)
 8001afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001afe:	f7fe fd83 	bl	8000608 <__aeabi_dmul>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	4610      	mov	r0, r2
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f04f 0200 	mov.w	r2, #0
 8001b0e:	4b8c      	ldr	r3, [pc, #560]	; (8001d40 <Robot_Move+0x328>)
 8001b10:	f7fe fea4 	bl	800085c <__aeabi_ddiv>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	ec43 2b17 	vmov	d7, r2, r3
 8001b1c:	eeb0 0a47 	vmov.f32	s0, s14
 8001b20:	eef0 0a67 	vmov.f32	s1, s15
 8001b24:	f005 ff5c 	bl	80079e0 <cos>
 8001b28:	ec51 0b10 	vmov	r0, r1, d0
 8001b2c:	a380      	add	r3, pc, #512	; (adr r3, 8001d30 <Robot_Move+0x318>)
 8001b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b32:	f7fe fd69 	bl	8000608 <__aeabi_dmul>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	4690      	mov	r8, r2
 8001b3c:	4699      	mov	r9, r3
 8001b3e:	69b8      	ldr	r0, [r7, #24]
 8001b40:	f7fe fd0a 	bl	8000558 <__aeabi_f2d>
 8001b44:	a378      	add	r3, pc, #480	; (adr r3, 8001d28 <Robot_Move+0x310>)
 8001b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4a:	f7fe fd5d 	bl	8000608 <__aeabi_dmul>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	460b      	mov	r3, r1
 8001b52:	4610      	mov	r0, r2
 8001b54:	4619      	mov	r1, r3
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	4b79      	ldr	r3, [pc, #484]	; (8001d40 <Robot_Move+0x328>)
 8001b5c:	f7fe fe7e 	bl	800085c <__aeabi_ddiv>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	ec43 2b17 	vmov	d7, r2, r3
 8001b68:	eeb0 0a47 	vmov.f32	s0, s14
 8001b6c:	eef0 0a67 	vmov.f32	s1, s15
 8001b70:	f005 ff8a 	bl	8007a88 <sin>
 8001b74:	ec51 0b10 	vmov	r0, r1, d0
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	4b71      	ldr	r3, [pc, #452]	; (8001d44 <Robot_Move+0x32c>)
 8001b7e:	f7fe fd43 	bl	8000608 <__aeabi_dmul>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4640      	mov	r0, r8
 8001b88:	4649      	mov	r1, r9
 8001b8a:	f7fe fb85 	bl	8000298 <__aeabi_dsub>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	460b      	mov	r3, r1
 8001b92:	4620      	mov	r0, r4
 8001b94:	4629      	mov	r1, r5
 8001b96:	f7fe fd37 	bl	8000608 <__aeabi_dmul>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	496b      	ldr	r1, [pc, #428]	; (8001d4c <Robot_Move+0x334>)
 8001ba0:	e9c1 2300 	strd	r2, r3, [r1]
	V3=Vd*sin(Theta*PI/180);
 8001ba4:	69f8      	ldr	r0, [r7, #28]
 8001ba6:	f7fe fcd7 	bl	8000558 <__aeabi_f2d>
 8001baa:	4604      	mov	r4, r0
 8001bac:	460d      	mov	r5, r1
 8001bae:	69b8      	ldr	r0, [r7, #24]
 8001bb0:	f7fe fcd2 	bl	8000558 <__aeabi_f2d>
 8001bb4:	a35c      	add	r3, pc, #368	; (adr r3, 8001d28 <Robot_Move+0x310>)
 8001bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bba:	f7fe fd25 	bl	8000608 <__aeabi_dmul>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	4610      	mov	r0, r2
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	f04f 0200 	mov.w	r2, #0
 8001bca:	4b5d      	ldr	r3, [pc, #372]	; (8001d40 <Robot_Move+0x328>)
 8001bcc:	f7fe fe46 	bl	800085c <__aeabi_ddiv>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	ec43 2b17 	vmov	d7, r2, r3
 8001bd8:	eeb0 0a47 	vmov.f32	s0, s14
 8001bdc:	eef0 0a67 	vmov.f32	s1, s15
 8001be0:	f005 ff52 	bl	8007a88 <sin>
 8001be4:	ec53 2b10 	vmov	r2, r3, d0
 8001be8:	4620      	mov	r0, r4
 8001bea:	4629      	mov	r1, r5
 8001bec:	f7fe fd0c 	bl	8000608 <__aeabi_dmul>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4956      	ldr	r1, [pc, #344]	; (8001d50 <Robot_Move+0x338>)
 8001bf6:	e9c1 2300 	strd	r2, r3, [r1]

	V1_abs=fabs(V1);
 8001bfa:	4b53      	ldr	r3, [pc, #332]	; (8001d48 <Robot_Move+0x330>)
 8001bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c00:	4611      	mov	r1, r2
 8001c02:	6439      	str	r1, [r7, #64]	; 0x40
 8001c04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c08:	647b      	str	r3, [r7, #68]	; 0x44
	V2_abs=fabs(V2);
 8001c0a:	4b50      	ldr	r3, [pc, #320]	; (8001d4c <Robot_Move+0x334>)
 8001c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c10:	4611      	mov	r1, r2
 8001c12:	63b9      	str	r1, [r7, #56]	; 0x38
 8001c14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c18:	63fb      	str	r3, [r7, #60]	; 0x3c
	V3_abs=fabs(V3);
 8001c1a:	4b4d      	ldr	r3, [pc, #308]	; (8001d50 <Robot_Move+0x338>)
 8001c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c20:	4611      	mov	r1, r2
 8001c22:	6339      	str	r1, [r7, #48]	; 0x30
 8001c24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c28:	637b      	str	r3, [r7, #52]	; 0x34

	Vmax=V1_abs;
 8001c2a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001c2e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	Vmax = (V2_abs > Vmax) ? V2_abs : Vmax;
 8001c32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c36:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001c3a:	f7fe ff75 	bl	8000b28 <__aeabi_dcmpgt>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d002      	beq.n	8001c4a <Robot_Move+0x232>
 8001c44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001c48:	e001      	b.n	8001c4e <Robot_Move+0x236>
 8001c4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c4e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	Vmax = (V3_abs > Vmax) ? V3_abs : Vmax;
 8001c52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c56:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c5a:	f7fe ff65 	bl	8000b28 <__aeabi_dcmpgt>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d002      	beq.n	8001c6a <Robot_Move+0x252>
 8001c64:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c68:	e001      	b.n	8001c6e <Robot_Move+0x256>
 8001c6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c6e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (Vmax>10000){
 8001c72:	a331      	add	r3, pc, #196	; (adr r3, 8001d38 <Robot_Move+0x320>)
 8001c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c78:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c7c:	f7fe ff54 	bl	8000b28 <__aeabi_dcmpgt>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d02e      	beq.n	8001ce4 <Robot_Move+0x2cc>
		Temp=10000/Vmax;
 8001c86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c8a:	a12b      	add	r1, pc, #172	; (adr r1, 8001d38 <Robot_Move+0x320>)
 8001c8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c90:	f7fe fde4 	bl	800085c <__aeabi_ddiv>
 8001c94:	4602      	mov	r2, r0
 8001c96:	460b      	mov	r3, r1
 8001c98:	e9c7 2308 	strd	r2, r3, [r7, #32]
		V1= V1*Temp;
 8001c9c:	4b2a      	ldr	r3, [pc, #168]	; (8001d48 <Robot_Move+0x330>)
 8001c9e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ca2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ca6:	f7fe fcaf 	bl	8000608 <__aeabi_dmul>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	4926      	ldr	r1, [pc, #152]	; (8001d48 <Robot_Move+0x330>)
 8001cb0:	e9c1 2300 	strd	r2, r3, [r1]
		V2= V2*Temp;
 8001cb4:	4b25      	ldr	r3, [pc, #148]	; (8001d4c <Robot_Move+0x334>)
 8001cb6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001cbe:	f7fe fca3 	bl	8000608 <__aeabi_dmul>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4921      	ldr	r1, [pc, #132]	; (8001d4c <Robot_Move+0x334>)
 8001cc8:	e9c1 2300 	strd	r2, r3, [r1]
		V3= V3*Temp;
 8001ccc:	4b20      	ldr	r3, [pc, #128]	; (8001d50 <Robot_Move+0x338>)
 8001cce:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001cd6:	f7fe fc97 	bl	8000608 <__aeabi_dmul>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	491c      	ldr	r1, [pc, #112]	; (8001d50 <Robot_Move+0x338>)
 8001ce0:	e9c1 2300 	strd	r2, r3, [r1]
//	 V1 = Vmax*V1/10000;
//	 V2 = Vmax*V2/10000;
//	 V3 = Vmax*V3/10000;

//	 printf("V1= %.2f m/s \t V2= %.2f m/s \t V3= %.2f m/s \r\n", V1,V2,V3);
	 if(V1<0){
 8001ce4:	4b18      	ldr	r3, [pc, #96]	; (8001d48 <Robot_Move+0x330>)
 8001ce6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	f04f 0300 	mov.w	r3, #0
 8001cf2:	f7fe fefb 	bl	8000aec <__aeabi_dcmplt>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d02b      	beq.n	8001d54 <Robot_Move+0x33c>
		 Rotation(MOTOR_1, !CLOCK_WISE);
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	2001      	movs	r0, #1
 8001d00:	f000 f90c 	bl	8001f1c <Rotation>
		 V1=fabs(V1);
 8001d04:	4b10      	ldr	r3, [pc, #64]	; (8001d48 <Robot_Move+0x330>)
 8001d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d0a:	60ba      	str	r2, [r7, #8]
 8001d0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d10:	60fb      	str	r3, [r7, #12]
 8001d12:	4b0d      	ldr	r3, [pc, #52]	; (8001d48 <Robot_Move+0x330>)
 8001d14:	ed97 7b02 	vldr	d7, [r7, #8]
 8001d18:	ed83 7b00 	vstr	d7, [r3]
 8001d1c:	e01e      	b.n	8001d5c <Robot_Move+0x344>
 8001d1e:	bf00      	nop
 8001d20:	3d70a3d7 	.word	0x3d70a3d7
 8001d24:	bfebd70a 	.word	0xbfebd70a
 8001d28:	54524550 	.word	0x54524550
 8001d2c:	400921fb 	.word	0x400921fb
 8001d30:	3d70a3d7 	.word	0x3d70a3d7
 8001d34:	3febd70a 	.word	0x3febd70a
 8001d38:	00000000 	.word	0x00000000
 8001d3c:	40c38800 	.word	0x40c38800
 8001d40:	40668000 	.word	0x40668000
 8001d44:	3fe00000 	.word	0x3fe00000
 8001d48:	20000410 	.word	0x20000410
 8001d4c:	20000418 	.word	0x20000418
 8001d50:	20000420 	.word	0x20000420
	 } else{
		 Rotation(MOTOR_1, CLOCK_WISE);
 8001d54:	2101      	movs	r1, #1
 8001d56:	2001      	movs	r0, #1
 8001d58:	f000 f8e0 	bl	8001f1c <Rotation>
	 }
	 if(V2<0){
 8001d5c:	4b21      	ldr	r3, [pc, #132]	; (8001de4 <Robot_Move+0x3cc>)
 8001d5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d62:	f04f 0200 	mov.w	r2, #0
 8001d66:	f04f 0300 	mov.w	r3, #0
 8001d6a:	f7fe febf 	bl	8000aec <__aeabi_dcmplt>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d010      	beq.n	8001d96 <Robot_Move+0x37e>
		 Rotation(MOTOR_2, !CLOCK_WISE);
 8001d74:	2100      	movs	r1, #0
 8001d76:	2002      	movs	r0, #2
 8001d78:	f000 f8d0 	bl	8001f1c <Rotation>
		 V2=fabs(V2);
 8001d7c:	4b19      	ldr	r3, [pc, #100]	; (8001de4 <Robot_Move+0x3cc>)
 8001d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d82:	603a      	str	r2, [r7, #0]
 8001d84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d88:	607b      	str	r3, [r7, #4]
 8001d8a:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <Robot_Move+0x3cc>)
 8001d8c:	ed97 7b00 	vldr	d7, [r7]
 8001d90:	ed83 7b00 	vstr	d7, [r3]
 8001d94:	e003      	b.n	8001d9e <Robot_Move+0x386>
	 } else{
		 Rotation(MOTOR_2, CLOCK_WISE);
 8001d96:	2101      	movs	r1, #1
 8001d98:	2002      	movs	r0, #2
 8001d9a:	f000 f8bf 	bl	8001f1c <Rotation>
	 }
	 if(V3<0){
 8001d9e:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <Robot_Move+0x3d0>)
 8001da0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	f04f 0300 	mov.w	r3, #0
 8001dac:	f7fe fe9e 	bl	8000aec <__aeabi_dcmplt>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d00d      	beq.n	8001dd2 <Robot_Move+0x3ba>
		 Rotation(MOTOR_3, !CLOCK_WISE);
 8001db6:	2100      	movs	r1, #0
 8001db8:	2003      	movs	r0, #3
 8001dba:	f000 f8af 	bl	8001f1c <Rotation>
		 V3=fabs(V3);
 8001dbe:	4b0a      	ldr	r3, [pc, #40]	; (8001de8 <Robot_Move+0x3d0>)
 8001dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc4:	4692      	mov	sl, r2
 8001dc6:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8001dca:	4b07      	ldr	r3, [pc, #28]	; (8001de8 <Robot_Move+0x3d0>)
 8001dcc:	e9c3 ab00 	strd	sl, fp, [r3]
	 } else{
		 Rotation(MOTOR_3, CLOCK_WISE);
	 }
}
 8001dd0:	e003      	b.n	8001dda <Robot_Move+0x3c2>
		 Rotation(MOTOR_3, CLOCK_WISE);
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	2003      	movs	r0, #3
 8001dd6:	f000 f8a1 	bl	8001f1c <Rotation>
}
 8001dda:	bf00      	nop
 8001ddc:	3748      	adds	r7, #72	; 0x48
 8001dde:	46bd      	mov	sp, r7
 8001de0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001de4:	20000418 	.word	0x20000418
 8001de8:	20000420 	.word	0x20000420
 8001dec:	00000000 	.word	0x00000000

08001df0 <rpm_to_duty>:
double rpm_to_duty(double rpm){
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	ed87 0b00 	vstr	d0, [r7]
	double duty=(98.15-0.6*rpm);
 8001dfa:	a30f      	add	r3, pc, #60	; (adr r3, 8001e38 <rpm_to_duty+0x48>)
 8001dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e04:	f7fe fc00 	bl	8000608 <__aeabi_dmul>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	a10c      	add	r1, pc, #48	; (adr r1, 8001e40 <rpm_to_duty+0x50>)
 8001e0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001e12:	f7fe fa41 	bl	8000298 <__aeabi_dsub>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return duty;
 8001e1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e22:	ec43 2b17 	vmov	d7, r2, r3
}
 8001e26:	eeb0 0a47 	vmov.f32	s0, s14
 8001e2a:	eef0 0a67 	vmov.f32	s1, s15
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	f3af 8000 	nop.w
 8001e38:	33333333 	.word	0x33333333
 8001e3c:	3fe33333 	.word	0x3fe33333
 8001e40:	9999999a 	.word	0x9999999a
 8001e44:	40588999 	.word	0x40588999

08001e48 <set_duty_cycle>:
void set_duty_cycle(int motor, double rpm, double out){
 8001e48:	b5b0      	push	{r4, r5, r7, lr}
 8001e4a:	b088      	sub	sp, #32
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6178      	str	r0, [r7, #20]
 8001e50:	ed87 0b02 	vstr	d0, [r7, #8]
 8001e54:	ed87 1b00 	vstr	d1, [r7]
	double duty = rpm_to_duty(rpm)+fabs(out);
 8001e58:	ed97 0b02 	vldr	d0, [r7, #8]
 8001e5c:	f7ff ffc8 	bl	8001df0 <rpm_to_duty>
 8001e60:	ec51 0b10 	vmov	r0, r1, d0
 8001e64:	683c      	ldr	r4, [r7, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001e6c:	4622      	mov	r2, r4
 8001e6e:	462b      	mov	r3, r5
 8001e70:	f7fe fa14 	bl	800029c <__adddf3>
 8001e74:	4602      	mov	r2, r0
 8001e76:	460b      	mov	r3, r1
 8001e78:	e9c7 2306 	strd	r2, r3, [r7, #24]
//	duty=(out<0)?duty+fabs(out):duty+fabs(out);
//	out=rpm_to_duty(out);
	if(duty>100){duty=100;}
 8001e7c:	f04f 0200 	mov.w	r2, #0
 8001e80:	4b23      	ldr	r3, [pc, #140]	; (8001f10 <set_duty_cycle+0xc8>)
 8001e82:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e86:	f7fe fe4f 	bl	8000b28 <__aeabi_dcmpgt>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d004      	beq.n	8001e9a <set_duty_cycle+0x52>
 8001e90:	f04f 0200 	mov.w	r2, #0
 8001e94:	4b1e      	ldr	r3, [pc, #120]	; (8001f10 <set_duty_cycle+0xc8>)
 8001e96:	e9c7 2306 	strd	r2, r3, [r7, #24]
	if(duty<0){duty=0;}
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	f04f 0300 	mov.w	r3, #0
 8001ea2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ea6:	f7fe fe21 	bl	8000aec <__aeabi_dcmplt>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d005      	beq.n	8001ebc <set_duty_cycle+0x74>
 8001eb0:	f04f 0200 	mov.w	r2, #0
 8001eb4:	f04f 0300 	mov.w	r3, #0
 8001eb8:	e9c7 2306 	strd	r2, r3, [r7, #24]
	printf("duty la:%f \r\n",duty);
 8001ebc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ec0:	4814      	ldr	r0, [pc, #80]	; (8001f14 <set_duty_cycle+0xcc>)
 8001ec2:	f003 fde3 	bl	8005a8c <iprintf>

	if(motor==MOTOR_1){
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d107      	bne.n	8001edc <set_duty_cycle+0x94>
		__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_1, duty);
 8001ecc:	4b12      	ldr	r3, [pc, #72]	; (8001f18 <set_duty_cycle+0xd0>)
 8001ece:	681c      	ldr	r4, [r3, #0]
 8001ed0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ed4:	f7fe fe70 	bl	8000bb8 <__aeabi_d2uiz>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	6363      	str	r3, [r4, #52]	; 0x34
	}
	if(motor==MOTOR_2){
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d107      	bne.n	8001ef2 <set_duty_cycle+0xaa>
		__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_2, duty);
 8001ee2:	4b0d      	ldr	r3, [pc, #52]	; (8001f18 <set_duty_cycle+0xd0>)
 8001ee4:	681c      	ldr	r4, [r3, #0]
 8001ee6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001eea:	f7fe fe65 	bl	8000bb8 <__aeabi_d2uiz>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	63a3      	str	r3, [r4, #56]	; 0x38
	}
	if(motor==MOTOR_3){
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	2b03      	cmp	r3, #3
 8001ef6:	d107      	bne.n	8001f08 <set_duty_cycle+0xc0>
		__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, duty);
 8001ef8:	4b07      	ldr	r3, [pc, #28]	; (8001f18 <set_duty_cycle+0xd0>)
 8001efa:	681c      	ldr	r4, [r3, #0]
 8001efc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f00:	f7fe fe5a 	bl	8000bb8 <__aeabi_d2uiz>
 8001f04:	4603      	mov	r3, r0
 8001f06:	63e3      	str	r3, [r4, #60]	; 0x3c
	}
}
 8001f08:	bf00      	nop
 8001f0a:	3720      	adds	r7, #32
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bdb0      	pop	{r4, r5, r7, pc}
 8001f10:	40590000 	.word	0x40590000
 8001f14:	08008b78 	.word	0x08008b78
 8001f18:	20000268 	.word	0x20000268

08001f1c <Rotation>:
void Rotation(int motor, int rotation){
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
	if(motor==MOTOR_1){
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d115      	bne.n	8001f58 <Rotation+0x3c>
		if(rotation==CLOCK_WISE){
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d109      	bne.n	8001f46 <Rotation+0x2a>
			HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, CLOCK_WISE);
 8001f32:	2201      	movs	r2, #1
 8001f34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f38:	4820      	ldr	r0, [pc, #128]	; (8001fbc <Rotation+0xa0>)
 8001f3a:	f001 f865 	bl	8003008 <HAL_GPIO_WritePin>
			flag_rot_1=true;
 8001f3e:	4b20      	ldr	r3, [pc, #128]	; (8001fc0 <Rotation+0xa4>)
 8001f40:	2201      	movs	r2, #1
 8001f42:	701a      	strb	r2, [r3, #0]
 8001f44:	e008      	b.n	8001f58 <Rotation+0x3c>
		} else {
			HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, !CLOCK_WISE);
 8001f46:	2200      	movs	r2, #0
 8001f48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f4c:	481b      	ldr	r0, [pc, #108]	; (8001fbc <Rotation+0xa0>)
 8001f4e:	f001 f85b 	bl	8003008 <HAL_GPIO_WritePin>
			flag_rot_1=false;
 8001f52:	4b1b      	ldr	r3, [pc, #108]	; (8001fc0 <Rotation+0xa4>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	701a      	strb	r2, [r3, #0]
		}
	}
	if(motor==MOTOR_2){
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d113      	bne.n	8001f86 <Rotation+0x6a>
		if(rotation==CLOCK_WISE){
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d108      	bne.n	8001f76 <Rotation+0x5a>
			HAL_GPIO_WritePin(DIRECTION_2_GPIO_Port, DIRECTION_2_Pin, CLOCK_WISE);
 8001f64:	2201      	movs	r2, #1
 8001f66:	2104      	movs	r1, #4
 8001f68:	4816      	ldr	r0, [pc, #88]	; (8001fc4 <Rotation+0xa8>)
 8001f6a:	f001 f84d 	bl	8003008 <HAL_GPIO_WritePin>
			flag_rot_2=true;
 8001f6e:	4b16      	ldr	r3, [pc, #88]	; (8001fc8 <Rotation+0xac>)
 8001f70:	2201      	movs	r2, #1
 8001f72:	701a      	strb	r2, [r3, #0]
 8001f74:	e007      	b.n	8001f86 <Rotation+0x6a>
		} else {
			HAL_GPIO_WritePin(DIRECTION_2_GPIO_Port, DIRECTION_2_Pin, !CLOCK_WISE);
 8001f76:	2200      	movs	r2, #0
 8001f78:	2104      	movs	r1, #4
 8001f7a:	4812      	ldr	r0, [pc, #72]	; (8001fc4 <Rotation+0xa8>)
 8001f7c:	f001 f844 	bl	8003008 <HAL_GPIO_WritePin>
			flag_rot_2=false;
 8001f80:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <Rotation+0xac>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	701a      	strb	r2, [r3, #0]
		}
	}
	if(motor==MOTOR_3){
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2b03      	cmp	r3, #3
 8001f8a:	d113      	bne.n	8001fb4 <Rotation+0x98>
		if(rotation==CLOCK_WISE){
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d108      	bne.n	8001fa4 <Rotation+0x88>
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, CLOCK_WISE);
 8001f92:	2201      	movs	r2, #1
 8001f94:	2102      	movs	r1, #2
 8001f96:	480b      	ldr	r0, [pc, #44]	; (8001fc4 <Rotation+0xa8>)
 8001f98:	f001 f836 	bl	8003008 <HAL_GPIO_WritePin>
			flag_rot_3=true;
 8001f9c:	4b0b      	ldr	r3, [pc, #44]	; (8001fcc <Rotation+0xb0>)
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	701a      	strb	r2, [r3, #0]
		} else {
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, !CLOCK_WISE);
			flag_rot_3=false;
		}
	}
}
 8001fa2:	e007      	b.n	8001fb4 <Rotation+0x98>
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, !CLOCK_WISE);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	2102      	movs	r1, #2
 8001fa8:	4806      	ldr	r0, [pc, #24]	; (8001fc4 <Rotation+0xa8>)
 8001faa:	f001 f82d 	bl	8003008 <HAL_GPIO_WritePin>
			flag_rot_3=false;
 8001fae:	4b07      	ldr	r3, [pc, #28]	; (8001fcc <Rotation+0xb0>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	701a      	strb	r2, [r3, #0]
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40020000 	.word	0x40020000
 8001fc0:	20000428 	.word	0x20000428
 8001fc4:	40020400 	.word	0x40020400
 8001fc8:	20000429 	.word	0x20000429
 8001fcc:	2000042a 	.word	0x2000042a

08001fd0 <PID_init>:
,Ki_sum_1
,Ki_sum_2
,Ki_sum_3=0;


void PID_init(PID_Param_t *par){
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
	Kp=par->Kp;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fde:	492a      	ldr	r1, [pc, #168]	; (8002088 <PID_init+0xb8>)
 8001fe0:	e9c1 2300 	strd	r2, r3, [r1]
	Ki=par->Ki;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001fea:	4928      	ldr	r1, [pc, #160]	; (800208c <PID_init+0xbc>)
 8001fec:	e9c1 2300 	strd	r2, r3, [r1]
	Kd=par->Kd;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001ff6:	4926      	ldr	r1, [pc, #152]	; (8002090 <PID_init+0xc0>)
 8001ff8:	e9c1 2300 	strd	r2, r3, [r1]
	Ts=(par->Ts);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002002:	4924      	ldr	r1, [pc, #144]	; (8002094 <PID_init+0xc4>)
 8002004:	e9c1 2300 	strd	r2, r3, [r1]
	set_point_motor_1=par->Set_point_motor_1;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800200e:	4922      	ldr	r1, [pc, #136]	; (8002098 <PID_init+0xc8>)
 8002010:	e9c1 2300 	strd	r2, r3, [r1]
	set_point_motor_2=par->Set_point_motor_2;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800201a:	4920      	ldr	r1, [pc, #128]	; (800209c <PID_init+0xcc>)
 800201c:	e9c1 2300 	strd	r2, r3, [r1]
	set_point_motor_3=par->Set_point_motor_3;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002026:	491e      	ldr	r1, [pc, #120]	; (80020a0 <PID_init+0xd0>)
 8002028:	e9c1 2300 	strd	r2, r3, [r1]
	antiwinduperror=par->Anti_windup_error;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002032:	491c      	ldr	r1, [pc, #112]	; (80020a4 <PID_init+0xd4>)
 8002034:	e9c1 2300 	strd	r2, r3, [r1]
	Outmin=par->Outmin;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 800203e:	491a      	ldr	r1, [pc, #104]	; (80020a8 <PID_init+0xd8>)
 8002040:	e9c1 2300 	strd	r2, r3, [r1]
	Outmax=par->Outmax;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800204a:	4918      	ldr	r1, [pc, #96]	; (80020ac <PID_init+0xdc>)
 800204c:	e9c1 2300 	strd	r2, r3, [r1]
	windup=par->Anti_windup;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002054:	4a16      	ldr	r2, [pc, #88]	; (80020b0 <PID_init+0xe0>)
 8002056:	6013      	str	r3, [r2, #0]

	if(0==par->Anti_windup_error){antiwinduperror=10;}
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800205e:	f04f 0200 	mov.w	r2, #0
 8002062:	f04f 0300 	mov.w	r3, #0
 8002066:	f7fe fd37 	bl	8000ad8 <__aeabi_dcmpeq>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d100      	bne.n	8002072 <PID_init+0xa2>
	}
 8002070:	e005      	b.n	800207e <PID_init+0xae>
	if(0==par->Anti_windup_error){antiwinduperror=10;}
 8002072:	490c      	ldr	r1, [pc, #48]	; (80020a4 <PID_init+0xd4>)
 8002074:	f04f 0200 	mov.w	r2, #0
 8002078:	4b0e      	ldr	r3, [pc, #56]	; (80020b4 <PID_init+0xe4>)
 800207a:	e9c1 2300 	strd	r2, r3, [r1]
	}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	20000430 	.word	0x20000430
 800208c:	20000438 	.word	0x20000438
 8002090:	20000440 	.word	0x20000440
 8002094:	20000448 	.word	0x20000448
 8002098:	20000460 	.word	0x20000460
 800209c:	20000468 	.word	0x20000468
 80020a0:	20000470 	.word	0x20000470
 80020a4:	20000480 	.word	0x20000480
 80020a8:	20000450 	.word	0x20000450
 80020ac:	20000458 	.word	0x20000458
 80020b0:	20000488 	.word	0x20000488
 80020b4:	40240000 	.word	0x40240000

080020b8 <PID_Calculation>:


double PID_Calculation(int motor, double input)
	{
 80020b8:	b5b0      	push	{r4, r5, r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	ed87 0b00 	vstr	d0, [r7]
//	set_point=(motor==MOTOR_1)? set_point_motor_1: ((motor==MOTOR_2)? set_point_motor_2:set_point_motor_3);
//	prev_input = (motor==MOTOR_1)? prev_input_1:((motor==MOTOR_2)? prev_input_2:prev_input_3);

	switch(motor){
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2b03      	cmp	r3, #3
 80020c8:	d02f      	beq.n	800212a <PID_Calculation+0x72>
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2b03      	cmp	r3, #3
 80020ce:	dc3f      	bgt.n	8002150 <PID_Calculation+0x98>
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d003      	beq.n	80020de <PID_Calculation+0x26>
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d013      	beq.n	8002104 <PID_Calculation+0x4c>
 80020dc:	e038      	b.n	8002150 <PID_Calculation+0x98>
	case MOTOR_1:
		set_point=set_point_motor_1;
 80020de:	4ba0      	ldr	r3, [pc, #640]	; (8002360 <PID_Calculation+0x2a8>)
 80020e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e4:	499f      	ldr	r1, [pc, #636]	; (8002364 <PID_Calculation+0x2ac>)
 80020e6:	e9c1 2300 	strd	r2, r3, [r1]
		prev_input=prev_input_1;
 80020ea:	4b9f      	ldr	r3, [pc, #636]	; (8002368 <PID_Calculation+0x2b0>)
 80020ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f0:	499e      	ldr	r1, [pc, #632]	; (800236c <PID_Calculation+0x2b4>)
 80020f2:	e9c1 2300 	strd	r2, r3, [r1]
		Ki_sum=Ki_sum_1;
 80020f6:	4b9e      	ldr	r3, [pc, #632]	; (8002370 <PID_Calculation+0x2b8>)
 80020f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020fc:	499d      	ldr	r1, [pc, #628]	; (8002374 <PID_Calculation+0x2bc>)
 80020fe:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8002102:	e025      	b.n	8002150 <PID_Calculation+0x98>
	case MOTOR_2:
		set_point=set_point_motor_2;
 8002104:	4b9c      	ldr	r3, [pc, #624]	; (8002378 <PID_Calculation+0x2c0>)
 8002106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800210a:	4996      	ldr	r1, [pc, #600]	; (8002364 <PID_Calculation+0x2ac>)
 800210c:	e9c1 2300 	strd	r2, r3, [r1]
		prev_input=prev_input_2;
 8002110:	4b9a      	ldr	r3, [pc, #616]	; (800237c <PID_Calculation+0x2c4>)
 8002112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002116:	4995      	ldr	r1, [pc, #596]	; (800236c <PID_Calculation+0x2b4>)
 8002118:	e9c1 2300 	strd	r2, r3, [r1]
		Ki_sum=Ki_sum_2;
 800211c:	4b98      	ldr	r3, [pc, #608]	; (8002380 <PID_Calculation+0x2c8>)
 800211e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002122:	4994      	ldr	r1, [pc, #592]	; (8002374 <PID_Calculation+0x2bc>)
 8002124:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8002128:	e012      	b.n	8002150 <PID_Calculation+0x98>
	case MOTOR_3:
		set_point=set_point_motor_3;
 800212a:	4b96      	ldr	r3, [pc, #600]	; (8002384 <PID_Calculation+0x2cc>)
 800212c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002130:	498c      	ldr	r1, [pc, #560]	; (8002364 <PID_Calculation+0x2ac>)
 8002132:	e9c1 2300 	strd	r2, r3, [r1]
		prev_input=prev_input_3;
 8002136:	4b94      	ldr	r3, [pc, #592]	; (8002388 <PID_Calculation+0x2d0>)
 8002138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800213c:	498b      	ldr	r1, [pc, #556]	; (800236c <PID_Calculation+0x2b4>)
 800213e:	e9c1 2300 	strd	r2, r3, [r1]
		Ki_sum=Ki_sum_3;
 8002142:	4b92      	ldr	r3, [pc, #584]	; (800238c <PID_Calculation+0x2d4>)
 8002144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002148:	498a      	ldr	r1, [pc, #552]	; (8002374 <PID_Calculation+0x2bc>)
 800214a:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 800214e:	bf00      	nop
	}

	error=(set_point-input);
 8002150:	4b84      	ldr	r3, [pc, #528]	; (8002364 <PID_Calculation+0x2ac>)
 8002152:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002156:	e9d7 2300 	ldrd	r2, r3, [r7]
 800215a:	f7fe f89d 	bl	8000298 <__aeabi_dsub>
 800215e:	4602      	mov	r2, r0
 8002160:	460b      	mov	r3, r1
 8002162:	498b      	ldr	r1, [pc, #556]	; (8002390 <PID_Calculation+0x2d8>)
 8002164:	e9c1 2300 	strd	r2, r3, [r1]

	printf("error = %f \r\n\n", error);
 8002168:	4b89      	ldr	r3, [pc, #548]	; (8002390 <PID_Calculation+0x2d8>)
 800216a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800216e:	4889      	ldr	r0, [pc, #548]	; (8002394 <PID_Calculation+0x2dc>)
 8002170:	f003 fc8c 	bl	8005a8c <iprintf>
	double out;
	if(Anti_windup_enabled==windup)
 8002174:	4b88      	ldr	r3, [pc, #544]	; (8002398 <PID_Calculation+0x2e0>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b01      	cmp	r3, #1
 800217a:	f040 808b 	bne.w	8002294 <PID_Calculation+0x1dc>
		{

		if(antiwinduperror<fabs(error))
 800217e:	4b84      	ldr	r3, [pc, #528]	; (8002390 <PID_Calculation+0x2d8>)
 8002180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002184:	4614      	mov	r4, r2
 8002186:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800218a:	4b84      	ldr	r3, [pc, #528]	; (800239c <PID_Calculation+0x2e4>)
 800218c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002190:	4620      	mov	r0, r4
 8002192:	4629      	mov	r1, r5
 8002194:	f7fe fcc8 	bl	8000b28 <__aeabi_dcmpgt>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d02f      	beq.n	80021fe <PID_Calculation+0x146>
			{
			out=Kp*(error)+Kd*(input-prev_input)/Ts;
 800219e:	4b80      	ldr	r3, [pc, #512]	; (80023a0 <PID_Calculation+0x2e8>)
 80021a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021a4:	4b7a      	ldr	r3, [pc, #488]	; (8002390 <PID_Calculation+0x2d8>)
 80021a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021aa:	f7fe fa2d 	bl	8000608 <__aeabi_dmul>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	4614      	mov	r4, r2
 80021b4:	461d      	mov	r5, r3
 80021b6:	4b6d      	ldr	r3, [pc, #436]	; (800236c <PID_Calculation+0x2b4>)
 80021b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80021c0:	f7fe f86a 	bl	8000298 <__aeabi_dsub>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	4610      	mov	r0, r2
 80021ca:	4619      	mov	r1, r3
 80021cc:	4b75      	ldr	r3, [pc, #468]	; (80023a4 <PID_Calculation+0x2ec>)
 80021ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d2:	f7fe fa19 	bl	8000608 <__aeabi_dmul>
 80021d6:	4602      	mov	r2, r0
 80021d8:	460b      	mov	r3, r1
 80021da:	4610      	mov	r0, r2
 80021dc:	4619      	mov	r1, r3
 80021de:	4b72      	ldr	r3, [pc, #456]	; (80023a8 <PID_Calculation+0x2f0>)
 80021e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e4:	f7fe fb3a 	bl	800085c <__aeabi_ddiv>
 80021e8:	4602      	mov	r2, r0
 80021ea:	460b      	mov	r3, r1
 80021ec:	4620      	mov	r0, r4
 80021ee:	4629      	mov	r1, r5
 80021f0:	f7fe f854 	bl	800029c <__adddf3>
 80021f4:	4602      	mov	r2, r0
 80021f6:	460b      	mov	r3, r1
 80021f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80021fc:	e094      	b.n	8002328 <PID_Calculation+0x270>
			}
		else
			{
			out=(Kp*(error)) +( Ki*(Ki_sum)*Ts) -( Kd*(input-prev_input)/Ts);
 80021fe:	4b68      	ldr	r3, [pc, #416]	; (80023a0 <PID_Calculation+0x2e8>)
 8002200:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002204:	4b62      	ldr	r3, [pc, #392]	; (8002390 <PID_Calculation+0x2d8>)
 8002206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220a:	f7fe f9fd 	bl	8000608 <__aeabi_dmul>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	4614      	mov	r4, r2
 8002214:	461d      	mov	r5, r3
 8002216:	4b65      	ldr	r3, [pc, #404]	; (80023ac <PID_Calculation+0x2f4>)
 8002218:	e9d3 0100 	ldrd	r0, r1, [r3]
 800221c:	4b55      	ldr	r3, [pc, #340]	; (8002374 <PID_Calculation+0x2bc>)
 800221e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002222:	f7fe f9f1 	bl	8000608 <__aeabi_dmul>
 8002226:	4602      	mov	r2, r0
 8002228:	460b      	mov	r3, r1
 800222a:	4610      	mov	r0, r2
 800222c:	4619      	mov	r1, r3
 800222e:	4b5e      	ldr	r3, [pc, #376]	; (80023a8 <PID_Calculation+0x2f0>)
 8002230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002234:	f7fe f9e8 	bl	8000608 <__aeabi_dmul>
 8002238:	4602      	mov	r2, r0
 800223a:	460b      	mov	r3, r1
 800223c:	4620      	mov	r0, r4
 800223e:	4629      	mov	r1, r5
 8002240:	f7fe f82c 	bl	800029c <__adddf3>
 8002244:	4602      	mov	r2, r0
 8002246:	460b      	mov	r3, r1
 8002248:	4614      	mov	r4, r2
 800224a:	461d      	mov	r5, r3
 800224c:	4b47      	ldr	r3, [pc, #284]	; (800236c <PID_Calculation+0x2b4>)
 800224e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002252:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002256:	f7fe f81f 	bl	8000298 <__aeabi_dsub>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	4610      	mov	r0, r2
 8002260:	4619      	mov	r1, r3
 8002262:	4b50      	ldr	r3, [pc, #320]	; (80023a4 <PID_Calculation+0x2ec>)
 8002264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002268:	f7fe f9ce 	bl	8000608 <__aeabi_dmul>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	4610      	mov	r0, r2
 8002272:	4619      	mov	r1, r3
 8002274:	4b4c      	ldr	r3, [pc, #304]	; (80023a8 <PID_Calculation+0x2f0>)
 8002276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227a:	f7fe faef 	bl	800085c <__aeabi_ddiv>
 800227e:	4602      	mov	r2, r0
 8002280:	460b      	mov	r3, r1
 8002282:	4620      	mov	r0, r4
 8002284:	4629      	mov	r1, r5
 8002286:	f7fe f807 	bl	8000298 <__aeabi_dsub>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8002292:	e049      	b.n	8002328 <PID_Calculation+0x270>

		}

	else
		{
		out=Kp*(error) + Ki*(Ki_sum)*Ts - Kd*(input-prev_input)/Ts;
 8002294:	4b42      	ldr	r3, [pc, #264]	; (80023a0 <PID_Calculation+0x2e8>)
 8002296:	e9d3 0100 	ldrd	r0, r1, [r3]
 800229a:	4b3d      	ldr	r3, [pc, #244]	; (8002390 <PID_Calculation+0x2d8>)
 800229c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a0:	f7fe f9b2 	bl	8000608 <__aeabi_dmul>
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	4614      	mov	r4, r2
 80022aa:	461d      	mov	r5, r3
 80022ac:	4b3f      	ldr	r3, [pc, #252]	; (80023ac <PID_Calculation+0x2f4>)
 80022ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022b2:	4b30      	ldr	r3, [pc, #192]	; (8002374 <PID_Calculation+0x2bc>)
 80022b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b8:	f7fe f9a6 	bl	8000608 <__aeabi_dmul>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	4610      	mov	r0, r2
 80022c2:	4619      	mov	r1, r3
 80022c4:	4b38      	ldr	r3, [pc, #224]	; (80023a8 <PID_Calculation+0x2f0>)
 80022c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ca:	f7fe f99d 	bl	8000608 <__aeabi_dmul>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	4620      	mov	r0, r4
 80022d4:	4629      	mov	r1, r5
 80022d6:	f7fd ffe1 	bl	800029c <__adddf3>
 80022da:	4602      	mov	r2, r0
 80022dc:	460b      	mov	r3, r1
 80022de:	4614      	mov	r4, r2
 80022e0:	461d      	mov	r5, r3
 80022e2:	4b22      	ldr	r3, [pc, #136]	; (800236c <PID_Calculation+0x2b4>)
 80022e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80022ec:	f7fd ffd4 	bl	8000298 <__aeabi_dsub>
 80022f0:	4602      	mov	r2, r0
 80022f2:	460b      	mov	r3, r1
 80022f4:	4610      	mov	r0, r2
 80022f6:	4619      	mov	r1, r3
 80022f8:	4b2a      	ldr	r3, [pc, #168]	; (80023a4 <PID_Calculation+0x2ec>)
 80022fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022fe:	f7fe f983 	bl	8000608 <__aeabi_dmul>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4610      	mov	r0, r2
 8002308:	4619      	mov	r1, r3
 800230a:	4b27      	ldr	r3, [pc, #156]	; (80023a8 <PID_Calculation+0x2f0>)
 800230c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002310:	f7fe faa4 	bl	800085c <__aeabi_ddiv>
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
 8002318:	4620      	mov	r0, r4
 800231a:	4629      	mov	r1, r5
 800231c:	f7fd ffbc 	bl	8000298 <__aeabi_dsub>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	e9c7 2304 	strd	r2, r3, [r7, #16]
		}
	Ki_sum=Ki_sum+(Ki_sum);
 8002328:	4b12      	ldr	r3, [pc, #72]	; (8002374 <PID_Calculation+0x2bc>)
 800232a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800232e:	4602      	mov	r2, r0
 8002330:	460b      	mov	r3, r1
 8002332:	f7fd ffb3 	bl	800029c <__adddf3>
 8002336:	4602      	mov	r2, r0
 8002338:	460b      	mov	r3, r1
 800233a:	490e      	ldr	r1, [pc, #56]	; (8002374 <PID_Calculation+0x2bc>)
 800233c:	e9c1 2300 	strd	r2, r3, [r1]
//	if(out>Outmax){out=Outmax;}
//	if(out<Outmin){out=Outmin;}
	if(motor==MOTOR_1){
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d134      	bne.n	80023b0 <PID_Calculation+0x2f8>
		Ki_sum_1=Ki_sum;
 8002346:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <PID_Calculation+0x2bc>)
 8002348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800234c:	4908      	ldr	r1, [pc, #32]	; (8002370 <PID_Calculation+0x2b8>)
 800234e:	e9c1 2300 	strd	r2, r3, [r1]
		prev_input_1=input;
 8002352:	4905      	ldr	r1, [pc, #20]	; (8002368 <PID_Calculation+0x2b0>)
 8002354:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002358:	e9c1 2300 	strd	r2, r3, [r1]
 800235c:	e042      	b.n	80023e4 <PID_Calculation+0x32c>
 800235e:	bf00      	nop
 8002360:	20000460 	.word	0x20000460
 8002364:	20000478 	.word	0x20000478
 8002368:	20000498 	.word	0x20000498
 800236c:	200004b0 	.word	0x200004b0
 8002370:	200004c0 	.word	0x200004c0
 8002374:	200004b8 	.word	0x200004b8
 8002378:	20000468 	.word	0x20000468
 800237c:	200004a0 	.word	0x200004a0
 8002380:	200004c8 	.word	0x200004c8
 8002384:	20000470 	.word	0x20000470
 8002388:	200004a8 	.word	0x200004a8
 800238c:	200004d0 	.word	0x200004d0
 8002390:	20000490 	.word	0x20000490
 8002394:	08008b88 	.word	0x08008b88
 8002398:	20000488 	.word	0x20000488
 800239c:	20000480 	.word	0x20000480
 80023a0:	20000430 	.word	0x20000430
 80023a4:	20000440 	.word	0x20000440
 80023a8:	20000448 	.word	0x20000448
 80023ac:	20000438 	.word	0x20000438
	}else if(motor==MOTOR_2){
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d10b      	bne.n	80023ce <PID_Calculation+0x316>
		Ki_sum_2=Ki_sum;
 80023b6:	4b16      	ldr	r3, [pc, #88]	; (8002410 <PID_Calculation+0x358>)
 80023b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023bc:	4915      	ldr	r1, [pc, #84]	; (8002414 <PID_Calculation+0x35c>)
 80023be:	e9c1 2300 	strd	r2, r3, [r1]
		prev_input_2=input;
 80023c2:	4915      	ldr	r1, [pc, #84]	; (8002418 <PID_Calculation+0x360>)
 80023c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023c8:	e9c1 2300 	strd	r2, r3, [r1]
 80023cc:	e00a      	b.n	80023e4 <PID_Calculation+0x32c>
	}else{
		Ki_sum_3=Ki_sum;
 80023ce:	4b10      	ldr	r3, [pc, #64]	; (8002410 <PID_Calculation+0x358>)
 80023d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d4:	4911      	ldr	r1, [pc, #68]	; (800241c <PID_Calculation+0x364>)
 80023d6:	e9c1 2300 	strd	r2, r3, [r1]
		prev_input_3=input;
 80023da:	4911      	ldr	r1, [pc, #68]	; (8002420 <PID_Calculation+0x368>)
 80023dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023e0:	e9c1 2300 	strd	r2, r3, [r1]
	}
	out /= 50;
 80023e4:	f04f 0200 	mov.w	r2, #0
 80023e8:	4b0e      	ldr	r3, [pc, #56]	; (8002424 <PID_Calculation+0x36c>)
 80023ea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80023ee:	f7fe fa35 	bl	800085c <__aeabi_ddiv>
 80023f2:	4602      	mov	r2, r0
 80023f4:	460b      	mov	r3, r1
 80023f6:	e9c7 2304 	strd	r2, r3, [r7, #16]
	return out;
 80023fa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80023fe:	ec43 2b17 	vmov	d7, r2, r3
	}
 8002402:	eeb0 0a47 	vmov.f32	s0, s14
 8002406:	eef0 0a67 	vmov.f32	s1, s15
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bdb0      	pop	{r4, r5, r7, pc}
 8002410:	200004b8 	.word	0x200004b8
 8002414:	200004c8 	.word	0x200004c8
 8002418:	200004a0 	.word	0x200004a0
 800241c:	200004d0 	.word	0x200004d0
 8002420:	200004a8 	.word	0x200004a8
 8002424:	40490000 	.word	0x40490000

08002428 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	607b      	str	r3, [r7, #4]
 8002432:	4b10      	ldr	r3, [pc, #64]	; (8002474 <HAL_MspInit+0x4c>)
 8002434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002436:	4a0f      	ldr	r2, [pc, #60]	; (8002474 <HAL_MspInit+0x4c>)
 8002438:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800243c:	6453      	str	r3, [r2, #68]	; 0x44
 800243e:	4b0d      	ldr	r3, [pc, #52]	; (8002474 <HAL_MspInit+0x4c>)
 8002440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002442:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002446:	607b      	str	r3, [r7, #4]
 8002448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	603b      	str	r3, [r7, #0]
 800244e:	4b09      	ldr	r3, [pc, #36]	; (8002474 <HAL_MspInit+0x4c>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002452:	4a08      	ldr	r2, [pc, #32]	; (8002474 <HAL_MspInit+0x4c>)
 8002454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002458:	6413      	str	r3, [r2, #64]	; 0x40
 800245a:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_MspInit+0x4c>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002462:	603b      	str	r3, [r7, #0]
 8002464:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	40023800 	.word	0x40023800

08002478 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b08e      	sub	sp, #56	; 0x38
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002480:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	605a      	str	r2, [r3, #4]
 800248a:	609a      	str	r2, [r3, #8]
 800248c:	60da      	str	r2, [r3, #12]
 800248e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a5a      	ldr	r2, [pc, #360]	; (8002600 <HAL_TIM_Encoder_MspInit+0x188>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d12d      	bne.n	80024f6 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	623b      	str	r3, [r7, #32]
 800249e:	4b59      	ldr	r3, [pc, #356]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80024a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a2:	4a58      	ldr	r2, [pc, #352]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80024a4:	f043 0301 	orr.w	r3, r3, #1
 80024a8:	6453      	str	r3, [r2, #68]	; 0x44
 80024aa:	4b56      	ldr	r3, [pc, #344]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80024ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	623b      	str	r3, [r7, #32]
 80024b4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	61fb      	str	r3, [r7, #28]
 80024ba:	4b52      	ldr	r3, [pc, #328]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024be:	4a51      	ldr	r2, [pc, #324]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	6313      	str	r3, [r2, #48]	; 0x30
 80024c6:	4b4f      	ldr	r3, [pc, #316]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	61fb      	str	r3, [r7, #28]
 80024d0:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024d2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80024d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d8:	2302      	movs	r3, #2
 80024da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e0:	2300      	movs	r3, #0
 80024e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024e4:	2301      	movs	r3, #1
 80024e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024ec:	4619      	mov	r1, r3
 80024ee:	4846      	ldr	r0, [pc, #280]	; (8002608 <HAL_TIM_Encoder_MspInit+0x190>)
 80024f0:	f000 fc06 	bl	8002d00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80024f4:	e080      	b.n	80025f8 <HAL_TIM_Encoder_MspInit+0x180>
  else if(htim_encoder->Instance==TIM3)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a44      	ldr	r2, [pc, #272]	; (800260c <HAL_TIM_Encoder_MspInit+0x194>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d14a      	bne.n	8002596 <HAL_TIM_Encoder_MspInit+0x11e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002500:	2300      	movs	r3, #0
 8002502:	61bb      	str	r3, [r7, #24]
 8002504:	4b3f      	ldr	r3, [pc, #252]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 8002506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002508:	4a3e      	ldr	r2, [pc, #248]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 800250a:	f043 0302 	orr.w	r3, r3, #2
 800250e:	6413      	str	r3, [r2, #64]	; 0x40
 8002510:	4b3c      	ldr	r3, [pc, #240]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	f003 0302 	and.w	r3, r3, #2
 8002518:	61bb      	str	r3, [r7, #24]
 800251a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800251c:	2300      	movs	r3, #0
 800251e:	617b      	str	r3, [r7, #20]
 8002520:	4b38      	ldr	r3, [pc, #224]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 8002522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002524:	4a37      	ldr	r2, [pc, #220]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 8002526:	f043 0301 	orr.w	r3, r3, #1
 800252a:	6313      	str	r3, [r2, #48]	; 0x30
 800252c:	4b35      	ldr	r3, [pc, #212]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 800252e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002530:	f003 0301 	and.w	r3, r3, #1
 8002534:	617b      	str	r3, [r7, #20]
 8002536:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002538:	2300      	movs	r3, #0
 800253a:	613b      	str	r3, [r7, #16]
 800253c:	4b31      	ldr	r3, [pc, #196]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 800253e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002540:	4a30      	ldr	r2, [pc, #192]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 8002542:	f043 0302 	orr.w	r3, r3, #2
 8002546:	6313      	str	r3, [r2, #48]	; 0x30
 8002548:	4b2e      	ldr	r3, [pc, #184]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 800254a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254c:	f003 0302 	and.w	r3, r3, #2
 8002550:	613b      	str	r3, [r7, #16]
 8002552:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002554:	2340      	movs	r3, #64	; 0x40
 8002556:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002558:	2302      	movs	r3, #2
 800255a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255c:	2300      	movs	r3, #0
 800255e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002560:	2300      	movs	r3, #0
 8002562:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002564:	2302      	movs	r3, #2
 8002566:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800256c:	4619      	mov	r1, r3
 800256e:	4826      	ldr	r0, [pc, #152]	; (8002608 <HAL_TIM_Encoder_MspInit+0x190>)
 8002570:	f000 fbc6 	bl	8002d00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002574:	2320      	movs	r3, #32
 8002576:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002578:	2302      	movs	r3, #2
 800257a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257c:	2300      	movs	r3, #0
 800257e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002580:	2300      	movs	r3, #0
 8002582:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002584:	2302      	movs	r3, #2
 8002586:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002588:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800258c:	4619      	mov	r1, r3
 800258e:	4820      	ldr	r0, [pc, #128]	; (8002610 <HAL_TIM_Encoder_MspInit+0x198>)
 8002590:	f000 fbb6 	bl	8002d00 <HAL_GPIO_Init>
}
 8002594:	e030      	b.n	80025f8 <HAL_TIM_Encoder_MspInit+0x180>
  else if(htim_encoder->Instance==TIM4)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a1e      	ldr	r2, [pc, #120]	; (8002614 <HAL_TIM_Encoder_MspInit+0x19c>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d12b      	bne.n	80025f8 <HAL_TIM_Encoder_MspInit+0x180>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025a0:	2300      	movs	r3, #0
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	4b17      	ldr	r3, [pc, #92]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80025a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a8:	4a16      	ldr	r2, [pc, #88]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80025aa:	f043 0304 	orr.w	r3, r3, #4
 80025ae:	6413      	str	r3, [r2, #64]	; 0x40
 80025b0:	4b14      	ldr	r3, [pc, #80]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80025b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b4:	f003 0304 	and.w	r3, r3, #4
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025bc:	2300      	movs	r3, #0
 80025be:	60bb      	str	r3, [r7, #8]
 80025c0:	4b10      	ldr	r3, [pc, #64]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80025c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c4:	4a0f      	ldr	r2, [pc, #60]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80025c6:	f043 0302 	orr.w	r3, r3, #2
 80025ca:	6313      	str	r3, [r2, #48]	; 0x30
 80025cc:	4b0d      	ldr	r3, [pc, #52]	; (8002604 <HAL_TIM_Encoder_MspInit+0x18c>)
 80025ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	60bb      	str	r3, [r7, #8]
 80025d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025d8:	23c0      	movs	r3, #192	; 0xc0
 80025da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025dc:	2302      	movs	r3, #2
 80025de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e4:	2300      	movs	r3, #0
 80025e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80025e8:	2302      	movs	r3, #2
 80025ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025f0:	4619      	mov	r1, r3
 80025f2:	4807      	ldr	r0, [pc, #28]	; (8002610 <HAL_TIM_Encoder_MspInit+0x198>)
 80025f4:	f000 fb84 	bl	8002d00 <HAL_GPIO_Init>
}
 80025f8:	bf00      	nop
 80025fa:	3738      	adds	r7, #56	; 0x38
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40010000 	.word	0x40010000
 8002604:	40023800 	.word	0x40023800
 8002608:	40020000 	.word	0x40020000
 800260c:	40000400 	.word	0x40000400
 8002610:	40020400 	.word	0x40020400
 8002614:	40000800 	.word	0x40000800

08002618 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002628:	d10d      	bne.n	8002646 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	60fb      	str	r3, [r7, #12]
 800262e:	4b09      	ldr	r3, [pc, #36]	; (8002654 <HAL_TIM_Base_MspInit+0x3c>)
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002632:	4a08      	ldr	r2, [pc, #32]	; (8002654 <HAL_TIM_Base_MspInit+0x3c>)
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	6413      	str	r3, [r2, #64]	; 0x40
 800263a:	4b06      	ldr	r3, [pc, #24]	; (8002654 <HAL_TIM_Base_MspInit+0x3c>)
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002646:	bf00      	nop
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	40023800 	.word	0x40023800

08002658 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08a      	sub	sp, #40	; 0x28
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002660:	f107 0314 	add.w	r3, r7, #20
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	60da      	str	r2, [r3, #12]
 800266e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002678:	d13c      	bne.n	80026f4 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	613b      	str	r3, [r7, #16]
 800267e:	4b1f      	ldr	r3, [pc, #124]	; (80026fc <HAL_TIM_MspPostInit+0xa4>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	4a1e      	ldr	r2, [pc, #120]	; (80026fc <HAL_TIM_MspPostInit+0xa4>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	6313      	str	r3, [r2, #48]	; 0x30
 800268a:	4b1c      	ldr	r3, [pc, #112]	; (80026fc <HAL_TIM_MspPostInit+0xa4>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	613b      	str	r3, [r7, #16]
 8002694:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	4b18      	ldr	r3, [pc, #96]	; (80026fc <HAL_TIM_MspPostInit+0xa4>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	4a17      	ldr	r2, [pc, #92]	; (80026fc <HAL_TIM_MspPostInit+0xa4>)
 80026a0:	f043 0302 	orr.w	r3, r3, #2
 80026a4:	6313      	str	r3, [r2, #48]	; 0x30
 80026a6:	4b15      	ldr	r3, [pc, #84]	; (80026fc <HAL_TIM_MspPostInit+0xa4>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80026b2:	2303      	movs	r3, #3
 80026b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b6:	2302      	movs	r3, #2
 80026b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ba:	2300      	movs	r3, #0
 80026bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026be:	2300      	movs	r3, #0
 80026c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026c2:	2301      	movs	r3, #1
 80026c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026c6:	f107 0314 	add.w	r3, r7, #20
 80026ca:	4619      	mov	r1, r3
 80026cc:	480c      	ldr	r0, [pc, #48]	; (8002700 <HAL_TIM_MspPostInit+0xa8>)
 80026ce:	f000 fb17 	bl	8002d00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80026d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d8:	2302      	movs	r3, #2
 80026da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e0:	2300      	movs	r3, #0
 80026e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026e4:	2301      	movs	r3, #1
 80026e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026e8:	f107 0314 	add.w	r3, r7, #20
 80026ec:	4619      	mov	r1, r3
 80026ee:	4805      	ldr	r0, [pc, #20]	; (8002704 <HAL_TIM_MspPostInit+0xac>)
 80026f0:	f000 fb06 	bl	8002d00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80026f4:	bf00      	nop
 80026f6:	3728      	adds	r7, #40	; 0x28
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40023800 	.word	0x40023800
 8002700:	40020000 	.word	0x40020000
 8002704:	40020400 	.word	0x40020400

08002708 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08a      	sub	sp, #40	; 0x28
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002710:	f107 0314 	add.w	r3, r7, #20
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	60da      	str	r2, [r3, #12]
 800271e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a19      	ldr	r2, [pc, #100]	; (800278c <HAL_UART_MspInit+0x84>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d12b      	bne.n	8002782 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	4b18      	ldr	r3, [pc, #96]	; (8002790 <HAL_UART_MspInit+0x88>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	4a17      	ldr	r2, [pc, #92]	; (8002790 <HAL_UART_MspInit+0x88>)
 8002734:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002738:	6413      	str	r3, [r2, #64]	; 0x40
 800273a:	4b15      	ldr	r3, [pc, #84]	; (8002790 <HAL_UART_MspInit+0x88>)
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002742:	613b      	str	r3, [r7, #16]
 8002744:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	4b11      	ldr	r3, [pc, #68]	; (8002790 <HAL_UART_MspInit+0x88>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a10      	ldr	r2, [pc, #64]	; (8002790 <HAL_UART_MspInit+0x88>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b0e      	ldr	r3, [pc, #56]	; (8002790 <HAL_UART_MspInit+0x88>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002762:	230c      	movs	r3, #12
 8002764:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002766:	2302      	movs	r3, #2
 8002768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276a:	2300      	movs	r3, #0
 800276c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800276e:	2303      	movs	r3, #3
 8002770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002772:	2307      	movs	r3, #7
 8002774:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002776:	f107 0314 	add.w	r3, r7, #20
 800277a:	4619      	mov	r1, r3
 800277c:	4805      	ldr	r0, [pc, #20]	; (8002794 <HAL_UART_MspInit+0x8c>)
 800277e:	f000 fabf 	bl	8002d00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002782:	bf00      	nop
 8002784:	3728      	adds	r7, #40	; 0x28
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40004400 	.word	0x40004400
 8002790:	40023800 	.word	0x40023800
 8002794:	40020000 	.word	0x40020000

08002798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800279c:	e7fe      	b.n	800279c <NMI_Handler+0x4>

0800279e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800279e:	b480      	push	{r7}
 80027a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027a2:	e7fe      	b.n	80027a2 <HardFault_Handler+0x4>

080027a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027a8:	e7fe      	b.n	80027a8 <MemManage_Handler+0x4>

080027aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027aa:	b480      	push	{r7}
 80027ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027ae:	e7fe      	b.n	80027ae <BusFault_Handler+0x4>

080027b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027b4:	e7fe      	b.n	80027b4 <UsageFault_Handler+0x4>

080027b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027b6:	b480      	push	{r7}
 80027b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027ba:	bf00      	nop
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027c8:	bf00      	nop
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr

080027d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027d2:	b480      	push	{r7}
 80027d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027d6:	bf00      	nop
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027e0:	b5b0      	push	{r4, r5, r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027e4:	f000 f962 	bl	8002aac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  ms++;
 80027e8:	4b05      	ldr	r3, [pc, #20]	; (8002800 <SysTick_Handler+0x20>)
 80027ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ee:	1c54      	adds	r4, r2, #1
 80027f0:	f143 0500 	adc.w	r5, r3, #0
 80027f4:	4b02      	ldr	r3, [pc, #8]	; (8002800 <SysTick_Handler+0x20>)
 80027f6:	e9c3 4500 	strd	r4, r5, [r3]
  /* USER CODE END SysTick_IRQn 1 */
}
 80027fa:	bf00      	nop
 80027fc:	bdb0      	pop	{r4, r5, r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000210 	.word	0x20000210

08002804 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  return 1;
 8002808:	2301      	movs	r3, #1
}
 800280a:	4618      	mov	r0, r3
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <_kill>:

int _kill(int pid, int sig)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800281e:	f003 f9dd 	bl	8005bdc <__errno>
 8002822:	4603      	mov	r3, r0
 8002824:	2216      	movs	r2, #22
 8002826:	601a      	str	r2, [r3, #0]
  return -1;
 8002828:	f04f 33ff 	mov.w	r3, #4294967295
}
 800282c:	4618      	mov	r0, r3
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <_exit>:

void _exit (int status)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800283c:	f04f 31ff 	mov.w	r1, #4294967295
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7ff ffe7 	bl	8002814 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002846:	e7fe      	b.n	8002846 <_exit+0x12>

08002848 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]
 8002858:	e00a      	b.n	8002870 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800285a:	f3af 8000 	nop.w
 800285e:	4601      	mov	r1, r0
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	1c5a      	adds	r2, r3, #1
 8002864:	60ba      	str	r2, [r7, #8]
 8002866:	b2ca      	uxtb	r2, r1
 8002868:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	3301      	adds	r3, #1
 800286e:	617b      	str	r3, [r7, #20]
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	429a      	cmp	r2, r3
 8002876:	dbf0      	blt.n	800285a <_read+0x12>
  }

  return len;
 8002878:	687b      	ldr	r3, [r7, #4]
}
 800287a:	4618      	mov	r0, r3
 800287c:	3718      	adds	r7, #24
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b086      	sub	sp, #24
 8002886:	af00      	add	r7, sp, #0
 8002888:	60f8      	str	r0, [r7, #12]
 800288a:	60b9      	str	r1, [r7, #8]
 800288c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
 8002892:	e009      	b.n	80028a8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	1c5a      	adds	r2, r3, #1
 8002898:	60ba      	str	r2, [r7, #8]
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	4618      	mov	r0, r3
 800289e:	f7fe fd03 	bl	80012a8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	3301      	adds	r3, #1
 80028a6:	617b      	str	r3, [r7, #20]
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	dbf1      	blt.n	8002894 <_write+0x12>
  }
  return len;
 80028b0:	687b      	ldr	r3, [r7, #4]
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3718      	adds	r7, #24
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <_close>:

int _close(int file)
{
 80028ba:	b480      	push	{r7}
 80028bc:	b083      	sub	sp, #12
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
 80028da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028e2:	605a      	str	r2, [r3, #4]
  return 0;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr

080028f2 <_isatty>:

int _isatty(int file)
{
 80028f2:	b480      	push	{r7}
 80028f4:	b083      	sub	sp, #12
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80028fa:	2301      	movs	r3, #1
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3714      	adds	r7, #20
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
	...

08002924 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800292c:	4a14      	ldr	r2, [pc, #80]	; (8002980 <_sbrk+0x5c>)
 800292e:	4b15      	ldr	r3, [pc, #84]	; (8002984 <_sbrk+0x60>)
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002938:	4b13      	ldr	r3, [pc, #76]	; (8002988 <_sbrk+0x64>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d102      	bne.n	8002946 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002940:	4b11      	ldr	r3, [pc, #68]	; (8002988 <_sbrk+0x64>)
 8002942:	4a12      	ldr	r2, [pc, #72]	; (800298c <_sbrk+0x68>)
 8002944:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002946:	4b10      	ldr	r3, [pc, #64]	; (8002988 <_sbrk+0x64>)
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4413      	add	r3, r2
 800294e:	693a      	ldr	r2, [r7, #16]
 8002950:	429a      	cmp	r2, r3
 8002952:	d207      	bcs.n	8002964 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002954:	f003 f942 	bl	8005bdc <__errno>
 8002958:	4603      	mov	r3, r0
 800295a:	220c      	movs	r2, #12
 800295c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800295e:	f04f 33ff 	mov.w	r3, #4294967295
 8002962:	e009      	b.n	8002978 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002964:	4b08      	ldr	r3, [pc, #32]	; (8002988 <_sbrk+0x64>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800296a:	4b07      	ldr	r3, [pc, #28]	; (8002988 <_sbrk+0x64>)
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4413      	add	r3, r2
 8002972:	4a05      	ldr	r2, [pc, #20]	; (8002988 <_sbrk+0x64>)
 8002974:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002976:	68fb      	ldr	r3, [r7, #12]
}
 8002978:	4618      	mov	r0, r3
 800297a:	3718      	adds	r7, #24
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	20020000 	.word	0x20020000
 8002984:	00000400 	.word	0x00000400
 8002988:	200004d8 	.word	0x200004d8
 800298c:	20000630 	.word	0x20000630

08002990 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002994:	4b06      	ldr	r3, [pc, #24]	; (80029b0 <SystemInit+0x20>)
 8002996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800299a:	4a05      	ldr	r2, [pc, #20]	; (80029b0 <SystemInit+0x20>)
 800299c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029a4:	bf00      	nop
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	e000ed00 	.word	0xe000ed00

080029b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80029b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029ec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80029b8:	f7ff ffea 	bl	8002990 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029bc:	480c      	ldr	r0, [pc, #48]	; (80029f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029be:	490d      	ldr	r1, [pc, #52]	; (80029f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029c0:	4a0d      	ldr	r2, [pc, #52]	; (80029f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029c4:	e002      	b.n	80029cc <LoopCopyDataInit>

080029c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029ca:	3304      	adds	r3, #4

080029cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029d0:	d3f9      	bcc.n	80029c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029d2:	4a0a      	ldr	r2, [pc, #40]	; (80029fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029d4:	4c0a      	ldr	r4, [pc, #40]	; (8002a00 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029d8:	e001      	b.n	80029de <LoopFillZerobss>

080029da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029dc:	3204      	adds	r2, #4

080029de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029e0:	d3fb      	bcc.n	80029da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029e2:	f003 f901 	bl	8005be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029e6:	f7fe fcd1 	bl	800138c <main>
  bx  lr    
 80029ea:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80029ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029f4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80029f8:	08009110 	.word	0x08009110
  ldr r2, =_sbss
 80029fc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002a00:	2000062c 	.word	0x2000062c

08002a04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a04:	e7fe      	b.n	8002a04 <ADC_IRQHandler>
	...

08002a08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a0c:	4b0e      	ldr	r3, [pc, #56]	; (8002a48 <HAL_Init+0x40>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a0d      	ldr	r2, [pc, #52]	; (8002a48 <HAL_Init+0x40>)
 8002a12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a18:	4b0b      	ldr	r3, [pc, #44]	; (8002a48 <HAL_Init+0x40>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a0a      	ldr	r2, [pc, #40]	; (8002a48 <HAL_Init+0x40>)
 8002a1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a24:	4b08      	ldr	r3, [pc, #32]	; (8002a48 <HAL_Init+0x40>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a07      	ldr	r2, [pc, #28]	; (8002a48 <HAL_Init+0x40>)
 8002a2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a30:	2003      	movs	r0, #3
 8002a32:	f000 f931 	bl	8002c98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a36:	200f      	movs	r0, #15
 8002a38:	f000 f808 	bl	8002a4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a3c:	f7ff fcf4 	bl	8002428 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40023c00 	.word	0x40023c00

08002a4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a54:	4b12      	ldr	r3, [pc, #72]	; (8002aa0 <HAL_InitTick+0x54>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	4b12      	ldr	r3, [pc, #72]	; (8002aa4 <HAL_InitTick+0x58>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a62:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f000 f93b 	bl	8002ce6 <HAL_SYSTICK_Config>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d001      	beq.n	8002a7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e00e      	b.n	8002a98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2b0f      	cmp	r3, #15
 8002a7e:	d80a      	bhi.n	8002a96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a80:	2200      	movs	r2, #0
 8002a82:	6879      	ldr	r1, [r7, #4]
 8002a84:	f04f 30ff 	mov.w	r0, #4294967295
 8002a88:	f000 f911 	bl	8002cae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a8c:	4a06      	ldr	r2, [pc, #24]	; (8002aa8 <HAL_InitTick+0x5c>)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
 8002a94:	e000      	b.n	8002a98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	20000000 	.word	0x20000000
 8002aa4:	20000008 	.word	0x20000008
 8002aa8:	20000004 	.word	0x20000004

08002aac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ab0:	4b06      	ldr	r3, [pc, #24]	; (8002acc <HAL_IncTick+0x20>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	4b06      	ldr	r3, [pc, #24]	; (8002ad0 <HAL_IncTick+0x24>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4413      	add	r3, r2
 8002abc:	4a04      	ldr	r2, [pc, #16]	; (8002ad0 <HAL_IncTick+0x24>)
 8002abe:	6013      	str	r3, [r2, #0]
}
 8002ac0:	bf00      	nop
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	20000008 	.word	0x20000008
 8002ad0:	200004dc 	.word	0x200004dc

08002ad4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ad8:	4b03      	ldr	r3, [pc, #12]	; (8002ae8 <HAL_GetTick+0x14>)
 8002ada:	681b      	ldr	r3, [r3, #0]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	200004dc 	.word	0x200004dc

08002aec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002af4:	f7ff ffee 	bl	8002ad4 <HAL_GetTick>
 8002af8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b04:	d005      	beq.n	8002b12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b06:	4b0a      	ldr	r3, [pc, #40]	; (8002b30 <HAL_Delay+0x44>)
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	4413      	add	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b12:	bf00      	nop
 8002b14:	f7ff ffde 	bl	8002ad4 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d8f7      	bhi.n	8002b14 <HAL_Delay+0x28>
  {
  }
}
 8002b24:	bf00      	nop
 8002b26:	bf00      	nop
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	20000008 	.word	0x20000008

08002b34 <__NVIC_SetPriorityGrouping>:
{
 8002b34:	b480      	push	{r7}
 8002b36:	b085      	sub	sp, #20
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b44:	4b0c      	ldr	r3, [pc, #48]	; (8002b78 <__NVIC_SetPriorityGrouping+0x44>)
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b4a:	68ba      	ldr	r2, [r7, #8]
 8002b4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b50:	4013      	ands	r3, r2
 8002b52:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b66:	4a04      	ldr	r2, [pc, #16]	; (8002b78 <__NVIC_SetPriorityGrouping+0x44>)
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	60d3      	str	r3, [r2, #12]
}
 8002b6c:	bf00      	nop
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	e000ed00 	.word	0xe000ed00

08002b7c <__NVIC_GetPriorityGrouping>:
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b80:	4b04      	ldr	r3, [pc, #16]	; (8002b94 <__NVIC_GetPriorityGrouping+0x18>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	0a1b      	lsrs	r3, r3, #8
 8002b86:	f003 0307 	and.w	r3, r3, #7
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	e000ed00 	.word	0xe000ed00

08002b98 <__NVIC_SetPriority>:
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	6039      	str	r1, [r7, #0]
 8002ba2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	db0a      	blt.n	8002bc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	b2da      	uxtb	r2, r3
 8002bb0:	490c      	ldr	r1, [pc, #48]	; (8002be4 <__NVIC_SetPriority+0x4c>)
 8002bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb6:	0112      	lsls	r2, r2, #4
 8002bb8:	b2d2      	uxtb	r2, r2
 8002bba:	440b      	add	r3, r1
 8002bbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002bc0:	e00a      	b.n	8002bd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	b2da      	uxtb	r2, r3
 8002bc6:	4908      	ldr	r1, [pc, #32]	; (8002be8 <__NVIC_SetPriority+0x50>)
 8002bc8:	79fb      	ldrb	r3, [r7, #7]
 8002bca:	f003 030f 	and.w	r3, r3, #15
 8002bce:	3b04      	subs	r3, #4
 8002bd0:	0112      	lsls	r2, r2, #4
 8002bd2:	b2d2      	uxtb	r2, r2
 8002bd4:	440b      	add	r3, r1
 8002bd6:	761a      	strb	r2, [r3, #24]
}
 8002bd8:	bf00      	nop
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr
 8002be4:	e000e100 	.word	0xe000e100
 8002be8:	e000ed00 	.word	0xe000ed00

08002bec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b089      	sub	sp, #36	; 0x24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f003 0307 	and.w	r3, r3, #7
 8002bfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	f1c3 0307 	rsb	r3, r3, #7
 8002c06:	2b04      	cmp	r3, #4
 8002c08:	bf28      	it	cs
 8002c0a:	2304      	movcs	r3, #4
 8002c0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	3304      	adds	r3, #4
 8002c12:	2b06      	cmp	r3, #6
 8002c14:	d902      	bls.n	8002c1c <NVIC_EncodePriority+0x30>
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	3b03      	subs	r3, #3
 8002c1a:	e000      	b.n	8002c1e <NVIC_EncodePriority+0x32>
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c20:	f04f 32ff 	mov.w	r2, #4294967295
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2a:	43da      	mvns	r2, r3
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	401a      	ands	r2, r3
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c34:	f04f 31ff 	mov.w	r1, #4294967295
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c3e:	43d9      	mvns	r1, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c44:	4313      	orrs	r3, r2
         );
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3724      	adds	r7, #36	; 0x24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
	...

08002c54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c64:	d301      	bcc.n	8002c6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c66:	2301      	movs	r3, #1
 8002c68:	e00f      	b.n	8002c8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c6a:	4a0a      	ldr	r2, [pc, #40]	; (8002c94 <SysTick_Config+0x40>)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c72:	210f      	movs	r1, #15
 8002c74:	f04f 30ff 	mov.w	r0, #4294967295
 8002c78:	f7ff ff8e 	bl	8002b98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c7c:	4b05      	ldr	r3, [pc, #20]	; (8002c94 <SysTick_Config+0x40>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c82:	4b04      	ldr	r3, [pc, #16]	; (8002c94 <SysTick_Config+0x40>)
 8002c84:	2207      	movs	r2, #7
 8002c86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	e000e010 	.word	0xe000e010

08002c98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f7ff ff47 	bl	8002b34 <__NVIC_SetPriorityGrouping>
}
 8002ca6:	bf00      	nop
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}

08002cae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	b086      	sub	sp, #24
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	60b9      	str	r1, [r7, #8]
 8002cb8:	607a      	str	r2, [r7, #4]
 8002cba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cc0:	f7ff ff5c 	bl	8002b7c <__NVIC_GetPriorityGrouping>
 8002cc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	68b9      	ldr	r1, [r7, #8]
 8002cca:	6978      	ldr	r0, [r7, #20]
 8002ccc:	f7ff ff8e 	bl	8002bec <NVIC_EncodePriority>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff ff5d 	bl	8002b98 <__NVIC_SetPriority>
}
 8002cde:	bf00      	nop
 8002ce0:	3718      	adds	r7, #24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b082      	sub	sp, #8
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f7ff ffb0 	bl	8002c54 <SysTick_Config>
 8002cf4:	4603      	mov	r3, r0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
	...

08002d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b089      	sub	sp, #36	; 0x24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d16:	2300      	movs	r3, #0
 8002d18:	61fb      	str	r3, [r7, #28]
 8002d1a:	e159      	b.n	8002fd0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	f040 8148 	bne.w	8002fca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f003 0303 	and.w	r3, r3, #3
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d005      	beq.n	8002d52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d130      	bne.n	8002db4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	2203      	movs	r2, #3
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	43db      	mvns	r3, r3
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	4013      	ands	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	68da      	ldr	r2, [r3, #12]
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d88:	2201      	movs	r2, #1
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	43db      	mvns	r3, r3
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	4013      	ands	r3, r2
 8002d96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	091b      	lsrs	r3, r3, #4
 8002d9e:	f003 0201 	and.w	r2, r3, #1
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	69ba      	ldr	r2, [r7, #24]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f003 0303 	and.w	r3, r3, #3
 8002dbc:	2b03      	cmp	r3, #3
 8002dbe:	d017      	beq.n	8002df0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	2203      	movs	r2, #3
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	69ba      	ldr	r2, [r7, #24]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	fa02 f303 	lsl.w	r3, r2, r3
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f003 0303 	and.w	r3, r3, #3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d123      	bne.n	8002e44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	08da      	lsrs	r2, r3, #3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	3208      	adds	r2, #8
 8002e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	220f      	movs	r2, #15
 8002e14:	fa02 f303 	lsl.w	r3, r2, r3
 8002e18:	43db      	mvns	r3, r3
 8002e1a:	69ba      	ldr	r2, [r7, #24]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	691a      	ldr	r2, [r3, #16]
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	f003 0307 	and.w	r3, r3, #7
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	08da      	lsrs	r2, r3, #3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	3208      	adds	r2, #8
 8002e3e:	69b9      	ldr	r1, [r7, #24]
 8002e40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	2203      	movs	r2, #3
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	43db      	mvns	r3, r3
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 0203 	and.w	r2, r3, #3
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f000 80a2 	beq.w	8002fca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e86:	2300      	movs	r3, #0
 8002e88:	60fb      	str	r3, [r7, #12]
 8002e8a:	4b57      	ldr	r3, [pc, #348]	; (8002fe8 <HAL_GPIO_Init+0x2e8>)
 8002e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e8e:	4a56      	ldr	r2, [pc, #344]	; (8002fe8 <HAL_GPIO_Init+0x2e8>)
 8002e90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e94:	6453      	str	r3, [r2, #68]	; 0x44
 8002e96:	4b54      	ldr	r3, [pc, #336]	; (8002fe8 <HAL_GPIO_Init+0x2e8>)
 8002e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e9e:	60fb      	str	r3, [r7, #12]
 8002ea0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ea2:	4a52      	ldr	r2, [pc, #328]	; (8002fec <HAL_GPIO_Init+0x2ec>)
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	089b      	lsrs	r3, r3, #2
 8002ea8:	3302      	adds	r3, #2
 8002eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	220f      	movs	r2, #15
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43db      	mvns	r3, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a49      	ldr	r2, [pc, #292]	; (8002ff0 <HAL_GPIO_Init+0x2f0>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d019      	beq.n	8002f02 <HAL_GPIO_Init+0x202>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4a48      	ldr	r2, [pc, #288]	; (8002ff4 <HAL_GPIO_Init+0x2f4>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d013      	beq.n	8002efe <HAL_GPIO_Init+0x1fe>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a47      	ldr	r2, [pc, #284]	; (8002ff8 <HAL_GPIO_Init+0x2f8>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d00d      	beq.n	8002efa <HAL_GPIO_Init+0x1fa>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a46      	ldr	r2, [pc, #280]	; (8002ffc <HAL_GPIO_Init+0x2fc>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d007      	beq.n	8002ef6 <HAL_GPIO_Init+0x1f6>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a45      	ldr	r2, [pc, #276]	; (8003000 <HAL_GPIO_Init+0x300>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d101      	bne.n	8002ef2 <HAL_GPIO_Init+0x1f2>
 8002eee:	2304      	movs	r3, #4
 8002ef0:	e008      	b.n	8002f04 <HAL_GPIO_Init+0x204>
 8002ef2:	2307      	movs	r3, #7
 8002ef4:	e006      	b.n	8002f04 <HAL_GPIO_Init+0x204>
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e004      	b.n	8002f04 <HAL_GPIO_Init+0x204>
 8002efa:	2302      	movs	r3, #2
 8002efc:	e002      	b.n	8002f04 <HAL_GPIO_Init+0x204>
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <HAL_GPIO_Init+0x204>
 8002f02:	2300      	movs	r3, #0
 8002f04:	69fa      	ldr	r2, [r7, #28]
 8002f06:	f002 0203 	and.w	r2, r2, #3
 8002f0a:	0092      	lsls	r2, r2, #2
 8002f0c:	4093      	lsls	r3, r2
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f14:	4935      	ldr	r1, [pc, #212]	; (8002fec <HAL_GPIO_Init+0x2ec>)
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	089b      	lsrs	r3, r3, #2
 8002f1a:	3302      	adds	r3, #2
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f22:	4b38      	ldr	r3, [pc, #224]	; (8003004 <HAL_GPIO_Init+0x304>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f46:	4a2f      	ldr	r2, [pc, #188]	; (8003004 <HAL_GPIO_Init+0x304>)
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f4c:	4b2d      	ldr	r3, [pc, #180]	; (8003004 <HAL_GPIO_Init+0x304>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	43db      	mvns	r3, r3
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d003      	beq.n	8002f70 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f70:	4a24      	ldr	r2, [pc, #144]	; (8003004 <HAL_GPIO_Init+0x304>)
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f76:	4b23      	ldr	r3, [pc, #140]	; (8003004 <HAL_GPIO_Init+0x304>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	43db      	mvns	r3, r3
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	4013      	ands	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d003      	beq.n	8002f9a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f9a:	4a1a      	ldr	r2, [pc, #104]	; (8003004 <HAL_GPIO_Init+0x304>)
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fa0:	4b18      	ldr	r3, [pc, #96]	; (8003004 <HAL_GPIO_Init+0x304>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	4013      	ands	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d003      	beq.n	8002fc4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fc4:	4a0f      	ldr	r2, [pc, #60]	; (8003004 <HAL_GPIO_Init+0x304>)
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	61fb      	str	r3, [r7, #28]
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	2b0f      	cmp	r3, #15
 8002fd4:	f67f aea2 	bls.w	8002d1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fd8:	bf00      	nop
 8002fda:	bf00      	nop
 8002fdc:	3724      	adds	r7, #36	; 0x24
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40013800 	.word	0x40013800
 8002ff0:	40020000 	.word	0x40020000
 8002ff4:	40020400 	.word	0x40020400
 8002ff8:	40020800 	.word	0x40020800
 8002ffc:	40020c00 	.word	0x40020c00
 8003000:	40021000 	.word	0x40021000
 8003004:	40013c00 	.word	0x40013c00

08003008 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	460b      	mov	r3, r1
 8003012:	807b      	strh	r3, [r7, #2]
 8003014:	4613      	mov	r3, r2
 8003016:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003018:	787b      	ldrb	r3, [r7, #1]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800301e:	887a      	ldrh	r2, [r7, #2]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003024:	e003      	b.n	800302e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003026:	887b      	ldrh	r3, [r7, #2]
 8003028:	041a      	lsls	r2, r3, #16
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	619a      	str	r2, [r3, #24]
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
	...

0800303c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b086      	sub	sp, #24
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e267      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b00      	cmp	r3, #0
 8003058:	d075      	beq.n	8003146 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800305a:	4b88      	ldr	r3, [pc, #544]	; (800327c <HAL_RCC_OscConfig+0x240>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f003 030c 	and.w	r3, r3, #12
 8003062:	2b04      	cmp	r3, #4
 8003064:	d00c      	beq.n	8003080 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003066:	4b85      	ldr	r3, [pc, #532]	; (800327c <HAL_RCC_OscConfig+0x240>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800306e:	2b08      	cmp	r3, #8
 8003070:	d112      	bne.n	8003098 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003072:	4b82      	ldr	r3, [pc, #520]	; (800327c <HAL_RCC_OscConfig+0x240>)
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800307a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800307e:	d10b      	bne.n	8003098 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003080:	4b7e      	ldr	r3, [pc, #504]	; (800327c <HAL_RCC_OscConfig+0x240>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d05b      	beq.n	8003144 <HAL_RCC_OscConfig+0x108>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d157      	bne.n	8003144 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e242      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030a0:	d106      	bne.n	80030b0 <HAL_RCC_OscConfig+0x74>
 80030a2:	4b76      	ldr	r3, [pc, #472]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a75      	ldr	r2, [pc, #468]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80030a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ac:	6013      	str	r3, [r2, #0]
 80030ae:	e01d      	b.n	80030ec <HAL_RCC_OscConfig+0xb0>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030b8:	d10c      	bne.n	80030d4 <HAL_RCC_OscConfig+0x98>
 80030ba:	4b70      	ldr	r3, [pc, #448]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a6f      	ldr	r2, [pc, #444]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80030c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	4b6d      	ldr	r3, [pc, #436]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a6c      	ldr	r2, [pc, #432]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80030cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030d0:	6013      	str	r3, [r2, #0]
 80030d2:	e00b      	b.n	80030ec <HAL_RCC_OscConfig+0xb0>
 80030d4:	4b69      	ldr	r3, [pc, #420]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a68      	ldr	r2, [pc, #416]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80030da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030de:	6013      	str	r3, [r2, #0]
 80030e0:	4b66      	ldr	r3, [pc, #408]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a65      	ldr	r2, [pc, #404]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80030e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d013      	beq.n	800311c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f4:	f7ff fcee 	bl	8002ad4 <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030fa:	e008      	b.n	800310e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030fc:	f7ff fcea 	bl	8002ad4 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b64      	cmp	r3, #100	; 0x64
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e207      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800310e:	4b5b      	ldr	r3, [pc, #364]	; (800327c <HAL_RCC_OscConfig+0x240>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0f0      	beq.n	80030fc <HAL_RCC_OscConfig+0xc0>
 800311a:	e014      	b.n	8003146 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800311c:	f7ff fcda 	bl	8002ad4 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003124:	f7ff fcd6 	bl	8002ad4 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b64      	cmp	r3, #100	; 0x64
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e1f3      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003136:	4b51      	ldr	r3, [pc, #324]	; (800327c <HAL_RCC_OscConfig+0x240>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1f0      	bne.n	8003124 <HAL_RCC_OscConfig+0xe8>
 8003142:	e000      	b.n	8003146 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003144:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d063      	beq.n	800321a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003152:	4b4a      	ldr	r3, [pc, #296]	; (800327c <HAL_RCC_OscConfig+0x240>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f003 030c 	and.w	r3, r3, #12
 800315a:	2b00      	cmp	r3, #0
 800315c:	d00b      	beq.n	8003176 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800315e:	4b47      	ldr	r3, [pc, #284]	; (800327c <HAL_RCC_OscConfig+0x240>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003166:	2b08      	cmp	r3, #8
 8003168:	d11c      	bne.n	80031a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800316a:	4b44      	ldr	r3, [pc, #272]	; (800327c <HAL_RCC_OscConfig+0x240>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d116      	bne.n	80031a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003176:	4b41      	ldr	r3, [pc, #260]	; (800327c <HAL_RCC_OscConfig+0x240>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d005      	beq.n	800318e <HAL_RCC_OscConfig+0x152>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	2b01      	cmp	r3, #1
 8003188:	d001      	beq.n	800318e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e1c7      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800318e:	4b3b      	ldr	r3, [pc, #236]	; (800327c <HAL_RCC_OscConfig+0x240>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	00db      	lsls	r3, r3, #3
 800319c:	4937      	ldr	r1, [pc, #220]	; (800327c <HAL_RCC_OscConfig+0x240>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031a2:	e03a      	b.n	800321a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d020      	beq.n	80031ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031ac:	4b34      	ldr	r3, [pc, #208]	; (8003280 <HAL_RCC_OscConfig+0x244>)
 80031ae:	2201      	movs	r2, #1
 80031b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031b2:	f7ff fc8f 	bl	8002ad4 <HAL_GetTick>
 80031b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b8:	e008      	b.n	80031cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031ba:	f7ff fc8b 	bl	8002ad4 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d901      	bls.n	80031cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e1a8      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031cc:	4b2b      	ldr	r3, [pc, #172]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0302 	and.w	r3, r3, #2
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d0f0      	beq.n	80031ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031d8:	4b28      	ldr	r3, [pc, #160]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	00db      	lsls	r3, r3, #3
 80031e6:	4925      	ldr	r1, [pc, #148]	; (800327c <HAL_RCC_OscConfig+0x240>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	600b      	str	r3, [r1, #0]
 80031ec:	e015      	b.n	800321a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031ee:	4b24      	ldr	r3, [pc, #144]	; (8003280 <HAL_RCC_OscConfig+0x244>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f4:	f7ff fc6e 	bl	8002ad4 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031fc:	f7ff fc6a 	bl	8002ad4 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e187      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800320e:	4b1b      	ldr	r3, [pc, #108]	; (800327c <HAL_RCC_OscConfig+0x240>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1f0      	bne.n	80031fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0308 	and.w	r3, r3, #8
 8003222:	2b00      	cmp	r3, #0
 8003224:	d036      	beq.n	8003294 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d016      	beq.n	800325c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800322e:	4b15      	ldr	r3, [pc, #84]	; (8003284 <HAL_RCC_OscConfig+0x248>)
 8003230:	2201      	movs	r2, #1
 8003232:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003234:	f7ff fc4e 	bl	8002ad4 <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800323a:	e008      	b.n	800324e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800323c:	f7ff fc4a 	bl	8002ad4 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	2b02      	cmp	r3, #2
 8003248:	d901      	bls.n	800324e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e167      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800324e:	4b0b      	ldr	r3, [pc, #44]	; (800327c <HAL_RCC_OscConfig+0x240>)
 8003250:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d0f0      	beq.n	800323c <HAL_RCC_OscConfig+0x200>
 800325a:	e01b      	b.n	8003294 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800325c:	4b09      	ldr	r3, [pc, #36]	; (8003284 <HAL_RCC_OscConfig+0x248>)
 800325e:	2200      	movs	r2, #0
 8003260:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003262:	f7ff fc37 	bl	8002ad4 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003268:	e00e      	b.n	8003288 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800326a:	f7ff fc33 	bl	8002ad4 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d907      	bls.n	8003288 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e150      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
 800327c:	40023800 	.word	0x40023800
 8003280:	42470000 	.word	0x42470000
 8003284:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003288:	4b88      	ldr	r3, [pc, #544]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 800328a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800328c:	f003 0302 	and.w	r3, r3, #2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d1ea      	bne.n	800326a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b00      	cmp	r3, #0
 800329e:	f000 8097 	beq.w	80033d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032a2:	2300      	movs	r3, #0
 80032a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032a6:	4b81      	ldr	r3, [pc, #516]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 80032a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d10f      	bne.n	80032d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032b2:	2300      	movs	r3, #0
 80032b4:	60bb      	str	r3, [r7, #8]
 80032b6:	4b7d      	ldr	r3, [pc, #500]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 80032b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ba:	4a7c      	ldr	r2, [pc, #496]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 80032bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032c0:	6413      	str	r3, [r2, #64]	; 0x40
 80032c2:	4b7a      	ldr	r3, [pc, #488]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 80032c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ca:	60bb      	str	r3, [r7, #8]
 80032cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ce:	2301      	movs	r3, #1
 80032d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032d2:	4b77      	ldr	r3, [pc, #476]	; (80034b0 <HAL_RCC_OscConfig+0x474>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d118      	bne.n	8003310 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032de:	4b74      	ldr	r3, [pc, #464]	; (80034b0 <HAL_RCC_OscConfig+0x474>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a73      	ldr	r2, [pc, #460]	; (80034b0 <HAL_RCC_OscConfig+0x474>)
 80032e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032ea:	f7ff fbf3 	bl	8002ad4 <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f0:	e008      	b.n	8003304 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032f2:	f7ff fbef 	bl	8002ad4 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e10c      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003304:	4b6a      	ldr	r3, [pc, #424]	; (80034b0 <HAL_RCC_OscConfig+0x474>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800330c:	2b00      	cmp	r3, #0
 800330e:	d0f0      	beq.n	80032f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d106      	bne.n	8003326 <HAL_RCC_OscConfig+0x2ea>
 8003318:	4b64      	ldr	r3, [pc, #400]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 800331a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800331c:	4a63      	ldr	r2, [pc, #396]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 800331e:	f043 0301 	orr.w	r3, r3, #1
 8003322:	6713      	str	r3, [r2, #112]	; 0x70
 8003324:	e01c      	b.n	8003360 <HAL_RCC_OscConfig+0x324>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	2b05      	cmp	r3, #5
 800332c:	d10c      	bne.n	8003348 <HAL_RCC_OscConfig+0x30c>
 800332e:	4b5f      	ldr	r3, [pc, #380]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 8003330:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003332:	4a5e      	ldr	r2, [pc, #376]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 8003334:	f043 0304 	orr.w	r3, r3, #4
 8003338:	6713      	str	r3, [r2, #112]	; 0x70
 800333a:	4b5c      	ldr	r3, [pc, #368]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 800333c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800333e:	4a5b      	ldr	r2, [pc, #364]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 8003340:	f043 0301 	orr.w	r3, r3, #1
 8003344:	6713      	str	r3, [r2, #112]	; 0x70
 8003346:	e00b      	b.n	8003360 <HAL_RCC_OscConfig+0x324>
 8003348:	4b58      	ldr	r3, [pc, #352]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 800334a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800334c:	4a57      	ldr	r2, [pc, #348]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 800334e:	f023 0301 	bic.w	r3, r3, #1
 8003352:	6713      	str	r3, [r2, #112]	; 0x70
 8003354:	4b55      	ldr	r3, [pc, #340]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 8003356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003358:	4a54      	ldr	r2, [pc, #336]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 800335a:	f023 0304 	bic.w	r3, r3, #4
 800335e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d015      	beq.n	8003394 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003368:	f7ff fbb4 	bl	8002ad4 <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800336e:	e00a      	b.n	8003386 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003370:	f7ff fbb0 	bl	8002ad4 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	f241 3288 	movw	r2, #5000	; 0x1388
 800337e:	4293      	cmp	r3, r2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e0cb      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003386:	4b49      	ldr	r3, [pc, #292]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 8003388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800338a:	f003 0302 	and.w	r3, r3, #2
 800338e:	2b00      	cmp	r3, #0
 8003390:	d0ee      	beq.n	8003370 <HAL_RCC_OscConfig+0x334>
 8003392:	e014      	b.n	80033be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003394:	f7ff fb9e 	bl	8002ad4 <HAL_GetTick>
 8003398:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800339a:	e00a      	b.n	80033b2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800339c:	f7ff fb9a 	bl	8002ad4 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e0b5      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033b2:	4b3e      	ldr	r3, [pc, #248]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 80033b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d1ee      	bne.n	800339c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033be:	7dfb      	ldrb	r3, [r7, #23]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d105      	bne.n	80033d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033c4:	4b39      	ldr	r3, [pc, #228]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 80033c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c8:	4a38      	ldr	r2, [pc, #224]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 80033ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033ce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f000 80a1 	beq.w	800351c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033da:	4b34      	ldr	r3, [pc, #208]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f003 030c 	and.w	r3, r3, #12
 80033e2:	2b08      	cmp	r3, #8
 80033e4:	d05c      	beq.n	80034a0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d141      	bne.n	8003472 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ee:	4b31      	ldr	r3, [pc, #196]	; (80034b4 <HAL_RCC_OscConfig+0x478>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f4:	f7ff fb6e 	bl	8002ad4 <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033fc:	f7ff fb6a 	bl	8002ad4 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e087      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800340e:	4b27      	ldr	r3, [pc, #156]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d1f0      	bne.n	80033fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	69da      	ldr	r2, [r3, #28]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	431a      	orrs	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003428:	019b      	lsls	r3, r3, #6
 800342a:	431a      	orrs	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003430:	085b      	lsrs	r3, r3, #1
 8003432:	3b01      	subs	r3, #1
 8003434:	041b      	lsls	r3, r3, #16
 8003436:	431a      	orrs	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343c:	061b      	lsls	r3, r3, #24
 800343e:	491b      	ldr	r1, [pc, #108]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 8003440:	4313      	orrs	r3, r2
 8003442:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003444:	4b1b      	ldr	r3, [pc, #108]	; (80034b4 <HAL_RCC_OscConfig+0x478>)
 8003446:	2201      	movs	r2, #1
 8003448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344a:	f7ff fb43 	bl	8002ad4 <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003450:	e008      	b.n	8003464 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003452:	f7ff fb3f 	bl	8002ad4 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e05c      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003464:	4b11      	ldr	r3, [pc, #68]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d0f0      	beq.n	8003452 <HAL_RCC_OscConfig+0x416>
 8003470:	e054      	b.n	800351c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003472:	4b10      	ldr	r3, [pc, #64]	; (80034b4 <HAL_RCC_OscConfig+0x478>)
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003478:	f7ff fb2c 	bl	8002ad4 <HAL_GetTick>
 800347c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800347e:	e008      	b.n	8003492 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003480:	f7ff fb28 	bl	8002ad4 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b02      	cmp	r3, #2
 800348c:	d901      	bls.n	8003492 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e045      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003492:	4b06      	ldr	r3, [pc, #24]	; (80034ac <HAL_RCC_OscConfig+0x470>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1f0      	bne.n	8003480 <HAL_RCC_OscConfig+0x444>
 800349e:	e03d      	b.n	800351c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d107      	bne.n	80034b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e038      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
 80034ac:	40023800 	.word	0x40023800
 80034b0:	40007000 	.word	0x40007000
 80034b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034b8:	4b1b      	ldr	r3, [pc, #108]	; (8003528 <HAL_RCC_OscConfig+0x4ec>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d028      	beq.n	8003518 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d121      	bne.n	8003518 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034de:	429a      	cmp	r2, r3
 80034e0:	d11a      	bne.n	8003518 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80034e8:	4013      	ands	r3, r2
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80034ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d111      	bne.n	8003518 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fe:	085b      	lsrs	r3, r3, #1
 8003500:	3b01      	subs	r3, #1
 8003502:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003504:	429a      	cmp	r2, r3
 8003506:	d107      	bne.n	8003518 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003512:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003514:	429a      	cmp	r2, r3
 8003516:	d001      	beq.n	800351c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e000      	b.n	800351e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800351c:	2300      	movs	r3, #0
}
 800351e:	4618      	mov	r0, r3
 8003520:	3718      	adds	r7, #24
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	40023800 	.word	0x40023800

0800352c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d101      	bne.n	8003540 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e0cc      	b.n	80036da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003540:	4b68      	ldr	r3, [pc, #416]	; (80036e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0307 	and.w	r3, r3, #7
 8003548:	683a      	ldr	r2, [r7, #0]
 800354a:	429a      	cmp	r2, r3
 800354c:	d90c      	bls.n	8003568 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800354e:	4b65      	ldr	r3, [pc, #404]	; (80036e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	b2d2      	uxtb	r2, r2
 8003554:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003556:	4b63      	ldr	r3, [pc, #396]	; (80036e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	683a      	ldr	r2, [r7, #0]
 8003560:	429a      	cmp	r2, r3
 8003562:	d001      	beq.n	8003568 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e0b8      	b.n	80036da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0302 	and.w	r3, r3, #2
 8003570:	2b00      	cmp	r3, #0
 8003572:	d020      	beq.n	80035b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0304 	and.w	r3, r3, #4
 800357c:	2b00      	cmp	r3, #0
 800357e:	d005      	beq.n	800358c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003580:	4b59      	ldr	r3, [pc, #356]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	4a58      	ldr	r2, [pc, #352]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003586:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800358a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0308 	and.w	r3, r3, #8
 8003594:	2b00      	cmp	r3, #0
 8003596:	d005      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003598:	4b53      	ldr	r3, [pc, #332]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	4a52      	ldr	r2, [pc, #328]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 800359e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035a4:	4b50      	ldr	r3, [pc, #320]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	494d      	ldr	r1, [pc, #308]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d044      	beq.n	800364c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d107      	bne.n	80035da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ca:	4b47      	ldr	r3, [pc, #284]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d119      	bne.n	800360a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e07f      	b.n	80036da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d003      	beq.n	80035ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035e6:	2b03      	cmp	r3, #3
 80035e8:	d107      	bne.n	80035fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035ea:	4b3f      	ldr	r3, [pc, #252]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d109      	bne.n	800360a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e06f      	b.n	80036da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035fa:	4b3b      	ldr	r3, [pc, #236]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d101      	bne.n	800360a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e067      	b.n	80036da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800360a:	4b37      	ldr	r3, [pc, #220]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f023 0203 	bic.w	r2, r3, #3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	4934      	ldr	r1, [pc, #208]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003618:	4313      	orrs	r3, r2
 800361a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800361c:	f7ff fa5a 	bl	8002ad4 <HAL_GetTick>
 8003620:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003622:	e00a      	b.n	800363a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003624:	f7ff fa56 	bl	8002ad4 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003632:	4293      	cmp	r3, r2
 8003634:	d901      	bls.n	800363a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e04f      	b.n	80036da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800363a:	4b2b      	ldr	r3, [pc, #172]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f003 020c 	and.w	r2, r3, #12
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	429a      	cmp	r2, r3
 800364a:	d1eb      	bne.n	8003624 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800364c:	4b25      	ldr	r3, [pc, #148]	; (80036e4 <HAL_RCC_ClockConfig+0x1b8>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0307 	and.w	r3, r3, #7
 8003654:	683a      	ldr	r2, [r7, #0]
 8003656:	429a      	cmp	r2, r3
 8003658:	d20c      	bcs.n	8003674 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800365a:	4b22      	ldr	r3, [pc, #136]	; (80036e4 <HAL_RCC_ClockConfig+0x1b8>)
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	b2d2      	uxtb	r2, r2
 8003660:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003662:	4b20      	ldr	r3, [pc, #128]	; (80036e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	429a      	cmp	r2, r3
 800366e:	d001      	beq.n	8003674 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e032      	b.n	80036da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0304 	and.w	r3, r3, #4
 800367c:	2b00      	cmp	r3, #0
 800367e:	d008      	beq.n	8003692 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003680:	4b19      	ldr	r3, [pc, #100]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	4916      	ldr	r1, [pc, #88]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 800368e:	4313      	orrs	r3, r2
 8003690:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0308 	and.w	r3, r3, #8
 800369a:	2b00      	cmp	r3, #0
 800369c:	d009      	beq.n	80036b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800369e:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	691b      	ldr	r3, [r3, #16]
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	490e      	ldr	r1, [pc, #56]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80036b2:	f000 f821 	bl	80036f8 <HAL_RCC_GetSysClockFreq>
 80036b6:	4602      	mov	r2, r0
 80036b8:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <HAL_RCC_ClockConfig+0x1bc>)
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	091b      	lsrs	r3, r3, #4
 80036be:	f003 030f 	and.w	r3, r3, #15
 80036c2:	490a      	ldr	r1, [pc, #40]	; (80036ec <HAL_RCC_ClockConfig+0x1c0>)
 80036c4:	5ccb      	ldrb	r3, [r1, r3]
 80036c6:	fa22 f303 	lsr.w	r3, r2, r3
 80036ca:	4a09      	ldr	r2, [pc, #36]	; (80036f0 <HAL_RCC_ClockConfig+0x1c4>)
 80036cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80036ce:	4b09      	ldr	r3, [pc, #36]	; (80036f4 <HAL_RCC_ClockConfig+0x1c8>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff f9ba 	bl	8002a4c <HAL_InitTick>

  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	40023c00 	.word	0x40023c00
 80036e8:	40023800 	.word	0x40023800
 80036ec:	08008b98 	.word	0x08008b98
 80036f0:	20000000 	.word	0x20000000
 80036f4:	20000004 	.word	0x20000004

080036f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036fc:	b094      	sub	sp, #80	; 0x50
 80036fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003700:	2300      	movs	r3, #0
 8003702:	647b      	str	r3, [r7, #68]	; 0x44
 8003704:	2300      	movs	r3, #0
 8003706:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003708:	2300      	movs	r3, #0
 800370a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003710:	4b79      	ldr	r3, [pc, #484]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f003 030c 	and.w	r3, r3, #12
 8003718:	2b08      	cmp	r3, #8
 800371a:	d00d      	beq.n	8003738 <HAL_RCC_GetSysClockFreq+0x40>
 800371c:	2b08      	cmp	r3, #8
 800371e:	f200 80e1 	bhi.w	80038e4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003722:	2b00      	cmp	r3, #0
 8003724:	d002      	beq.n	800372c <HAL_RCC_GetSysClockFreq+0x34>
 8003726:	2b04      	cmp	r3, #4
 8003728:	d003      	beq.n	8003732 <HAL_RCC_GetSysClockFreq+0x3a>
 800372a:	e0db      	b.n	80038e4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800372c:	4b73      	ldr	r3, [pc, #460]	; (80038fc <HAL_RCC_GetSysClockFreq+0x204>)
 800372e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003730:	e0db      	b.n	80038ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003732:	4b73      	ldr	r3, [pc, #460]	; (8003900 <HAL_RCC_GetSysClockFreq+0x208>)
 8003734:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003736:	e0d8      	b.n	80038ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003738:	4b6f      	ldr	r3, [pc, #444]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x200>)
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003740:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003742:	4b6d      	ldr	r3, [pc, #436]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d063      	beq.n	8003816 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800374e:	4b6a      	ldr	r3, [pc, #424]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	099b      	lsrs	r3, r3, #6
 8003754:	2200      	movs	r2, #0
 8003756:	63bb      	str	r3, [r7, #56]	; 0x38
 8003758:	63fa      	str	r2, [r7, #60]	; 0x3c
 800375a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800375c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003760:	633b      	str	r3, [r7, #48]	; 0x30
 8003762:	2300      	movs	r3, #0
 8003764:	637b      	str	r3, [r7, #52]	; 0x34
 8003766:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800376a:	4622      	mov	r2, r4
 800376c:	462b      	mov	r3, r5
 800376e:	f04f 0000 	mov.w	r0, #0
 8003772:	f04f 0100 	mov.w	r1, #0
 8003776:	0159      	lsls	r1, r3, #5
 8003778:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800377c:	0150      	lsls	r0, r2, #5
 800377e:	4602      	mov	r2, r0
 8003780:	460b      	mov	r3, r1
 8003782:	4621      	mov	r1, r4
 8003784:	1a51      	subs	r1, r2, r1
 8003786:	6139      	str	r1, [r7, #16]
 8003788:	4629      	mov	r1, r5
 800378a:	eb63 0301 	sbc.w	r3, r3, r1
 800378e:	617b      	str	r3, [r7, #20]
 8003790:	f04f 0200 	mov.w	r2, #0
 8003794:	f04f 0300 	mov.w	r3, #0
 8003798:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800379c:	4659      	mov	r1, fp
 800379e:	018b      	lsls	r3, r1, #6
 80037a0:	4651      	mov	r1, sl
 80037a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037a6:	4651      	mov	r1, sl
 80037a8:	018a      	lsls	r2, r1, #6
 80037aa:	4651      	mov	r1, sl
 80037ac:	ebb2 0801 	subs.w	r8, r2, r1
 80037b0:	4659      	mov	r1, fp
 80037b2:	eb63 0901 	sbc.w	r9, r3, r1
 80037b6:	f04f 0200 	mov.w	r2, #0
 80037ba:	f04f 0300 	mov.w	r3, #0
 80037be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037ca:	4690      	mov	r8, r2
 80037cc:	4699      	mov	r9, r3
 80037ce:	4623      	mov	r3, r4
 80037d0:	eb18 0303 	adds.w	r3, r8, r3
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	462b      	mov	r3, r5
 80037d8:	eb49 0303 	adc.w	r3, r9, r3
 80037dc:	60fb      	str	r3, [r7, #12]
 80037de:	f04f 0200 	mov.w	r2, #0
 80037e2:	f04f 0300 	mov.w	r3, #0
 80037e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80037ea:	4629      	mov	r1, r5
 80037ec:	024b      	lsls	r3, r1, #9
 80037ee:	4621      	mov	r1, r4
 80037f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80037f4:	4621      	mov	r1, r4
 80037f6:	024a      	lsls	r2, r1, #9
 80037f8:	4610      	mov	r0, r2
 80037fa:	4619      	mov	r1, r3
 80037fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037fe:	2200      	movs	r2, #0
 8003800:	62bb      	str	r3, [r7, #40]	; 0x28
 8003802:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003804:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003808:	f7fd f9f6 	bl	8000bf8 <__aeabi_uldivmod>
 800380c:	4602      	mov	r2, r0
 800380e:	460b      	mov	r3, r1
 8003810:	4613      	mov	r3, r2
 8003812:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003814:	e058      	b.n	80038c8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003816:	4b38      	ldr	r3, [pc, #224]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	099b      	lsrs	r3, r3, #6
 800381c:	2200      	movs	r2, #0
 800381e:	4618      	mov	r0, r3
 8003820:	4611      	mov	r1, r2
 8003822:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003826:	623b      	str	r3, [r7, #32]
 8003828:	2300      	movs	r3, #0
 800382a:	627b      	str	r3, [r7, #36]	; 0x24
 800382c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003830:	4642      	mov	r2, r8
 8003832:	464b      	mov	r3, r9
 8003834:	f04f 0000 	mov.w	r0, #0
 8003838:	f04f 0100 	mov.w	r1, #0
 800383c:	0159      	lsls	r1, r3, #5
 800383e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003842:	0150      	lsls	r0, r2, #5
 8003844:	4602      	mov	r2, r0
 8003846:	460b      	mov	r3, r1
 8003848:	4641      	mov	r1, r8
 800384a:	ebb2 0a01 	subs.w	sl, r2, r1
 800384e:	4649      	mov	r1, r9
 8003850:	eb63 0b01 	sbc.w	fp, r3, r1
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	f04f 0300 	mov.w	r3, #0
 800385c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003860:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003864:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003868:	ebb2 040a 	subs.w	r4, r2, sl
 800386c:	eb63 050b 	sbc.w	r5, r3, fp
 8003870:	f04f 0200 	mov.w	r2, #0
 8003874:	f04f 0300 	mov.w	r3, #0
 8003878:	00eb      	lsls	r3, r5, #3
 800387a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800387e:	00e2      	lsls	r2, r4, #3
 8003880:	4614      	mov	r4, r2
 8003882:	461d      	mov	r5, r3
 8003884:	4643      	mov	r3, r8
 8003886:	18e3      	adds	r3, r4, r3
 8003888:	603b      	str	r3, [r7, #0]
 800388a:	464b      	mov	r3, r9
 800388c:	eb45 0303 	adc.w	r3, r5, r3
 8003890:	607b      	str	r3, [r7, #4]
 8003892:	f04f 0200 	mov.w	r2, #0
 8003896:	f04f 0300 	mov.w	r3, #0
 800389a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800389e:	4629      	mov	r1, r5
 80038a0:	028b      	lsls	r3, r1, #10
 80038a2:	4621      	mov	r1, r4
 80038a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038a8:	4621      	mov	r1, r4
 80038aa:	028a      	lsls	r2, r1, #10
 80038ac:	4610      	mov	r0, r2
 80038ae:	4619      	mov	r1, r3
 80038b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038b2:	2200      	movs	r2, #0
 80038b4:	61bb      	str	r3, [r7, #24]
 80038b6:	61fa      	str	r2, [r7, #28]
 80038b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038bc:	f7fd f99c 	bl	8000bf8 <__aeabi_uldivmod>
 80038c0:	4602      	mov	r2, r0
 80038c2:	460b      	mov	r3, r1
 80038c4:	4613      	mov	r3, r2
 80038c6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038c8:	4b0b      	ldr	r3, [pc, #44]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x200>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	0c1b      	lsrs	r3, r3, #16
 80038ce:	f003 0303 	and.w	r3, r3, #3
 80038d2:	3301      	adds	r3, #1
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80038d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80038da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038e2:	e002      	b.n	80038ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038e4:	4b05      	ldr	r3, [pc, #20]	; (80038fc <HAL_RCC_GetSysClockFreq+0x204>)
 80038e6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3750      	adds	r7, #80	; 0x50
 80038f0:	46bd      	mov	sp, r7
 80038f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038f6:	bf00      	nop
 80038f8:	40023800 	.word	0x40023800
 80038fc:	00f42400 	.word	0x00f42400
 8003900:	007a1200 	.word	0x007a1200

08003904 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003904:	b480      	push	{r7}
 8003906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003908:	4b03      	ldr	r3, [pc, #12]	; (8003918 <HAL_RCC_GetHCLKFreq+0x14>)
 800390a:	681b      	ldr	r3, [r3, #0]
}
 800390c:	4618      	mov	r0, r3
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	20000000 	.word	0x20000000

0800391c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003920:	f7ff fff0 	bl	8003904 <HAL_RCC_GetHCLKFreq>
 8003924:	4602      	mov	r2, r0
 8003926:	4b05      	ldr	r3, [pc, #20]	; (800393c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	0a9b      	lsrs	r3, r3, #10
 800392c:	f003 0307 	and.w	r3, r3, #7
 8003930:	4903      	ldr	r1, [pc, #12]	; (8003940 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003932:	5ccb      	ldrb	r3, [r1, r3]
 8003934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003938:	4618      	mov	r0, r3
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40023800 	.word	0x40023800
 8003940:	08008ba8 	.word	0x08008ba8

08003944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003948:	f7ff ffdc 	bl	8003904 <HAL_RCC_GetHCLKFreq>
 800394c:	4602      	mov	r2, r0
 800394e:	4b05      	ldr	r3, [pc, #20]	; (8003964 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	0b5b      	lsrs	r3, r3, #13
 8003954:	f003 0307 	and.w	r3, r3, #7
 8003958:	4903      	ldr	r1, [pc, #12]	; (8003968 <HAL_RCC_GetPCLK2Freq+0x24>)
 800395a:	5ccb      	ldrb	r3, [r1, r3]
 800395c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003960:	4618      	mov	r0, r3
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40023800 	.word	0x40023800
 8003968:	08008ba8 	.word	0x08008ba8

0800396c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d101      	bne.n	800397e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e041      	b.n	8003a02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d106      	bne.n	8003998 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f7fe fe40 	bl	8002618 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2202      	movs	r2, #2
 800399c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	3304      	adds	r3, #4
 80039a8:	4619      	mov	r1, r3
 80039aa:	4610      	mov	r0, r2
 80039ac:	f000 fbf4 	bl	8004198 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b082      	sub	sp, #8
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e041      	b.n	8003aa0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d106      	bne.n	8003a36 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 f839 	bl	8003aa8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2202      	movs	r2, #2
 8003a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	3304      	adds	r3, #4
 8003a46:	4619      	mov	r1, r3
 8003a48:	4610      	mov	r0, r2
 8003a4a:	f000 fba5 	bl	8004198 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2201      	movs	r2, #1
 8003a52:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2201      	movs	r2, #1
 8003a62:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2201      	movs	r2, #1
 8003a72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a9e:	2300      	movs	r3, #0
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3708      	adds	r7, #8
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d109      	bne.n	8003ae0 <HAL_TIM_PWM_Start+0x24>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	bf14      	ite	ne
 8003ad8:	2301      	movne	r3, #1
 8003ada:	2300      	moveq	r3, #0
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	e022      	b.n	8003b26 <HAL_TIM_PWM_Start+0x6a>
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	2b04      	cmp	r3, #4
 8003ae4:	d109      	bne.n	8003afa <HAL_TIM_PWM_Start+0x3e>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	bf14      	ite	ne
 8003af2:	2301      	movne	r3, #1
 8003af4:	2300      	moveq	r3, #0
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	e015      	b.n	8003b26 <HAL_TIM_PWM_Start+0x6a>
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	2b08      	cmp	r3, #8
 8003afe:	d109      	bne.n	8003b14 <HAL_TIM_PWM_Start+0x58>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	bf14      	ite	ne
 8003b0c:	2301      	movne	r3, #1
 8003b0e:	2300      	moveq	r3, #0
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	e008      	b.n	8003b26 <HAL_TIM_PWM_Start+0x6a>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	bf14      	ite	ne
 8003b20:	2301      	movne	r3, #1
 8003b22:	2300      	moveq	r3, #0
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e068      	b.n	8003c00 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d104      	bne.n	8003b3e <HAL_TIM_PWM_Start+0x82>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b3c:	e013      	b.n	8003b66 <HAL_TIM_PWM_Start+0xaa>
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	2b04      	cmp	r3, #4
 8003b42:	d104      	bne.n	8003b4e <HAL_TIM_PWM_Start+0x92>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2202      	movs	r2, #2
 8003b48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b4c:	e00b      	b.n	8003b66 <HAL_TIM_PWM_Start+0xaa>
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	2b08      	cmp	r3, #8
 8003b52:	d104      	bne.n	8003b5e <HAL_TIM_PWM_Start+0xa2>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2202      	movs	r2, #2
 8003b58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b5c:	e003      	b.n	8003b66 <HAL_TIM_PWM_Start+0xaa>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2202      	movs	r2, #2
 8003b62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	6839      	ldr	r1, [r7, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f000 fdc4 	bl	80046fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a23      	ldr	r2, [pc, #140]	; (8003c08 <HAL_TIM_PWM_Start+0x14c>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d107      	bne.n	8003b8e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b8c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a1d      	ldr	r2, [pc, #116]	; (8003c08 <HAL_TIM_PWM_Start+0x14c>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d018      	beq.n	8003bca <HAL_TIM_PWM_Start+0x10e>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ba0:	d013      	beq.n	8003bca <HAL_TIM_PWM_Start+0x10e>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a19      	ldr	r2, [pc, #100]	; (8003c0c <HAL_TIM_PWM_Start+0x150>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d00e      	beq.n	8003bca <HAL_TIM_PWM_Start+0x10e>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a17      	ldr	r2, [pc, #92]	; (8003c10 <HAL_TIM_PWM_Start+0x154>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d009      	beq.n	8003bca <HAL_TIM_PWM_Start+0x10e>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a16      	ldr	r2, [pc, #88]	; (8003c14 <HAL_TIM_PWM_Start+0x158>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d004      	beq.n	8003bca <HAL_TIM_PWM_Start+0x10e>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a14      	ldr	r2, [pc, #80]	; (8003c18 <HAL_TIM_PWM_Start+0x15c>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d111      	bne.n	8003bee <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2b06      	cmp	r3, #6
 8003bda:	d010      	beq.n	8003bfe <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f042 0201 	orr.w	r2, r2, #1
 8003bea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bec:	e007      	b.n	8003bfe <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f042 0201 	orr.w	r2, r2, #1
 8003bfc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40010000 	.word	0x40010000
 8003c0c:	40000400 	.word	0x40000400
 8003c10:	40000800 	.word	0x40000800
 8003c14:	40000c00 	.word	0x40000c00
 8003c18:	40014000 	.word	0x40014000

08003c1c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b086      	sub	sp, #24
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d101      	bne.n	8003c30 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e097      	b.n	8003d60 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d106      	bne.n	8003c4a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f7fe fc17 	bl	8002478 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	6812      	ldr	r2, [r2, #0]
 8003c5c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c60:	f023 0307 	bic.w	r3, r3, #7
 8003c64:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	3304      	adds	r3, #4
 8003c6e:	4619      	mov	r1, r3
 8003c70:	4610      	mov	r0, r2
 8003c72:	f000 fa91 	bl	8004198 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c9e:	f023 0303 	bic.w	r3, r3, #3
 8003ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	689a      	ldr	r2, [r3, #8]
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	021b      	lsls	r3, r3, #8
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003cbc:	f023 030c 	bic.w	r3, r3, #12
 8003cc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003cc8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ccc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	69db      	ldr	r3, [r3, #28]
 8003cd6:	021b      	lsls	r3, r3, #8
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	011a      	lsls	r2, r3, #4
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	031b      	lsls	r3, r3, #12
 8003cec:	4313      	orrs	r3, r2
 8003cee:	693a      	ldr	r2, [r7, #16]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003cfa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003d02:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	011b      	lsls	r3, r3, #4
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	68fa      	ldr	r2, [r7, #12]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	693a      	ldr	r2, [r7, #16]
 8003d24:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2201      	movs	r2, #1
 8003d52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3718      	adds	r7, #24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d78:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003d80:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d88:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003d90:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d110      	bne.n	8003dba <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d98:	7bfb      	ldrb	r3, [r7, #15]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d102      	bne.n	8003da4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d9e:	7b7b      	ldrb	r3, [r7, #13]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d001      	beq.n	8003da8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e069      	b.n	8003e7c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2202      	movs	r2, #2
 8003dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2202      	movs	r2, #2
 8003db4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003db8:	e031      	b.n	8003e1e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2b04      	cmp	r3, #4
 8003dbe:	d110      	bne.n	8003de2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003dc0:	7bbb      	ldrb	r3, [r7, #14]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d102      	bne.n	8003dcc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003dc6:	7b3b      	ldrb	r3, [r7, #12]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d001      	beq.n	8003dd0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e055      	b.n	8003e7c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2202      	movs	r2, #2
 8003ddc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003de0:	e01d      	b.n	8003e1e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003de2:	7bfb      	ldrb	r3, [r7, #15]
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d108      	bne.n	8003dfa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003de8:	7bbb      	ldrb	r3, [r7, #14]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d105      	bne.n	8003dfa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003dee:	7b7b      	ldrb	r3, [r7, #13]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d102      	bne.n	8003dfa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003df4:	7b3b      	ldrb	r3, [r7, #12]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d001      	beq.n	8003dfe <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e03e      	b.n	8003e7c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2202      	movs	r2, #2
 8003e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2202      	movs	r2, #2
 8003e0a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2202      	movs	r2, #2
 8003e12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2202      	movs	r2, #2
 8003e1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d003      	beq.n	8003e2c <HAL_TIM_Encoder_Start+0xc4>
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	d008      	beq.n	8003e3c <HAL_TIM_Encoder_Start+0xd4>
 8003e2a:	e00f      	b.n	8003e4c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2201      	movs	r2, #1
 8003e32:	2100      	movs	r1, #0
 8003e34:	4618      	mov	r0, r3
 8003e36:	f000 fc61 	bl	80046fc <TIM_CCxChannelCmd>
      break;
 8003e3a:	e016      	b.n	8003e6a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2201      	movs	r2, #1
 8003e42:	2104      	movs	r1, #4
 8003e44:	4618      	mov	r0, r3
 8003e46:	f000 fc59 	bl	80046fc <TIM_CCxChannelCmd>
      break;
 8003e4a:	e00e      	b.n	8003e6a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2201      	movs	r2, #1
 8003e52:	2100      	movs	r1, #0
 8003e54:	4618      	mov	r0, r3
 8003e56:	f000 fc51 	bl	80046fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	2104      	movs	r1, #4
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 fc4a 	bl	80046fc <TIM_CCxChannelCmd>
      break;
 8003e68:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f042 0201 	orr.w	r2, r2, #1
 8003e78:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3710      	adds	r7, #16
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b086      	sub	sp, #24
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e90:	2300      	movs	r3, #0
 8003e92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d101      	bne.n	8003ea2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	e0ae      	b.n	8004000 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b0c      	cmp	r3, #12
 8003eae:	f200 809f 	bhi.w	8003ff0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003eb2:	a201      	add	r2, pc, #4	; (adr r2, 8003eb8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb8:	08003eed 	.word	0x08003eed
 8003ebc:	08003ff1 	.word	0x08003ff1
 8003ec0:	08003ff1 	.word	0x08003ff1
 8003ec4:	08003ff1 	.word	0x08003ff1
 8003ec8:	08003f2d 	.word	0x08003f2d
 8003ecc:	08003ff1 	.word	0x08003ff1
 8003ed0:	08003ff1 	.word	0x08003ff1
 8003ed4:	08003ff1 	.word	0x08003ff1
 8003ed8:	08003f6f 	.word	0x08003f6f
 8003edc:	08003ff1 	.word	0x08003ff1
 8003ee0:	08003ff1 	.word	0x08003ff1
 8003ee4:	08003ff1 	.word	0x08003ff1
 8003ee8:	08003faf 	.word	0x08003faf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68b9      	ldr	r1, [r7, #8]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 f9dc 	bl	80042b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	699a      	ldr	r2, [r3, #24]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f042 0208 	orr.w	r2, r2, #8
 8003f06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	699a      	ldr	r2, [r3, #24]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 0204 	bic.w	r2, r2, #4
 8003f16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	6999      	ldr	r1, [r3, #24]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	691a      	ldr	r2, [r3, #16]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	430a      	orrs	r2, r1
 8003f28:	619a      	str	r2, [r3, #24]
      break;
 8003f2a:	e064      	b.n	8003ff6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68b9      	ldr	r1, [r7, #8]
 8003f32:	4618      	mov	r0, r3
 8003f34:	f000 fa22 	bl	800437c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	699a      	ldr	r2, [r3, #24]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	699a      	ldr	r2, [r3, #24]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	6999      	ldr	r1, [r3, #24]
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	691b      	ldr	r3, [r3, #16]
 8003f62:	021a      	lsls	r2, r3, #8
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	619a      	str	r2, [r3, #24]
      break;
 8003f6c:	e043      	b.n	8003ff6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68b9      	ldr	r1, [r7, #8]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f000 fa6d 	bl	8004454 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	69da      	ldr	r2, [r3, #28]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f042 0208 	orr.w	r2, r2, #8
 8003f88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	69da      	ldr	r2, [r3, #28]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f022 0204 	bic.w	r2, r2, #4
 8003f98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	69d9      	ldr	r1, [r3, #28]
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	691a      	ldr	r2, [r3, #16]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	61da      	str	r2, [r3, #28]
      break;
 8003fac:	e023      	b.n	8003ff6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68b9      	ldr	r1, [r7, #8]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f000 fab7 	bl	8004528 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	69da      	ldr	r2, [r3, #28]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	69da      	ldr	r2, [r3, #28]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	69d9      	ldr	r1, [r3, #28]
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	691b      	ldr	r3, [r3, #16]
 8003fe4:	021a      	lsls	r2, r3, #8
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	430a      	orrs	r2, r1
 8003fec:	61da      	str	r2, [r3, #28]
      break;
 8003fee:	e002      	b.n	8003ff6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	75fb      	strb	r3, [r7, #23]
      break;
 8003ff4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003ffe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004000:	4618      	mov	r0, r3
 8004002:	3718      	adds	r7, #24
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004012:	2300      	movs	r3, #0
 8004014:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800401c:	2b01      	cmp	r3, #1
 800401e:	d101      	bne.n	8004024 <HAL_TIM_ConfigClockSource+0x1c>
 8004020:	2302      	movs	r3, #2
 8004022:	e0b4      	b.n	800418e <HAL_TIM_ConfigClockSource+0x186>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2202      	movs	r2, #2
 8004030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004042:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800404a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68ba      	ldr	r2, [r7, #8]
 8004052:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800405c:	d03e      	beq.n	80040dc <HAL_TIM_ConfigClockSource+0xd4>
 800405e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004062:	f200 8087 	bhi.w	8004174 <HAL_TIM_ConfigClockSource+0x16c>
 8004066:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800406a:	f000 8086 	beq.w	800417a <HAL_TIM_ConfigClockSource+0x172>
 800406e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004072:	d87f      	bhi.n	8004174 <HAL_TIM_ConfigClockSource+0x16c>
 8004074:	2b70      	cmp	r3, #112	; 0x70
 8004076:	d01a      	beq.n	80040ae <HAL_TIM_ConfigClockSource+0xa6>
 8004078:	2b70      	cmp	r3, #112	; 0x70
 800407a:	d87b      	bhi.n	8004174 <HAL_TIM_ConfigClockSource+0x16c>
 800407c:	2b60      	cmp	r3, #96	; 0x60
 800407e:	d050      	beq.n	8004122 <HAL_TIM_ConfigClockSource+0x11a>
 8004080:	2b60      	cmp	r3, #96	; 0x60
 8004082:	d877      	bhi.n	8004174 <HAL_TIM_ConfigClockSource+0x16c>
 8004084:	2b50      	cmp	r3, #80	; 0x50
 8004086:	d03c      	beq.n	8004102 <HAL_TIM_ConfigClockSource+0xfa>
 8004088:	2b50      	cmp	r3, #80	; 0x50
 800408a:	d873      	bhi.n	8004174 <HAL_TIM_ConfigClockSource+0x16c>
 800408c:	2b40      	cmp	r3, #64	; 0x40
 800408e:	d058      	beq.n	8004142 <HAL_TIM_ConfigClockSource+0x13a>
 8004090:	2b40      	cmp	r3, #64	; 0x40
 8004092:	d86f      	bhi.n	8004174 <HAL_TIM_ConfigClockSource+0x16c>
 8004094:	2b30      	cmp	r3, #48	; 0x30
 8004096:	d064      	beq.n	8004162 <HAL_TIM_ConfigClockSource+0x15a>
 8004098:	2b30      	cmp	r3, #48	; 0x30
 800409a:	d86b      	bhi.n	8004174 <HAL_TIM_ConfigClockSource+0x16c>
 800409c:	2b20      	cmp	r3, #32
 800409e:	d060      	beq.n	8004162 <HAL_TIM_ConfigClockSource+0x15a>
 80040a0:	2b20      	cmp	r3, #32
 80040a2:	d867      	bhi.n	8004174 <HAL_TIM_ConfigClockSource+0x16c>
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d05c      	beq.n	8004162 <HAL_TIM_ConfigClockSource+0x15a>
 80040a8:	2b10      	cmp	r3, #16
 80040aa:	d05a      	beq.n	8004162 <HAL_TIM_ConfigClockSource+0x15a>
 80040ac:	e062      	b.n	8004174 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040be:	f000 fafd 	bl	80046bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80040d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	68ba      	ldr	r2, [r7, #8]
 80040d8:	609a      	str	r2, [r3, #8]
      break;
 80040da:	e04f      	b.n	800417c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040ec:	f000 fae6 	bl	80046bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	689a      	ldr	r2, [r3, #8]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040fe:	609a      	str	r2, [r3, #8]
      break;
 8004100:	e03c      	b.n	800417c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800410e:	461a      	mov	r2, r3
 8004110:	f000 fa5a 	bl	80045c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2150      	movs	r1, #80	; 0x50
 800411a:	4618      	mov	r0, r3
 800411c:	f000 fab3 	bl	8004686 <TIM_ITRx_SetConfig>
      break;
 8004120:	e02c      	b.n	800417c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800412e:	461a      	mov	r2, r3
 8004130:	f000 fa79 	bl	8004626 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2160      	movs	r1, #96	; 0x60
 800413a:	4618      	mov	r0, r3
 800413c:	f000 faa3 	bl	8004686 <TIM_ITRx_SetConfig>
      break;
 8004140:	e01c      	b.n	800417c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800414e:	461a      	mov	r2, r3
 8004150:	f000 fa3a 	bl	80045c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2140      	movs	r1, #64	; 0x40
 800415a:	4618      	mov	r0, r3
 800415c:	f000 fa93 	bl	8004686 <TIM_ITRx_SetConfig>
      break;
 8004160:	e00c      	b.n	800417c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4619      	mov	r1, r3
 800416c:	4610      	mov	r0, r2
 800416e:	f000 fa8a 	bl	8004686 <TIM_ITRx_SetConfig>
      break;
 8004172:	e003      	b.n	800417c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	73fb      	strb	r3, [r7, #15]
      break;
 8004178:	e000      	b.n	800417c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800417a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800418c:	7bfb      	ldrb	r3, [r7, #15]
}
 800418e:	4618      	mov	r0, r3
 8004190:	3710      	adds	r7, #16
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
	...

08004198 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004198:	b480      	push	{r7}
 800419a:	b085      	sub	sp, #20
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a3a      	ldr	r2, [pc, #232]	; (8004294 <TIM_Base_SetConfig+0xfc>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d00f      	beq.n	80041d0 <TIM_Base_SetConfig+0x38>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041b6:	d00b      	beq.n	80041d0 <TIM_Base_SetConfig+0x38>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a37      	ldr	r2, [pc, #220]	; (8004298 <TIM_Base_SetConfig+0x100>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d007      	beq.n	80041d0 <TIM_Base_SetConfig+0x38>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	4a36      	ldr	r2, [pc, #216]	; (800429c <TIM_Base_SetConfig+0x104>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d003      	beq.n	80041d0 <TIM_Base_SetConfig+0x38>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a35      	ldr	r2, [pc, #212]	; (80042a0 <TIM_Base_SetConfig+0x108>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d108      	bne.n	80041e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	4313      	orrs	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a2b      	ldr	r2, [pc, #172]	; (8004294 <TIM_Base_SetConfig+0xfc>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d01b      	beq.n	8004222 <TIM_Base_SetConfig+0x8a>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041f0:	d017      	beq.n	8004222 <TIM_Base_SetConfig+0x8a>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a28      	ldr	r2, [pc, #160]	; (8004298 <TIM_Base_SetConfig+0x100>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d013      	beq.n	8004222 <TIM_Base_SetConfig+0x8a>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a27      	ldr	r2, [pc, #156]	; (800429c <TIM_Base_SetConfig+0x104>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d00f      	beq.n	8004222 <TIM_Base_SetConfig+0x8a>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a26      	ldr	r2, [pc, #152]	; (80042a0 <TIM_Base_SetConfig+0x108>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d00b      	beq.n	8004222 <TIM_Base_SetConfig+0x8a>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	4a25      	ldr	r2, [pc, #148]	; (80042a4 <TIM_Base_SetConfig+0x10c>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d007      	beq.n	8004222 <TIM_Base_SetConfig+0x8a>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a24      	ldr	r2, [pc, #144]	; (80042a8 <TIM_Base_SetConfig+0x110>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d003      	beq.n	8004222 <TIM_Base_SetConfig+0x8a>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4a23      	ldr	r2, [pc, #140]	; (80042ac <TIM_Base_SetConfig+0x114>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d108      	bne.n	8004234 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004228:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4313      	orrs	r3, r2
 8004232:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	4313      	orrs	r3, r2
 8004240:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	689a      	ldr	r2, [r3, #8]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a0e      	ldr	r2, [pc, #56]	; (8004294 <TIM_Base_SetConfig+0xfc>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d103      	bne.n	8004268 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	691a      	ldr	r2, [r3, #16]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b01      	cmp	r3, #1
 8004278:	d105      	bne.n	8004286 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	f023 0201 	bic.w	r2, r3, #1
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	611a      	str	r2, [r3, #16]
  }
}
 8004286:	bf00      	nop
 8004288:	3714      	adds	r7, #20
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr
 8004292:	bf00      	nop
 8004294:	40010000 	.word	0x40010000
 8004298:	40000400 	.word	0x40000400
 800429c:	40000800 	.word	0x40000800
 80042a0:	40000c00 	.word	0x40000c00
 80042a4:	40014000 	.word	0x40014000
 80042a8:	40014400 	.word	0x40014400
 80042ac:	40014800 	.word	0x40014800

080042b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b087      	sub	sp, #28
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a1b      	ldr	r3, [r3, #32]
 80042be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	f023 0201 	bic.w	r2, r3, #1
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f023 0303 	bic.w	r3, r3, #3
 80042e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68fa      	ldr	r2, [r7, #12]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f023 0302 	bic.w	r3, r3, #2
 80042f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	4313      	orrs	r3, r2
 8004302:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a1c      	ldr	r2, [pc, #112]	; (8004378 <TIM_OC1_SetConfig+0xc8>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d10c      	bne.n	8004326 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	f023 0308 	bic.w	r3, r3, #8
 8004312:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	4313      	orrs	r3, r2
 800431c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	f023 0304 	bic.w	r3, r3, #4
 8004324:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a13      	ldr	r2, [pc, #76]	; (8004378 <TIM_OC1_SetConfig+0xc8>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d111      	bne.n	8004352 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004334:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800433c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	4313      	orrs	r3, r2
 8004346:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	699b      	ldr	r3, [r3, #24]
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	4313      	orrs	r3, r2
 8004350:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685a      	ldr	r2, [r3, #4]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	621a      	str	r2, [r3, #32]
}
 800436c:	bf00      	nop
 800436e:	371c      	adds	r7, #28
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	40010000 	.word	0x40010000

0800437c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800437c:	b480      	push	{r7}
 800437e:	b087      	sub	sp, #28
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a1b      	ldr	r3, [r3, #32]
 8004390:	f023 0210 	bic.w	r2, r3, #16
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	021b      	lsls	r3, r3, #8
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	4313      	orrs	r3, r2
 80043be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	f023 0320 	bic.w	r3, r3, #32
 80043c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	011b      	lsls	r3, r3, #4
 80043ce:	697a      	ldr	r2, [r7, #20]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a1e      	ldr	r2, [pc, #120]	; (8004450 <TIM_OC2_SetConfig+0xd4>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d10d      	bne.n	80043f8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	697a      	ldr	r2, [r7, #20]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a15      	ldr	r2, [pc, #84]	; (8004450 <TIM_OC2_SetConfig+0xd4>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d113      	bne.n	8004428 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004406:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800440e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	695b      	ldr	r3, [r3, #20]
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	4313      	orrs	r3, r2
 800441a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	4313      	orrs	r3, r2
 8004426:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	697a      	ldr	r2, [r7, #20]
 8004440:	621a      	str	r2, [r3, #32]
}
 8004442:	bf00      	nop
 8004444:	371c      	adds	r7, #28
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40010000 	.word	0x40010000

08004454 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004454:	b480      	push	{r7}
 8004456:	b087      	sub	sp, #28
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a1b      	ldr	r3, [r3, #32]
 8004468:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	69db      	ldr	r3, [r3, #28]
 800447a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004482:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f023 0303 	bic.w	r3, r3, #3
 800448a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68fa      	ldr	r2, [r7, #12]
 8004492:	4313      	orrs	r3, r2
 8004494:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800449c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	021b      	lsls	r3, r3, #8
 80044a4:	697a      	ldr	r2, [r7, #20]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a1d      	ldr	r2, [pc, #116]	; (8004524 <TIM_OC3_SetConfig+0xd0>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d10d      	bne.n	80044ce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	021b      	lsls	r3, r3, #8
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a14      	ldr	r2, [pc, #80]	; (8004524 <TIM_OC3_SetConfig+0xd0>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d113      	bne.n	80044fe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80044dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	011b      	lsls	r3, r3, #4
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	011b      	lsls	r3, r3, #4
 80044f8:	693a      	ldr	r2, [r7, #16]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	685a      	ldr	r2, [r3, #4]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	697a      	ldr	r2, [r7, #20]
 8004516:	621a      	str	r2, [r3, #32]
}
 8004518:	bf00      	nop
 800451a:	371c      	adds	r7, #28
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	40010000 	.word	0x40010000

08004528 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004528:	b480      	push	{r7}
 800452a:	b087      	sub	sp, #28
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6a1b      	ldr	r3, [r3, #32]
 800453c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	69db      	ldr	r3, [r3, #28]
 800454e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800455e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	021b      	lsls	r3, r3, #8
 8004566:	68fa      	ldr	r2, [r7, #12]
 8004568:	4313      	orrs	r3, r2
 800456a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004572:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	031b      	lsls	r3, r3, #12
 800457a:	693a      	ldr	r2, [r7, #16]
 800457c:	4313      	orrs	r3, r2
 800457e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4a10      	ldr	r2, [pc, #64]	; (80045c4 <TIM_OC4_SetConfig+0x9c>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d109      	bne.n	800459c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800458e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	695b      	ldr	r3, [r3, #20]
 8004594:	019b      	lsls	r3, r3, #6
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	4313      	orrs	r3, r2
 800459a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	68fa      	ldr	r2, [r7, #12]
 80045a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685a      	ldr	r2, [r3, #4]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	621a      	str	r2, [r3, #32]
}
 80045b6:	bf00      	nop
 80045b8:	371c      	adds	r7, #28
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	40010000 	.word	0x40010000

080045c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b087      	sub	sp, #28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	f023 0201 	bic.w	r2, r3, #1
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	011b      	lsls	r3, r3, #4
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f023 030a 	bic.w	r3, r3, #10
 8004604:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004606:	697a      	ldr	r2, [r7, #20]
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	4313      	orrs	r3, r2
 800460c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	693a      	ldr	r2, [r7, #16]
 8004612:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	697a      	ldr	r2, [r7, #20]
 8004618:	621a      	str	r2, [r3, #32]
}
 800461a:	bf00      	nop
 800461c:	371c      	adds	r7, #28
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr

08004626 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004626:	b480      	push	{r7}
 8004628:	b087      	sub	sp, #28
 800462a:	af00      	add	r7, sp, #0
 800462c:	60f8      	str	r0, [r7, #12]
 800462e:	60b9      	str	r1, [r7, #8]
 8004630:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6a1b      	ldr	r3, [r3, #32]
 8004636:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6a1b      	ldr	r3, [r3, #32]
 800463c:	f023 0210 	bic.w	r2, r3, #16
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004650:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	031b      	lsls	r3, r3, #12
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	4313      	orrs	r3, r2
 800465a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004662:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	011b      	lsls	r3, r3, #4
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	4313      	orrs	r3, r2
 800466c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	621a      	str	r2, [r3, #32]
}
 800467a:	bf00      	nop
 800467c:	371c      	adds	r7, #28
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr

08004686 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004686:	b480      	push	{r7}
 8004688:	b085      	sub	sp, #20
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
 800468e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800469c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800469e:	683a      	ldr	r2, [r7, #0]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	f043 0307 	orr.w	r3, r3, #7
 80046a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68fa      	ldr	r2, [r7, #12]
 80046ae:	609a      	str	r2, [r3, #8]
}
 80046b0:	bf00      	nop
 80046b2:	3714      	adds	r7, #20
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046bc:	b480      	push	{r7}
 80046be:	b087      	sub	sp, #28
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
 80046c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	021a      	lsls	r2, r3, #8
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	431a      	orrs	r2, r3
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	697a      	ldr	r2, [r7, #20]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	697a      	ldr	r2, [r7, #20]
 80046ee:	609a      	str	r2, [r3, #8]
}
 80046f0:	bf00      	nop
 80046f2:	371c      	adds	r7, #28
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b087      	sub	sp, #28
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	f003 031f 	and.w	r3, r3, #31
 800470e:	2201      	movs	r2, #1
 8004710:	fa02 f303 	lsl.w	r3, r2, r3
 8004714:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6a1a      	ldr	r2, [r3, #32]
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	43db      	mvns	r3, r3
 800471e:	401a      	ands	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6a1a      	ldr	r2, [r3, #32]
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	f003 031f 	and.w	r3, r3, #31
 800472e:	6879      	ldr	r1, [r7, #4]
 8004730:	fa01 f303 	lsl.w	r3, r1, r3
 8004734:	431a      	orrs	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	621a      	str	r2, [r3, #32]
}
 800473a:	bf00      	nop
 800473c:	371c      	adds	r7, #28
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
	...

08004748 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004758:	2b01      	cmp	r3, #1
 800475a:	d101      	bne.n	8004760 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800475c:	2302      	movs	r3, #2
 800475e:	e050      	b.n	8004802 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2202      	movs	r2, #2
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004786:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68fa      	ldr	r2, [r7, #12]
 800478e:	4313      	orrs	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68fa      	ldr	r2, [r7, #12]
 8004798:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a1c      	ldr	r2, [pc, #112]	; (8004810 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d018      	beq.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ac:	d013      	beq.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a18      	ldr	r2, [pc, #96]	; (8004814 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d00e      	beq.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a16      	ldr	r2, [pc, #88]	; (8004818 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d009      	beq.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a15      	ldr	r2, [pc, #84]	; (800481c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d004      	beq.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a13      	ldr	r2, [pc, #76]	; (8004820 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d10c      	bne.n	80047f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	68ba      	ldr	r2, [r7, #8]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3714      	adds	r7, #20
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	40010000 	.word	0x40010000
 8004814:	40000400 	.word	0x40000400
 8004818:	40000800 	.word	0x40000800
 800481c:	40000c00 	.word	0x40000c00
 8004820:	40014000 	.word	0x40014000

08004824 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e042      	b.n	80048bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f7fd ff5c 	bl	8002708 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2224      	movs	r2, #36	; 0x24
 8004854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004866:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 f973 	bl	8004b54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	691a      	ldr	r2, [r3, #16]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800487c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	695a      	ldr	r2, [r3, #20]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800488c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68da      	ldr	r2, [r3, #12]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800489c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2220      	movs	r2, #32
 80048a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2220      	movs	r2, #32
 80048b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3708      	adds	r7, #8
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b08a      	sub	sp, #40	; 0x28
 80048c8:	af02      	add	r7, sp, #8
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	603b      	str	r3, [r7, #0]
 80048d0:	4613      	mov	r3, r2
 80048d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80048d4:	2300      	movs	r3, #0
 80048d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	2b20      	cmp	r3, #32
 80048e2:	d175      	bne.n	80049d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d002      	beq.n	80048f0 <HAL_UART_Transmit+0x2c>
 80048ea:	88fb      	ldrh	r3, [r7, #6]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d101      	bne.n	80048f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e06e      	b.n	80049d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2200      	movs	r2, #0
 80048f8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2221      	movs	r2, #33	; 0x21
 80048fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004902:	f7fe f8e7 	bl	8002ad4 <HAL_GetTick>
 8004906:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	88fa      	ldrh	r2, [r7, #6]
 800490c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	88fa      	ldrh	r2, [r7, #6]
 8004912:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800491c:	d108      	bne.n	8004930 <HAL_UART_Transmit+0x6c>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d104      	bne.n	8004930 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004926:	2300      	movs	r3, #0
 8004928:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	61bb      	str	r3, [r7, #24]
 800492e:	e003      	b.n	8004938 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004934:	2300      	movs	r3, #0
 8004936:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004938:	e02e      	b.n	8004998 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	9300      	str	r3, [sp, #0]
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	2200      	movs	r2, #0
 8004942:	2180      	movs	r1, #128	; 0x80
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f000 f848 	bl	80049da <UART_WaitOnFlagUntilTimeout>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d005      	beq.n	800495c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2220      	movs	r2, #32
 8004954:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004958:	2303      	movs	r3, #3
 800495a:	e03a      	b.n	80049d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10b      	bne.n	800497a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	881b      	ldrh	r3, [r3, #0]
 8004966:	461a      	mov	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004970:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	3302      	adds	r3, #2
 8004976:	61bb      	str	r3, [r7, #24]
 8004978:	e007      	b.n	800498a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	781a      	ldrb	r2, [r3, #0]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	3301      	adds	r3, #1
 8004988:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800498e:	b29b      	uxth	r3, r3
 8004990:	3b01      	subs	r3, #1
 8004992:	b29a      	uxth	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800499c:	b29b      	uxth	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1cb      	bne.n	800493a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	2200      	movs	r2, #0
 80049aa:	2140      	movs	r1, #64	; 0x40
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f000 f814 	bl	80049da <UART_WaitOnFlagUntilTimeout>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d005      	beq.n	80049c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2220      	movs	r2, #32
 80049bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e006      	b.n	80049d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80049cc:	2300      	movs	r3, #0
 80049ce:	e000      	b.n	80049d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80049d0:	2302      	movs	r3, #2
  }
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3720      	adds	r7, #32
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80049da:	b580      	push	{r7, lr}
 80049dc:	b086      	sub	sp, #24
 80049de:	af00      	add	r7, sp, #0
 80049e0:	60f8      	str	r0, [r7, #12]
 80049e2:	60b9      	str	r1, [r7, #8]
 80049e4:	603b      	str	r3, [r7, #0]
 80049e6:	4613      	mov	r3, r2
 80049e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049ea:	e03b      	b.n	8004a64 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ec:	6a3b      	ldr	r3, [r7, #32]
 80049ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f2:	d037      	beq.n	8004a64 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049f4:	f7fe f86e 	bl	8002ad4 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	6a3a      	ldr	r2, [r7, #32]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d302      	bcc.n	8004a0a <UART_WaitOnFlagUntilTimeout+0x30>
 8004a04:	6a3b      	ldr	r3, [r7, #32]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e03a      	b.n	8004a84 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	f003 0304 	and.w	r3, r3, #4
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d023      	beq.n	8004a64 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	2b80      	cmp	r3, #128	; 0x80
 8004a20:	d020      	beq.n	8004a64 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	2b40      	cmp	r3, #64	; 0x40
 8004a26:	d01d      	beq.n	8004a64 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0308 	and.w	r3, r3, #8
 8004a32:	2b08      	cmp	r3, #8
 8004a34:	d116      	bne.n	8004a64 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004a36:	2300      	movs	r3, #0
 8004a38:	617b      	str	r3, [r7, #20]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	617b      	str	r3, [r7, #20]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	617b      	str	r3, [r7, #20]
 8004a4a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a4c:	68f8      	ldr	r0, [r7, #12]
 8004a4e:	f000 f81d 	bl	8004a8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2208      	movs	r2, #8
 8004a56:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e00f      	b.n	8004a84 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	68ba      	ldr	r2, [r7, #8]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	bf0c      	ite	eq
 8004a74:	2301      	moveq	r3, #1
 8004a76:	2300      	movne	r3, #0
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	79fb      	ldrb	r3, [r7, #7]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d0b4      	beq.n	80049ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3718      	adds	r7, #24
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b095      	sub	sp, #84	; 0x54
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	330c      	adds	r3, #12
 8004a9a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a9e:	e853 3f00 	ldrex	r3, [r3]
 8004aa2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aa6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004aaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	330c      	adds	r3, #12
 8004ab2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ab4:	643a      	str	r2, [r7, #64]	; 0x40
 8004ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004aba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004abc:	e841 2300 	strex	r3, r2, [r1]
 8004ac0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1e5      	bne.n	8004a94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	3314      	adds	r3, #20
 8004ace:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad0:	6a3b      	ldr	r3, [r7, #32]
 8004ad2:	e853 3f00 	ldrex	r3, [r3]
 8004ad6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	f023 0301 	bic.w	r3, r3, #1
 8004ade:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	3314      	adds	r3, #20
 8004ae6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ae8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004aea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004aee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004af0:	e841 2300 	strex	r3, r2, [r1]
 8004af4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1e5      	bne.n	8004ac8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d119      	bne.n	8004b38 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	330c      	adds	r3, #12
 8004b0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	e853 3f00 	ldrex	r3, [r3]
 8004b12:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	f023 0310 	bic.w	r3, r3, #16
 8004b1a:	647b      	str	r3, [r7, #68]	; 0x44
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	330c      	adds	r3, #12
 8004b22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b24:	61ba      	str	r2, [r7, #24]
 8004b26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b28:	6979      	ldr	r1, [r7, #20]
 8004b2a:	69ba      	ldr	r2, [r7, #24]
 8004b2c:	e841 2300 	strex	r3, r2, [r1]
 8004b30:	613b      	str	r3, [r7, #16]
   return(result);
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1e5      	bne.n	8004b04 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004b46:	bf00      	nop
 8004b48:	3754      	adds	r7, #84	; 0x54
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
	...

08004b54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b58:	b0c0      	sub	sp, #256	; 0x100
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	691b      	ldr	r3, [r3, #16]
 8004b68:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b70:	68d9      	ldr	r1, [r3, #12]
 8004b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	ea40 0301 	orr.w	r3, r0, r1
 8004b7c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004b7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b82:	689a      	ldr	r2, [r3, #8]
 8004b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b90:	695b      	ldr	r3, [r3, #20]
 8004b92:	431a      	orrs	r2, r3
 8004b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b98:	69db      	ldr	r3, [r3, #28]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004bac:	f021 010c 	bic.w	r1, r1, #12
 8004bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004bba:	430b      	orrs	r3, r1
 8004bbc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bce:	6999      	ldr	r1, [r3, #24]
 8004bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	ea40 0301 	orr.w	r3, r0, r1
 8004bda:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	4b8f      	ldr	r3, [pc, #572]	; (8004e20 <UART_SetConfig+0x2cc>)
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d005      	beq.n	8004bf4 <UART_SetConfig+0xa0>
 8004be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	4b8d      	ldr	r3, [pc, #564]	; (8004e24 <UART_SetConfig+0x2d0>)
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d104      	bne.n	8004bfe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004bf4:	f7fe fea6 	bl	8003944 <HAL_RCC_GetPCLK2Freq>
 8004bf8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004bfc:	e003      	b.n	8004c06 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004bfe:	f7fe fe8d 	bl	800391c <HAL_RCC_GetPCLK1Freq>
 8004c02:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c0a:	69db      	ldr	r3, [r3, #28]
 8004c0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c10:	f040 810c 	bne.w	8004e2c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004c1e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004c22:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004c26:	4622      	mov	r2, r4
 8004c28:	462b      	mov	r3, r5
 8004c2a:	1891      	adds	r1, r2, r2
 8004c2c:	65b9      	str	r1, [r7, #88]	; 0x58
 8004c2e:	415b      	adcs	r3, r3
 8004c30:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c32:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004c36:	4621      	mov	r1, r4
 8004c38:	eb12 0801 	adds.w	r8, r2, r1
 8004c3c:	4629      	mov	r1, r5
 8004c3e:	eb43 0901 	adc.w	r9, r3, r1
 8004c42:	f04f 0200 	mov.w	r2, #0
 8004c46:	f04f 0300 	mov.w	r3, #0
 8004c4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c56:	4690      	mov	r8, r2
 8004c58:	4699      	mov	r9, r3
 8004c5a:	4623      	mov	r3, r4
 8004c5c:	eb18 0303 	adds.w	r3, r8, r3
 8004c60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004c64:	462b      	mov	r3, r5
 8004c66:	eb49 0303 	adc.w	r3, r9, r3
 8004c6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004c7a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004c7e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004c82:	460b      	mov	r3, r1
 8004c84:	18db      	adds	r3, r3, r3
 8004c86:	653b      	str	r3, [r7, #80]	; 0x50
 8004c88:	4613      	mov	r3, r2
 8004c8a:	eb42 0303 	adc.w	r3, r2, r3
 8004c8e:	657b      	str	r3, [r7, #84]	; 0x54
 8004c90:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004c94:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004c98:	f7fb ffae 	bl	8000bf8 <__aeabi_uldivmod>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	4b61      	ldr	r3, [pc, #388]	; (8004e28 <UART_SetConfig+0x2d4>)
 8004ca2:	fba3 2302 	umull	r2, r3, r3, r2
 8004ca6:	095b      	lsrs	r3, r3, #5
 8004ca8:	011c      	lsls	r4, r3, #4
 8004caa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004cb4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004cb8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004cbc:	4642      	mov	r2, r8
 8004cbe:	464b      	mov	r3, r9
 8004cc0:	1891      	adds	r1, r2, r2
 8004cc2:	64b9      	str	r1, [r7, #72]	; 0x48
 8004cc4:	415b      	adcs	r3, r3
 8004cc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cc8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004ccc:	4641      	mov	r1, r8
 8004cce:	eb12 0a01 	adds.w	sl, r2, r1
 8004cd2:	4649      	mov	r1, r9
 8004cd4:	eb43 0b01 	adc.w	fp, r3, r1
 8004cd8:	f04f 0200 	mov.w	r2, #0
 8004cdc:	f04f 0300 	mov.w	r3, #0
 8004ce0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004ce4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ce8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004cec:	4692      	mov	sl, r2
 8004cee:	469b      	mov	fp, r3
 8004cf0:	4643      	mov	r3, r8
 8004cf2:	eb1a 0303 	adds.w	r3, sl, r3
 8004cf6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004cfa:	464b      	mov	r3, r9
 8004cfc:	eb4b 0303 	adc.w	r3, fp, r3
 8004d00:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004d10:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004d14:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004d18:	460b      	mov	r3, r1
 8004d1a:	18db      	adds	r3, r3, r3
 8004d1c:	643b      	str	r3, [r7, #64]	; 0x40
 8004d1e:	4613      	mov	r3, r2
 8004d20:	eb42 0303 	adc.w	r3, r2, r3
 8004d24:	647b      	str	r3, [r7, #68]	; 0x44
 8004d26:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004d2a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004d2e:	f7fb ff63 	bl	8000bf8 <__aeabi_uldivmod>
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4611      	mov	r1, r2
 8004d38:	4b3b      	ldr	r3, [pc, #236]	; (8004e28 <UART_SetConfig+0x2d4>)
 8004d3a:	fba3 2301 	umull	r2, r3, r3, r1
 8004d3e:	095b      	lsrs	r3, r3, #5
 8004d40:	2264      	movs	r2, #100	; 0x64
 8004d42:	fb02 f303 	mul.w	r3, r2, r3
 8004d46:	1acb      	subs	r3, r1, r3
 8004d48:	00db      	lsls	r3, r3, #3
 8004d4a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004d4e:	4b36      	ldr	r3, [pc, #216]	; (8004e28 <UART_SetConfig+0x2d4>)
 8004d50:	fba3 2302 	umull	r2, r3, r3, r2
 8004d54:	095b      	lsrs	r3, r3, #5
 8004d56:	005b      	lsls	r3, r3, #1
 8004d58:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004d5c:	441c      	add	r4, r3
 8004d5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d62:	2200      	movs	r2, #0
 8004d64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004d68:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004d6c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004d70:	4642      	mov	r2, r8
 8004d72:	464b      	mov	r3, r9
 8004d74:	1891      	adds	r1, r2, r2
 8004d76:	63b9      	str	r1, [r7, #56]	; 0x38
 8004d78:	415b      	adcs	r3, r3
 8004d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d7c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004d80:	4641      	mov	r1, r8
 8004d82:	1851      	adds	r1, r2, r1
 8004d84:	6339      	str	r1, [r7, #48]	; 0x30
 8004d86:	4649      	mov	r1, r9
 8004d88:	414b      	adcs	r3, r1
 8004d8a:	637b      	str	r3, [r7, #52]	; 0x34
 8004d8c:	f04f 0200 	mov.w	r2, #0
 8004d90:	f04f 0300 	mov.w	r3, #0
 8004d94:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004d98:	4659      	mov	r1, fp
 8004d9a:	00cb      	lsls	r3, r1, #3
 8004d9c:	4651      	mov	r1, sl
 8004d9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004da2:	4651      	mov	r1, sl
 8004da4:	00ca      	lsls	r2, r1, #3
 8004da6:	4610      	mov	r0, r2
 8004da8:	4619      	mov	r1, r3
 8004daa:	4603      	mov	r3, r0
 8004dac:	4642      	mov	r2, r8
 8004dae:	189b      	adds	r3, r3, r2
 8004db0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004db4:	464b      	mov	r3, r9
 8004db6:	460a      	mov	r2, r1
 8004db8:	eb42 0303 	adc.w	r3, r2, r3
 8004dbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004dcc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004dd0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	18db      	adds	r3, r3, r3
 8004dd8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004dda:	4613      	mov	r3, r2
 8004ddc:	eb42 0303 	adc.w	r3, r2, r3
 8004de0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004de2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004de6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004dea:	f7fb ff05 	bl	8000bf8 <__aeabi_uldivmod>
 8004dee:	4602      	mov	r2, r0
 8004df0:	460b      	mov	r3, r1
 8004df2:	4b0d      	ldr	r3, [pc, #52]	; (8004e28 <UART_SetConfig+0x2d4>)
 8004df4:	fba3 1302 	umull	r1, r3, r3, r2
 8004df8:	095b      	lsrs	r3, r3, #5
 8004dfa:	2164      	movs	r1, #100	; 0x64
 8004dfc:	fb01 f303 	mul.w	r3, r1, r3
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	00db      	lsls	r3, r3, #3
 8004e04:	3332      	adds	r3, #50	; 0x32
 8004e06:	4a08      	ldr	r2, [pc, #32]	; (8004e28 <UART_SetConfig+0x2d4>)
 8004e08:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0c:	095b      	lsrs	r3, r3, #5
 8004e0e:	f003 0207 	and.w	r2, r3, #7
 8004e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4422      	add	r2, r4
 8004e1a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e1c:	e106      	b.n	800502c <UART_SetConfig+0x4d8>
 8004e1e:	bf00      	nop
 8004e20:	40011000 	.word	0x40011000
 8004e24:	40011400 	.word	0x40011400
 8004e28:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e30:	2200      	movs	r2, #0
 8004e32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004e36:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004e3a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004e3e:	4642      	mov	r2, r8
 8004e40:	464b      	mov	r3, r9
 8004e42:	1891      	adds	r1, r2, r2
 8004e44:	6239      	str	r1, [r7, #32]
 8004e46:	415b      	adcs	r3, r3
 8004e48:	627b      	str	r3, [r7, #36]	; 0x24
 8004e4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e4e:	4641      	mov	r1, r8
 8004e50:	1854      	adds	r4, r2, r1
 8004e52:	4649      	mov	r1, r9
 8004e54:	eb43 0501 	adc.w	r5, r3, r1
 8004e58:	f04f 0200 	mov.w	r2, #0
 8004e5c:	f04f 0300 	mov.w	r3, #0
 8004e60:	00eb      	lsls	r3, r5, #3
 8004e62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e66:	00e2      	lsls	r2, r4, #3
 8004e68:	4614      	mov	r4, r2
 8004e6a:	461d      	mov	r5, r3
 8004e6c:	4643      	mov	r3, r8
 8004e6e:	18e3      	adds	r3, r4, r3
 8004e70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004e74:	464b      	mov	r3, r9
 8004e76:	eb45 0303 	adc.w	r3, r5, r3
 8004e7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004e8a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004e8e:	f04f 0200 	mov.w	r2, #0
 8004e92:	f04f 0300 	mov.w	r3, #0
 8004e96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004e9a:	4629      	mov	r1, r5
 8004e9c:	008b      	lsls	r3, r1, #2
 8004e9e:	4621      	mov	r1, r4
 8004ea0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ea4:	4621      	mov	r1, r4
 8004ea6:	008a      	lsls	r2, r1, #2
 8004ea8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004eac:	f7fb fea4 	bl	8000bf8 <__aeabi_uldivmod>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	4b60      	ldr	r3, [pc, #384]	; (8005038 <UART_SetConfig+0x4e4>)
 8004eb6:	fba3 2302 	umull	r2, r3, r3, r2
 8004eba:	095b      	lsrs	r3, r3, #5
 8004ebc:	011c      	lsls	r4, r3, #4
 8004ebe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004ec8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004ecc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004ed0:	4642      	mov	r2, r8
 8004ed2:	464b      	mov	r3, r9
 8004ed4:	1891      	adds	r1, r2, r2
 8004ed6:	61b9      	str	r1, [r7, #24]
 8004ed8:	415b      	adcs	r3, r3
 8004eda:	61fb      	str	r3, [r7, #28]
 8004edc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ee0:	4641      	mov	r1, r8
 8004ee2:	1851      	adds	r1, r2, r1
 8004ee4:	6139      	str	r1, [r7, #16]
 8004ee6:	4649      	mov	r1, r9
 8004ee8:	414b      	adcs	r3, r1
 8004eea:	617b      	str	r3, [r7, #20]
 8004eec:	f04f 0200 	mov.w	r2, #0
 8004ef0:	f04f 0300 	mov.w	r3, #0
 8004ef4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ef8:	4659      	mov	r1, fp
 8004efa:	00cb      	lsls	r3, r1, #3
 8004efc:	4651      	mov	r1, sl
 8004efe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f02:	4651      	mov	r1, sl
 8004f04:	00ca      	lsls	r2, r1, #3
 8004f06:	4610      	mov	r0, r2
 8004f08:	4619      	mov	r1, r3
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	4642      	mov	r2, r8
 8004f0e:	189b      	adds	r3, r3, r2
 8004f10:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004f14:	464b      	mov	r3, r9
 8004f16:	460a      	mov	r2, r1
 8004f18:	eb42 0303 	adc.w	r3, r2, r3
 8004f1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	67bb      	str	r3, [r7, #120]	; 0x78
 8004f2a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004f2c:	f04f 0200 	mov.w	r2, #0
 8004f30:	f04f 0300 	mov.w	r3, #0
 8004f34:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004f38:	4649      	mov	r1, r9
 8004f3a:	008b      	lsls	r3, r1, #2
 8004f3c:	4641      	mov	r1, r8
 8004f3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f42:	4641      	mov	r1, r8
 8004f44:	008a      	lsls	r2, r1, #2
 8004f46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004f4a:	f7fb fe55 	bl	8000bf8 <__aeabi_uldivmod>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	460b      	mov	r3, r1
 8004f52:	4611      	mov	r1, r2
 8004f54:	4b38      	ldr	r3, [pc, #224]	; (8005038 <UART_SetConfig+0x4e4>)
 8004f56:	fba3 2301 	umull	r2, r3, r3, r1
 8004f5a:	095b      	lsrs	r3, r3, #5
 8004f5c:	2264      	movs	r2, #100	; 0x64
 8004f5e:	fb02 f303 	mul.w	r3, r2, r3
 8004f62:	1acb      	subs	r3, r1, r3
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	3332      	adds	r3, #50	; 0x32
 8004f68:	4a33      	ldr	r2, [pc, #204]	; (8005038 <UART_SetConfig+0x4e4>)
 8004f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f6e:	095b      	lsrs	r3, r3, #5
 8004f70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f74:	441c      	add	r4, r3
 8004f76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	673b      	str	r3, [r7, #112]	; 0x70
 8004f7e:	677a      	str	r2, [r7, #116]	; 0x74
 8004f80:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004f84:	4642      	mov	r2, r8
 8004f86:	464b      	mov	r3, r9
 8004f88:	1891      	adds	r1, r2, r2
 8004f8a:	60b9      	str	r1, [r7, #8]
 8004f8c:	415b      	adcs	r3, r3
 8004f8e:	60fb      	str	r3, [r7, #12]
 8004f90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f94:	4641      	mov	r1, r8
 8004f96:	1851      	adds	r1, r2, r1
 8004f98:	6039      	str	r1, [r7, #0]
 8004f9a:	4649      	mov	r1, r9
 8004f9c:	414b      	adcs	r3, r1
 8004f9e:	607b      	str	r3, [r7, #4]
 8004fa0:	f04f 0200 	mov.w	r2, #0
 8004fa4:	f04f 0300 	mov.w	r3, #0
 8004fa8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004fac:	4659      	mov	r1, fp
 8004fae:	00cb      	lsls	r3, r1, #3
 8004fb0:	4651      	mov	r1, sl
 8004fb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fb6:	4651      	mov	r1, sl
 8004fb8:	00ca      	lsls	r2, r1, #3
 8004fba:	4610      	mov	r0, r2
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	4642      	mov	r2, r8
 8004fc2:	189b      	adds	r3, r3, r2
 8004fc4:	66bb      	str	r3, [r7, #104]	; 0x68
 8004fc6:	464b      	mov	r3, r9
 8004fc8:	460a      	mov	r2, r1
 8004fca:	eb42 0303 	adc.w	r3, r2, r3
 8004fce:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	663b      	str	r3, [r7, #96]	; 0x60
 8004fda:	667a      	str	r2, [r7, #100]	; 0x64
 8004fdc:	f04f 0200 	mov.w	r2, #0
 8004fe0:	f04f 0300 	mov.w	r3, #0
 8004fe4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004fe8:	4649      	mov	r1, r9
 8004fea:	008b      	lsls	r3, r1, #2
 8004fec:	4641      	mov	r1, r8
 8004fee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ff2:	4641      	mov	r1, r8
 8004ff4:	008a      	lsls	r2, r1, #2
 8004ff6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004ffa:	f7fb fdfd 	bl	8000bf8 <__aeabi_uldivmod>
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	4b0d      	ldr	r3, [pc, #52]	; (8005038 <UART_SetConfig+0x4e4>)
 8005004:	fba3 1302 	umull	r1, r3, r3, r2
 8005008:	095b      	lsrs	r3, r3, #5
 800500a:	2164      	movs	r1, #100	; 0x64
 800500c:	fb01 f303 	mul.w	r3, r1, r3
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	011b      	lsls	r3, r3, #4
 8005014:	3332      	adds	r3, #50	; 0x32
 8005016:	4a08      	ldr	r2, [pc, #32]	; (8005038 <UART_SetConfig+0x4e4>)
 8005018:	fba2 2303 	umull	r2, r3, r2, r3
 800501c:	095b      	lsrs	r3, r3, #5
 800501e:	f003 020f 	and.w	r2, r3, #15
 8005022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4422      	add	r2, r4
 800502a:	609a      	str	r2, [r3, #8]
}
 800502c:	bf00      	nop
 800502e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005032:	46bd      	mov	sp, r7
 8005034:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005038:	51eb851f 	.word	0x51eb851f

0800503c <__cvt>:
 800503c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005040:	ec55 4b10 	vmov	r4, r5, d0
 8005044:	2d00      	cmp	r5, #0
 8005046:	460e      	mov	r6, r1
 8005048:	4619      	mov	r1, r3
 800504a:	462b      	mov	r3, r5
 800504c:	bfbb      	ittet	lt
 800504e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005052:	461d      	movlt	r5, r3
 8005054:	2300      	movge	r3, #0
 8005056:	232d      	movlt	r3, #45	; 0x2d
 8005058:	700b      	strb	r3, [r1, #0]
 800505a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800505c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005060:	4691      	mov	r9, r2
 8005062:	f023 0820 	bic.w	r8, r3, #32
 8005066:	bfbc      	itt	lt
 8005068:	4622      	movlt	r2, r4
 800506a:	4614      	movlt	r4, r2
 800506c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005070:	d005      	beq.n	800507e <__cvt+0x42>
 8005072:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005076:	d100      	bne.n	800507a <__cvt+0x3e>
 8005078:	3601      	adds	r6, #1
 800507a:	2102      	movs	r1, #2
 800507c:	e000      	b.n	8005080 <__cvt+0x44>
 800507e:	2103      	movs	r1, #3
 8005080:	ab03      	add	r3, sp, #12
 8005082:	9301      	str	r3, [sp, #4]
 8005084:	ab02      	add	r3, sp, #8
 8005086:	9300      	str	r3, [sp, #0]
 8005088:	ec45 4b10 	vmov	d0, r4, r5
 800508c:	4653      	mov	r3, sl
 800508e:	4632      	mov	r2, r6
 8005090:	f000 fe5a 	bl	8005d48 <_dtoa_r>
 8005094:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005098:	4607      	mov	r7, r0
 800509a:	d102      	bne.n	80050a2 <__cvt+0x66>
 800509c:	f019 0f01 	tst.w	r9, #1
 80050a0:	d022      	beq.n	80050e8 <__cvt+0xac>
 80050a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80050a6:	eb07 0906 	add.w	r9, r7, r6
 80050aa:	d110      	bne.n	80050ce <__cvt+0x92>
 80050ac:	783b      	ldrb	r3, [r7, #0]
 80050ae:	2b30      	cmp	r3, #48	; 0x30
 80050b0:	d10a      	bne.n	80050c8 <__cvt+0x8c>
 80050b2:	2200      	movs	r2, #0
 80050b4:	2300      	movs	r3, #0
 80050b6:	4620      	mov	r0, r4
 80050b8:	4629      	mov	r1, r5
 80050ba:	f7fb fd0d 	bl	8000ad8 <__aeabi_dcmpeq>
 80050be:	b918      	cbnz	r0, 80050c8 <__cvt+0x8c>
 80050c0:	f1c6 0601 	rsb	r6, r6, #1
 80050c4:	f8ca 6000 	str.w	r6, [sl]
 80050c8:	f8da 3000 	ldr.w	r3, [sl]
 80050cc:	4499      	add	r9, r3
 80050ce:	2200      	movs	r2, #0
 80050d0:	2300      	movs	r3, #0
 80050d2:	4620      	mov	r0, r4
 80050d4:	4629      	mov	r1, r5
 80050d6:	f7fb fcff 	bl	8000ad8 <__aeabi_dcmpeq>
 80050da:	b108      	cbz	r0, 80050e0 <__cvt+0xa4>
 80050dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80050e0:	2230      	movs	r2, #48	; 0x30
 80050e2:	9b03      	ldr	r3, [sp, #12]
 80050e4:	454b      	cmp	r3, r9
 80050e6:	d307      	bcc.n	80050f8 <__cvt+0xbc>
 80050e8:	9b03      	ldr	r3, [sp, #12]
 80050ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80050ec:	1bdb      	subs	r3, r3, r7
 80050ee:	4638      	mov	r0, r7
 80050f0:	6013      	str	r3, [r2, #0]
 80050f2:	b004      	add	sp, #16
 80050f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050f8:	1c59      	adds	r1, r3, #1
 80050fa:	9103      	str	r1, [sp, #12]
 80050fc:	701a      	strb	r2, [r3, #0]
 80050fe:	e7f0      	b.n	80050e2 <__cvt+0xa6>

08005100 <__exponent>:
 8005100:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005102:	4603      	mov	r3, r0
 8005104:	2900      	cmp	r1, #0
 8005106:	bfb8      	it	lt
 8005108:	4249      	neglt	r1, r1
 800510a:	f803 2b02 	strb.w	r2, [r3], #2
 800510e:	bfb4      	ite	lt
 8005110:	222d      	movlt	r2, #45	; 0x2d
 8005112:	222b      	movge	r2, #43	; 0x2b
 8005114:	2909      	cmp	r1, #9
 8005116:	7042      	strb	r2, [r0, #1]
 8005118:	dd2a      	ble.n	8005170 <__exponent+0x70>
 800511a:	f10d 0207 	add.w	r2, sp, #7
 800511e:	4617      	mov	r7, r2
 8005120:	260a      	movs	r6, #10
 8005122:	4694      	mov	ip, r2
 8005124:	fb91 f5f6 	sdiv	r5, r1, r6
 8005128:	fb06 1415 	mls	r4, r6, r5, r1
 800512c:	3430      	adds	r4, #48	; 0x30
 800512e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005132:	460c      	mov	r4, r1
 8005134:	2c63      	cmp	r4, #99	; 0x63
 8005136:	f102 32ff 	add.w	r2, r2, #4294967295
 800513a:	4629      	mov	r1, r5
 800513c:	dcf1      	bgt.n	8005122 <__exponent+0x22>
 800513e:	3130      	adds	r1, #48	; 0x30
 8005140:	f1ac 0402 	sub.w	r4, ip, #2
 8005144:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005148:	1c41      	adds	r1, r0, #1
 800514a:	4622      	mov	r2, r4
 800514c:	42ba      	cmp	r2, r7
 800514e:	d30a      	bcc.n	8005166 <__exponent+0x66>
 8005150:	f10d 0209 	add.w	r2, sp, #9
 8005154:	eba2 020c 	sub.w	r2, r2, ip
 8005158:	42bc      	cmp	r4, r7
 800515a:	bf88      	it	hi
 800515c:	2200      	movhi	r2, #0
 800515e:	4413      	add	r3, r2
 8005160:	1a18      	subs	r0, r3, r0
 8005162:	b003      	add	sp, #12
 8005164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005166:	f812 5b01 	ldrb.w	r5, [r2], #1
 800516a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800516e:	e7ed      	b.n	800514c <__exponent+0x4c>
 8005170:	2330      	movs	r3, #48	; 0x30
 8005172:	3130      	adds	r1, #48	; 0x30
 8005174:	7083      	strb	r3, [r0, #2]
 8005176:	70c1      	strb	r1, [r0, #3]
 8005178:	1d03      	adds	r3, r0, #4
 800517a:	e7f1      	b.n	8005160 <__exponent+0x60>

0800517c <_printf_float>:
 800517c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005180:	ed2d 8b02 	vpush	{d8}
 8005184:	b08d      	sub	sp, #52	; 0x34
 8005186:	460c      	mov	r4, r1
 8005188:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800518c:	4616      	mov	r6, r2
 800518e:	461f      	mov	r7, r3
 8005190:	4605      	mov	r5, r0
 8005192:	f000 fcd9 	bl	8005b48 <_localeconv_r>
 8005196:	f8d0 a000 	ldr.w	sl, [r0]
 800519a:	4650      	mov	r0, sl
 800519c:	f7fb f870 	bl	8000280 <strlen>
 80051a0:	2300      	movs	r3, #0
 80051a2:	930a      	str	r3, [sp, #40]	; 0x28
 80051a4:	6823      	ldr	r3, [r4, #0]
 80051a6:	9305      	str	r3, [sp, #20]
 80051a8:	f8d8 3000 	ldr.w	r3, [r8]
 80051ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80051b0:	3307      	adds	r3, #7
 80051b2:	f023 0307 	bic.w	r3, r3, #7
 80051b6:	f103 0208 	add.w	r2, r3, #8
 80051ba:	f8c8 2000 	str.w	r2, [r8]
 80051be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80051c6:	9307      	str	r3, [sp, #28]
 80051c8:	f8cd 8018 	str.w	r8, [sp, #24]
 80051cc:	ee08 0a10 	vmov	s16, r0
 80051d0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80051d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051d8:	4b9e      	ldr	r3, [pc, #632]	; (8005454 <_printf_float+0x2d8>)
 80051da:	f04f 32ff 	mov.w	r2, #4294967295
 80051de:	f7fb fcad 	bl	8000b3c <__aeabi_dcmpun>
 80051e2:	bb88      	cbnz	r0, 8005248 <_printf_float+0xcc>
 80051e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051e8:	4b9a      	ldr	r3, [pc, #616]	; (8005454 <_printf_float+0x2d8>)
 80051ea:	f04f 32ff 	mov.w	r2, #4294967295
 80051ee:	f7fb fc87 	bl	8000b00 <__aeabi_dcmple>
 80051f2:	bb48      	cbnz	r0, 8005248 <_printf_float+0xcc>
 80051f4:	2200      	movs	r2, #0
 80051f6:	2300      	movs	r3, #0
 80051f8:	4640      	mov	r0, r8
 80051fa:	4649      	mov	r1, r9
 80051fc:	f7fb fc76 	bl	8000aec <__aeabi_dcmplt>
 8005200:	b110      	cbz	r0, 8005208 <_printf_float+0x8c>
 8005202:	232d      	movs	r3, #45	; 0x2d
 8005204:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005208:	4a93      	ldr	r2, [pc, #588]	; (8005458 <_printf_float+0x2dc>)
 800520a:	4b94      	ldr	r3, [pc, #592]	; (800545c <_printf_float+0x2e0>)
 800520c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005210:	bf94      	ite	ls
 8005212:	4690      	movls	r8, r2
 8005214:	4698      	movhi	r8, r3
 8005216:	2303      	movs	r3, #3
 8005218:	6123      	str	r3, [r4, #16]
 800521a:	9b05      	ldr	r3, [sp, #20]
 800521c:	f023 0304 	bic.w	r3, r3, #4
 8005220:	6023      	str	r3, [r4, #0]
 8005222:	f04f 0900 	mov.w	r9, #0
 8005226:	9700      	str	r7, [sp, #0]
 8005228:	4633      	mov	r3, r6
 800522a:	aa0b      	add	r2, sp, #44	; 0x2c
 800522c:	4621      	mov	r1, r4
 800522e:	4628      	mov	r0, r5
 8005230:	f000 f9da 	bl	80055e8 <_printf_common>
 8005234:	3001      	adds	r0, #1
 8005236:	f040 8090 	bne.w	800535a <_printf_float+0x1de>
 800523a:	f04f 30ff 	mov.w	r0, #4294967295
 800523e:	b00d      	add	sp, #52	; 0x34
 8005240:	ecbd 8b02 	vpop	{d8}
 8005244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005248:	4642      	mov	r2, r8
 800524a:	464b      	mov	r3, r9
 800524c:	4640      	mov	r0, r8
 800524e:	4649      	mov	r1, r9
 8005250:	f7fb fc74 	bl	8000b3c <__aeabi_dcmpun>
 8005254:	b140      	cbz	r0, 8005268 <_printf_float+0xec>
 8005256:	464b      	mov	r3, r9
 8005258:	2b00      	cmp	r3, #0
 800525a:	bfbc      	itt	lt
 800525c:	232d      	movlt	r3, #45	; 0x2d
 800525e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005262:	4a7f      	ldr	r2, [pc, #508]	; (8005460 <_printf_float+0x2e4>)
 8005264:	4b7f      	ldr	r3, [pc, #508]	; (8005464 <_printf_float+0x2e8>)
 8005266:	e7d1      	b.n	800520c <_printf_float+0x90>
 8005268:	6863      	ldr	r3, [r4, #4]
 800526a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800526e:	9206      	str	r2, [sp, #24]
 8005270:	1c5a      	adds	r2, r3, #1
 8005272:	d13f      	bne.n	80052f4 <_printf_float+0x178>
 8005274:	2306      	movs	r3, #6
 8005276:	6063      	str	r3, [r4, #4]
 8005278:	9b05      	ldr	r3, [sp, #20]
 800527a:	6861      	ldr	r1, [r4, #4]
 800527c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005280:	2300      	movs	r3, #0
 8005282:	9303      	str	r3, [sp, #12]
 8005284:	ab0a      	add	r3, sp, #40	; 0x28
 8005286:	e9cd b301 	strd	fp, r3, [sp, #4]
 800528a:	ab09      	add	r3, sp, #36	; 0x24
 800528c:	ec49 8b10 	vmov	d0, r8, r9
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	6022      	str	r2, [r4, #0]
 8005294:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005298:	4628      	mov	r0, r5
 800529a:	f7ff fecf 	bl	800503c <__cvt>
 800529e:	9b06      	ldr	r3, [sp, #24]
 80052a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80052a2:	2b47      	cmp	r3, #71	; 0x47
 80052a4:	4680      	mov	r8, r0
 80052a6:	d108      	bne.n	80052ba <_printf_float+0x13e>
 80052a8:	1cc8      	adds	r0, r1, #3
 80052aa:	db02      	blt.n	80052b2 <_printf_float+0x136>
 80052ac:	6863      	ldr	r3, [r4, #4]
 80052ae:	4299      	cmp	r1, r3
 80052b0:	dd41      	ble.n	8005336 <_printf_float+0x1ba>
 80052b2:	f1ab 0302 	sub.w	r3, fp, #2
 80052b6:	fa5f fb83 	uxtb.w	fp, r3
 80052ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80052be:	d820      	bhi.n	8005302 <_printf_float+0x186>
 80052c0:	3901      	subs	r1, #1
 80052c2:	465a      	mov	r2, fp
 80052c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80052c8:	9109      	str	r1, [sp, #36]	; 0x24
 80052ca:	f7ff ff19 	bl	8005100 <__exponent>
 80052ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052d0:	1813      	adds	r3, r2, r0
 80052d2:	2a01      	cmp	r2, #1
 80052d4:	4681      	mov	r9, r0
 80052d6:	6123      	str	r3, [r4, #16]
 80052d8:	dc02      	bgt.n	80052e0 <_printf_float+0x164>
 80052da:	6822      	ldr	r2, [r4, #0]
 80052dc:	07d2      	lsls	r2, r2, #31
 80052de:	d501      	bpl.n	80052e4 <_printf_float+0x168>
 80052e0:	3301      	adds	r3, #1
 80052e2:	6123      	str	r3, [r4, #16]
 80052e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d09c      	beq.n	8005226 <_printf_float+0xaa>
 80052ec:	232d      	movs	r3, #45	; 0x2d
 80052ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052f2:	e798      	b.n	8005226 <_printf_float+0xaa>
 80052f4:	9a06      	ldr	r2, [sp, #24]
 80052f6:	2a47      	cmp	r2, #71	; 0x47
 80052f8:	d1be      	bne.n	8005278 <_printf_float+0xfc>
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1bc      	bne.n	8005278 <_printf_float+0xfc>
 80052fe:	2301      	movs	r3, #1
 8005300:	e7b9      	b.n	8005276 <_printf_float+0xfa>
 8005302:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005306:	d118      	bne.n	800533a <_printf_float+0x1be>
 8005308:	2900      	cmp	r1, #0
 800530a:	6863      	ldr	r3, [r4, #4]
 800530c:	dd0b      	ble.n	8005326 <_printf_float+0x1aa>
 800530e:	6121      	str	r1, [r4, #16]
 8005310:	b913      	cbnz	r3, 8005318 <_printf_float+0x19c>
 8005312:	6822      	ldr	r2, [r4, #0]
 8005314:	07d0      	lsls	r0, r2, #31
 8005316:	d502      	bpl.n	800531e <_printf_float+0x1a2>
 8005318:	3301      	adds	r3, #1
 800531a:	440b      	add	r3, r1
 800531c:	6123      	str	r3, [r4, #16]
 800531e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005320:	f04f 0900 	mov.w	r9, #0
 8005324:	e7de      	b.n	80052e4 <_printf_float+0x168>
 8005326:	b913      	cbnz	r3, 800532e <_printf_float+0x1b2>
 8005328:	6822      	ldr	r2, [r4, #0]
 800532a:	07d2      	lsls	r2, r2, #31
 800532c:	d501      	bpl.n	8005332 <_printf_float+0x1b6>
 800532e:	3302      	adds	r3, #2
 8005330:	e7f4      	b.n	800531c <_printf_float+0x1a0>
 8005332:	2301      	movs	r3, #1
 8005334:	e7f2      	b.n	800531c <_printf_float+0x1a0>
 8005336:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800533a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800533c:	4299      	cmp	r1, r3
 800533e:	db05      	blt.n	800534c <_printf_float+0x1d0>
 8005340:	6823      	ldr	r3, [r4, #0]
 8005342:	6121      	str	r1, [r4, #16]
 8005344:	07d8      	lsls	r0, r3, #31
 8005346:	d5ea      	bpl.n	800531e <_printf_float+0x1a2>
 8005348:	1c4b      	adds	r3, r1, #1
 800534a:	e7e7      	b.n	800531c <_printf_float+0x1a0>
 800534c:	2900      	cmp	r1, #0
 800534e:	bfd4      	ite	le
 8005350:	f1c1 0202 	rsble	r2, r1, #2
 8005354:	2201      	movgt	r2, #1
 8005356:	4413      	add	r3, r2
 8005358:	e7e0      	b.n	800531c <_printf_float+0x1a0>
 800535a:	6823      	ldr	r3, [r4, #0]
 800535c:	055a      	lsls	r2, r3, #21
 800535e:	d407      	bmi.n	8005370 <_printf_float+0x1f4>
 8005360:	6923      	ldr	r3, [r4, #16]
 8005362:	4642      	mov	r2, r8
 8005364:	4631      	mov	r1, r6
 8005366:	4628      	mov	r0, r5
 8005368:	47b8      	blx	r7
 800536a:	3001      	adds	r0, #1
 800536c:	d12c      	bne.n	80053c8 <_printf_float+0x24c>
 800536e:	e764      	b.n	800523a <_printf_float+0xbe>
 8005370:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005374:	f240 80e0 	bls.w	8005538 <_printf_float+0x3bc>
 8005378:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800537c:	2200      	movs	r2, #0
 800537e:	2300      	movs	r3, #0
 8005380:	f7fb fbaa 	bl	8000ad8 <__aeabi_dcmpeq>
 8005384:	2800      	cmp	r0, #0
 8005386:	d034      	beq.n	80053f2 <_printf_float+0x276>
 8005388:	4a37      	ldr	r2, [pc, #220]	; (8005468 <_printf_float+0x2ec>)
 800538a:	2301      	movs	r3, #1
 800538c:	4631      	mov	r1, r6
 800538e:	4628      	mov	r0, r5
 8005390:	47b8      	blx	r7
 8005392:	3001      	adds	r0, #1
 8005394:	f43f af51 	beq.w	800523a <_printf_float+0xbe>
 8005398:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800539c:	429a      	cmp	r2, r3
 800539e:	db02      	blt.n	80053a6 <_printf_float+0x22a>
 80053a0:	6823      	ldr	r3, [r4, #0]
 80053a2:	07d8      	lsls	r0, r3, #31
 80053a4:	d510      	bpl.n	80053c8 <_printf_float+0x24c>
 80053a6:	ee18 3a10 	vmov	r3, s16
 80053aa:	4652      	mov	r2, sl
 80053ac:	4631      	mov	r1, r6
 80053ae:	4628      	mov	r0, r5
 80053b0:	47b8      	blx	r7
 80053b2:	3001      	adds	r0, #1
 80053b4:	f43f af41 	beq.w	800523a <_printf_float+0xbe>
 80053b8:	f04f 0800 	mov.w	r8, #0
 80053bc:	f104 091a 	add.w	r9, r4, #26
 80053c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053c2:	3b01      	subs	r3, #1
 80053c4:	4543      	cmp	r3, r8
 80053c6:	dc09      	bgt.n	80053dc <_printf_float+0x260>
 80053c8:	6823      	ldr	r3, [r4, #0]
 80053ca:	079b      	lsls	r3, r3, #30
 80053cc:	f100 8107 	bmi.w	80055de <_printf_float+0x462>
 80053d0:	68e0      	ldr	r0, [r4, #12]
 80053d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053d4:	4298      	cmp	r0, r3
 80053d6:	bfb8      	it	lt
 80053d8:	4618      	movlt	r0, r3
 80053da:	e730      	b.n	800523e <_printf_float+0xc2>
 80053dc:	2301      	movs	r3, #1
 80053de:	464a      	mov	r2, r9
 80053e0:	4631      	mov	r1, r6
 80053e2:	4628      	mov	r0, r5
 80053e4:	47b8      	blx	r7
 80053e6:	3001      	adds	r0, #1
 80053e8:	f43f af27 	beq.w	800523a <_printf_float+0xbe>
 80053ec:	f108 0801 	add.w	r8, r8, #1
 80053f0:	e7e6      	b.n	80053c0 <_printf_float+0x244>
 80053f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	dc39      	bgt.n	800546c <_printf_float+0x2f0>
 80053f8:	4a1b      	ldr	r2, [pc, #108]	; (8005468 <_printf_float+0x2ec>)
 80053fa:	2301      	movs	r3, #1
 80053fc:	4631      	mov	r1, r6
 80053fe:	4628      	mov	r0, r5
 8005400:	47b8      	blx	r7
 8005402:	3001      	adds	r0, #1
 8005404:	f43f af19 	beq.w	800523a <_printf_float+0xbe>
 8005408:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800540c:	4313      	orrs	r3, r2
 800540e:	d102      	bne.n	8005416 <_printf_float+0x29a>
 8005410:	6823      	ldr	r3, [r4, #0]
 8005412:	07d9      	lsls	r1, r3, #31
 8005414:	d5d8      	bpl.n	80053c8 <_printf_float+0x24c>
 8005416:	ee18 3a10 	vmov	r3, s16
 800541a:	4652      	mov	r2, sl
 800541c:	4631      	mov	r1, r6
 800541e:	4628      	mov	r0, r5
 8005420:	47b8      	blx	r7
 8005422:	3001      	adds	r0, #1
 8005424:	f43f af09 	beq.w	800523a <_printf_float+0xbe>
 8005428:	f04f 0900 	mov.w	r9, #0
 800542c:	f104 0a1a 	add.w	sl, r4, #26
 8005430:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005432:	425b      	negs	r3, r3
 8005434:	454b      	cmp	r3, r9
 8005436:	dc01      	bgt.n	800543c <_printf_float+0x2c0>
 8005438:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800543a:	e792      	b.n	8005362 <_printf_float+0x1e6>
 800543c:	2301      	movs	r3, #1
 800543e:	4652      	mov	r2, sl
 8005440:	4631      	mov	r1, r6
 8005442:	4628      	mov	r0, r5
 8005444:	47b8      	blx	r7
 8005446:	3001      	adds	r0, #1
 8005448:	f43f aef7 	beq.w	800523a <_printf_float+0xbe>
 800544c:	f109 0901 	add.w	r9, r9, #1
 8005450:	e7ee      	b.n	8005430 <_printf_float+0x2b4>
 8005452:	bf00      	nop
 8005454:	7fefffff 	.word	0x7fefffff
 8005458:	08008bb0 	.word	0x08008bb0
 800545c:	08008bb4 	.word	0x08008bb4
 8005460:	08008bb8 	.word	0x08008bb8
 8005464:	08008bbc 	.word	0x08008bbc
 8005468:	08008bc0 	.word	0x08008bc0
 800546c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800546e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005470:	429a      	cmp	r2, r3
 8005472:	bfa8      	it	ge
 8005474:	461a      	movge	r2, r3
 8005476:	2a00      	cmp	r2, #0
 8005478:	4691      	mov	r9, r2
 800547a:	dc37      	bgt.n	80054ec <_printf_float+0x370>
 800547c:	f04f 0b00 	mov.w	fp, #0
 8005480:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005484:	f104 021a 	add.w	r2, r4, #26
 8005488:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800548a:	9305      	str	r3, [sp, #20]
 800548c:	eba3 0309 	sub.w	r3, r3, r9
 8005490:	455b      	cmp	r3, fp
 8005492:	dc33      	bgt.n	80054fc <_printf_float+0x380>
 8005494:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005498:	429a      	cmp	r2, r3
 800549a:	db3b      	blt.n	8005514 <_printf_float+0x398>
 800549c:	6823      	ldr	r3, [r4, #0]
 800549e:	07da      	lsls	r2, r3, #31
 80054a0:	d438      	bmi.n	8005514 <_printf_float+0x398>
 80054a2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80054a6:	eba2 0903 	sub.w	r9, r2, r3
 80054aa:	9b05      	ldr	r3, [sp, #20]
 80054ac:	1ad2      	subs	r2, r2, r3
 80054ae:	4591      	cmp	r9, r2
 80054b0:	bfa8      	it	ge
 80054b2:	4691      	movge	r9, r2
 80054b4:	f1b9 0f00 	cmp.w	r9, #0
 80054b8:	dc35      	bgt.n	8005526 <_printf_float+0x3aa>
 80054ba:	f04f 0800 	mov.w	r8, #0
 80054be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054c2:	f104 0a1a 	add.w	sl, r4, #26
 80054c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054ca:	1a9b      	subs	r3, r3, r2
 80054cc:	eba3 0309 	sub.w	r3, r3, r9
 80054d0:	4543      	cmp	r3, r8
 80054d2:	f77f af79 	ble.w	80053c8 <_printf_float+0x24c>
 80054d6:	2301      	movs	r3, #1
 80054d8:	4652      	mov	r2, sl
 80054da:	4631      	mov	r1, r6
 80054dc:	4628      	mov	r0, r5
 80054de:	47b8      	blx	r7
 80054e0:	3001      	adds	r0, #1
 80054e2:	f43f aeaa 	beq.w	800523a <_printf_float+0xbe>
 80054e6:	f108 0801 	add.w	r8, r8, #1
 80054ea:	e7ec      	b.n	80054c6 <_printf_float+0x34a>
 80054ec:	4613      	mov	r3, r2
 80054ee:	4631      	mov	r1, r6
 80054f0:	4642      	mov	r2, r8
 80054f2:	4628      	mov	r0, r5
 80054f4:	47b8      	blx	r7
 80054f6:	3001      	adds	r0, #1
 80054f8:	d1c0      	bne.n	800547c <_printf_float+0x300>
 80054fa:	e69e      	b.n	800523a <_printf_float+0xbe>
 80054fc:	2301      	movs	r3, #1
 80054fe:	4631      	mov	r1, r6
 8005500:	4628      	mov	r0, r5
 8005502:	9205      	str	r2, [sp, #20]
 8005504:	47b8      	blx	r7
 8005506:	3001      	adds	r0, #1
 8005508:	f43f ae97 	beq.w	800523a <_printf_float+0xbe>
 800550c:	9a05      	ldr	r2, [sp, #20]
 800550e:	f10b 0b01 	add.w	fp, fp, #1
 8005512:	e7b9      	b.n	8005488 <_printf_float+0x30c>
 8005514:	ee18 3a10 	vmov	r3, s16
 8005518:	4652      	mov	r2, sl
 800551a:	4631      	mov	r1, r6
 800551c:	4628      	mov	r0, r5
 800551e:	47b8      	blx	r7
 8005520:	3001      	adds	r0, #1
 8005522:	d1be      	bne.n	80054a2 <_printf_float+0x326>
 8005524:	e689      	b.n	800523a <_printf_float+0xbe>
 8005526:	9a05      	ldr	r2, [sp, #20]
 8005528:	464b      	mov	r3, r9
 800552a:	4442      	add	r2, r8
 800552c:	4631      	mov	r1, r6
 800552e:	4628      	mov	r0, r5
 8005530:	47b8      	blx	r7
 8005532:	3001      	adds	r0, #1
 8005534:	d1c1      	bne.n	80054ba <_printf_float+0x33e>
 8005536:	e680      	b.n	800523a <_printf_float+0xbe>
 8005538:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800553a:	2a01      	cmp	r2, #1
 800553c:	dc01      	bgt.n	8005542 <_printf_float+0x3c6>
 800553e:	07db      	lsls	r3, r3, #31
 8005540:	d53a      	bpl.n	80055b8 <_printf_float+0x43c>
 8005542:	2301      	movs	r3, #1
 8005544:	4642      	mov	r2, r8
 8005546:	4631      	mov	r1, r6
 8005548:	4628      	mov	r0, r5
 800554a:	47b8      	blx	r7
 800554c:	3001      	adds	r0, #1
 800554e:	f43f ae74 	beq.w	800523a <_printf_float+0xbe>
 8005552:	ee18 3a10 	vmov	r3, s16
 8005556:	4652      	mov	r2, sl
 8005558:	4631      	mov	r1, r6
 800555a:	4628      	mov	r0, r5
 800555c:	47b8      	blx	r7
 800555e:	3001      	adds	r0, #1
 8005560:	f43f ae6b 	beq.w	800523a <_printf_float+0xbe>
 8005564:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005568:	2200      	movs	r2, #0
 800556a:	2300      	movs	r3, #0
 800556c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005570:	f7fb fab2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005574:	b9d8      	cbnz	r0, 80055ae <_printf_float+0x432>
 8005576:	f10a 33ff 	add.w	r3, sl, #4294967295
 800557a:	f108 0201 	add.w	r2, r8, #1
 800557e:	4631      	mov	r1, r6
 8005580:	4628      	mov	r0, r5
 8005582:	47b8      	blx	r7
 8005584:	3001      	adds	r0, #1
 8005586:	d10e      	bne.n	80055a6 <_printf_float+0x42a>
 8005588:	e657      	b.n	800523a <_printf_float+0xbe>
 800558a:	2301      	movs	r3, #1
 800558c:	4652      	mov	r2, sl
 800558e:	4631      	mov	r1, r6
 8005590:	4628      	mov	r0, r5
 8005592:	47b8      	blx	r7
 8005594:	3001      	adds	r0, #1
 8005596:	f43f ae50 	beq.w	800523a <_printf_float+0xbe>
 800559a:	f108 0801 	add.w	r8, r8, #1
 800559e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055a0:	3b01      	subs	r3, #1
 80055a2:	4543      	cmp	r3, r8
 80055a4:	dcf1      	bgt.n	800558a <_printf_float+0x40e>
 80055a6:	464b      	mov	r3, r9
 80055a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80055ac:	e6da      	b.n	8005364 <_printf_float+0x1e8>
 80055ae:	f04f 0800 	mov.w	r8, #0
 80055b2:	f104 0a1a 	add.w	sl, r4, #26
 80055b6:	e7f2      	b.n	800559e <_printf_float+0x422>
 80055b8:	2301      	movs	r3, #1
 80055ba:	4642      	mov	r2, r8
 80055bc:	e7df      	b.n	800557e <_printf_float+0x402>
 80055be:	2301      	movs	r3, #1
 80055c0:	464a      	mov	r2, r9
 80055c2:	4631      	mov	r1, r6
 80055c4:	4628      	mov	r0, r5
 80055c6:	47b8      	blx	r7
 80055c8:	3001      	adds	r0, #1
 80055ca:	f43f ae36 	beq.w	800523a <_printf_float+0xbe>
 80055ce:	f108 0801 	add.w	r8, r8, #1
 80055d2:	68e3      	ldr	r3, [r4, #12]
 80055d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055d6:	1a5b      	subs	r3, r3, r1
 80055d8:	4543      	cmp	r3, r8
 80055da:	dcf0      	bgt.n	80055be <_printf_float+0x442>
 80055dc:	e6f8      	b.n	80053d0 <_printf_float+0x254>
 80055de:	f04f 0800 	mov.w	r8, #0
 80055e2:	f104 0919 	add.w	r9, r4, #25
 80055e6:	e7f4      	b.n	80055d2 <_printf_float+0x456>

080055e8 <_printf_common>:
 80055e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055ec:	4616      	mov	r6, r2
 80055ee:	4699      	mov	r9, r3
 80055f0:	688a      	ldr	r2, [r1, #8]
 80055f2:	690b      	ldr	r3, [r1, #16]
 80055f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80055f8:	4293      	cmp	r3, r2
 80055fa:	bfb8      	it	lt
 80055fc:	4613      	movlt	r3, r2
 80055fe:	6033      	str	r3, [r6, #0]
 8005600:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005604:	4607      	mov	r7, r0
 8005606:	460c      	mov	r4, r1
 8005608:	b10a      	cbz	r2, 800560e <_printf_common+0x26>
 800560a:	3301      	adds	r3, #1
 800560c:	6033      	str	r3, [r6, #0]
 800560e:	6823      	ldr	r3, [r4, #0]
 8005610:	0699      	lsls	r1, r3, #26
 8005612:	bf42      	ittt	mi
 8005614:	6833      	ldrmi	r3, [r6, #0]
 8005616:	3302      	addmi	r3, #2
 8005618:	6033      	strmi	r3, [r6, #0]
 800561a:	6825      	ldr	r5, [r4, #0]
 800561c:	f015 0506 	ands.w	r5, r5, #6
 8005620:	d106      	bne.n	8005630 <_printf_common+0x48>
 8005622:	f104 0a19 	add.w	sl, r4, #25
 8005626:	68e3      	ldr	r3, [r4, #12]
 8005628:	6832      	ldr	r2, [r6, #0]
 800562a:	1a9b      	subs	r3, r3, r2
 800562c:	42ab      	cmp	r3, r5
 800562e:	dc26      	bgt.n	800567e <_printf_common+0x96>
 8005630:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005634:	1e13      	subs	r3, r2, #0
 8005636:	6822      	ldr	r2, [r4, #0]
 8005638:	bf18      	it	ne
 800563a:	2301      	movne	r3, #1
 800563c:	0692      	lsls	r2, r2, #26
 800563e:	d42b      	bmi.n	8005698 <_printf_common+0xb0>
 8005640:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005644:	4649      	mov	r1, r9
 8005646:	4638      	mov	r0, r7
 8005648:	47c0      	blx	r8
 800564a:	3001      	adds	r0, #1
 800564c:	d01e      	beq.n	800568c <_printf_common+0xa4>
 800564e:	6823      	ldr	r3, [r4, #0]
 8005650:	6922      	ldr	r2, [r4, #16]
 8005652:	f003 0306 	and.w	r3, r3, #6
 8005656:	2b04      	cmp	r3, #4
 8005658:	bf02      	ittt	eq
 800565a:	68e5      	ldreq	r5, [r4, #12]
 800565c:	6833      	ldreq	r3, [r6, #0]
 800565e:	1aed      	subeq	r5, r5, r3
 8005660:	68a3      	ldr	r3, [r4, #8]
 8005662:	bf0c      	ite	eq
 8005664:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005668:	2500      	movne	r5, #0
 800566a:	4293      	cmp	r3, r2
 800566c:	bfc4      	itt	gt
 800566e:	1a9b      	subgt	r3, r3, r2
 8005670:	18ed      	addgt	r5, r5, r3
 8005672:	2600      	movs	r6, #0
 8005674:	341a      	adds	r4, #26
 8005676:	42b5      	cmp	r5, r6
 8005678:	d11a      	bne.n	80056b0 <_printf_common+0xc8>
 800567a:	2000      	movs	r0, #0
 800567c:	e008      	b.n	8005690 <_printf_common+0xa8>
 800567e:	2301      	movs	r3, #1
 8005680:	4652      	mov	r2, sl
 8005682:	4649      	mov	r1, r9
 8005684:	4638      	mov	r0, r7
 8005686:	47c0      	blx	r8
 8005688:	3001      	adds	r0, #1
 800568a:	d103      	bne.n	8005694 <_printf_common+0xac>
 800568c:	f04f 30ff 	mov.w	r0, #4294967295
 8005690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005694:	3501      	adds	r5, #1
 8005696:	e7c6      	b.n	8005626 <_printf_common+0x3e>
 8005698:	18e1      	adds	r1, r4, r3
 800569a:	1c5a      	adds	r2, r3, #1
 800569c:	2030      	movs	r0, #48	; 0x30
 800569e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80056a2:	4422      	add	r2, r4
 80056a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80056a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80056ac:	3302      	adds	r3, #2
 80056ae:	e7c7      	b.n	8005640 <_printf_common+0x58>
 80056b0:	2301      	movs	r3, #1
 80056b2:	4622      	mov	r2, r4
 80056b4:	4649      	mov	r1, r9
 80056b6:	4638      	mov	r0, r7
 80056b8:	47c0      	blx	r8
 80056ba:	3001      	adds	r0, #1
 80056bc:	d0e6      	beq.n	800568c <_printf_common+0xa4>
 80056be:	3601      	adds	r6, #1
 80056c0:	e7d9      	b.n	8005676 <_printf_common+0x8e>
	...

080056c4 <_printf_i>:
 80056c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056c8:	7e0f      	ldrb	r7, [r1, #24]
 80056ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80056cc:	2f78      	cmp	r7, #120	; 0x78
 80056ce:	4691      	mov	r9, r2
 80056d0:	4680      	mov	r8, r0
 80056d2:	460c      	mov	r4, r1
 80056d4:	469a      	mov	sl, r3
 80056d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80056da:	d807      	bhi.n	80056ec <_printf_i+0x28>
 80056dc:	2f62      	cmp	r7, #98	; 0x62
 80056de:	d80a      	bhi.n	80056f6 <_printf_i+0x32>
 80056e0:	2f00      	cmp	r7, #0
 80056e2:	f000 80d4 	beq.w	800588e <_printf_i+0x1ca>
 80056e6:	2f58      	cmp	r7, #88	; 0x58
 80056e8:	f000 80c0 	beq.w	800586c <_printf_i+0x1a8>
 80056ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80056f4:	e03a      	b.n	800576c <_printf_i+0xa8>
 80056f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80056fa:	2b15      	cmp	r3, #21
 80056fc:	d8f6      	bhi.n	80056ec <_printf_i+0x28>
 80056fe:	a101      	add	r1, pc, #4	; (adr r1, 8005704 <_printf_i+0x40>)
 8005700:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005704:	0800575d 	.word	0x0800575d
 8005708:	08005771 	.word	0x08005771
 800570c:	080056ed 	.word	0x080056ed
 8005710:	080056ed 	.word	0x080056ed
 8005714:	080056ed 	.word	0x080056ed
 8005718:	080056ed 	.word	0x080056ed
 800571c:	08005771 	.word	0x08005771
 8005720:	080056ed 	.word	0x080056ed
 8005724:	080056ed 	.word	0x080056ed
 8005728:	080056ed 	.word	0x080056ed
 800572c:	080056ed 	.word	0x080056ed
 8005730:	08005875 	.word	0x08005875
 8005734:	0800579d 	.word	0x0800579d
 8005738:	0800582f 	.word	0x0800582f
 800573c:	080056ed 	.word	0x080056ed
 8005740:	080056ed 	.word	0x080056ed
 8005744:	08005897 	.word	0x08005897
 8005748:	080056ed 	.word	0x080056ed
 800574c:	0800579d 	.word	0x0800579d
 8005750:	080056ed 	.word	0x080056ed
 8005754:	080056ed 	.word	0x080056ed
 8005758:	08005837 	.word	0x08005837
 800575c:	682b      	ldr	r3, [r5, #0]
 800575e:	1d1a      	adds	r2, r3, #4
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	602a      	str	r2, [r5, #0]
 8005764:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005768:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800576c:	2301      	movs	r3, #1
 800576e:	e09f      	b.n	80058b0 <_printf_i+0x1ec>
 8005770:	6820      	ldr	r0, [r4, #0]
 8005772:	682b      	ldr	r3, [r5, #0]
 8005774:	0607      	lsls	r7, r0, #24
 8005776:	f103 0104 	add.w	r1, r3, #4
 800577a:	6029      	str	r1, [r5, #0]
 800577c:	d501      	bpl.n	8005782 <_printf_i+0xbe>
 800577e:	681e      	ldr	r6, [r3, #0]
 8005780:	e003      	b.n	800578a <_printf_i+0xc6>
 8005782:	0646      	lsls	r6, r0, #25
 8005784:	d5fb      	bpl.n	800577e <_printf_i+0xba>
 8005786:	f9b3 6000 	ldrsh.w	r6, [r3]
 800578a:	2e00      	cmp	r6, #0
 800578c:	da03      	bge.n	8005796 <_printf_i+0xd2>
 800578e:	232d      	movs	r3, #45	; 0x2d
 8005790:	4276      	negs	r6, r6
 8005792:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005796:	485a      	ldr	r0, [pc, #360]	; (8005900 <_printf_i+0x23c>)
 8005798:	230a      	movs	r3, #10
 800579a:	e012      	b.n	80057c2 <_printf_i+0xfe>
 800579c:	682b      	ldr	r3, [r5, #0]
 800579e:	6820      	ldr	r0, [r4, #0]
 80057a0:	1d19      	adds	r1, r3, #4
 80057a2:	6029      	str	r1, [r5, #0]
 80057a4:	0605      	lsls	r5, r0, #24
 80057a6:	d501      	bpl.n	80057ac <_printf_i+0xe8>
 80057a8:	681e      	ldr	r6, [r3, #0]
 80057aa:	e002      	b.n	80057b2 <_printf_i+0xee>
 80057ac:	0641      	lsls	r1, r0, #25
 80057ae:	d5fb      	bpl.n	80057a8 <_printf_i+0xe4>
 80057b0:	881e      	ldrh	r6, [r3, #0]
 80057b2:	4853      	ldr	r0, [pc, #332]	; (8005900 <_printf_i+0x23c>)
 80057b4:	2f6f      	cmp	r7, #111	; 0x6f
 80057b6:	bf0c      	ite	eq
 80057b8:	2308      	moveq	r3, #8
 80057ba:	230a      	movne	r3, #10
 80057bc:	2100      	movs	r1, #0
 80057be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80057c2:	6865      	ldr	r5, [r4, #4]
 80057c4:	60a5      	str	r5, [r4, #8]
 80057c6:	2d00      	cmp	r5, #0
 80057c8:	bfa2      	ittt	ge
 80057ca:	6821      	ldrge	r1, [r4, #0]
 80057cc:	f021 0104 	bicge.w	r1, r1, #4
 80057d0:	6021      	strge	r1, [r4, #0]
 80057d2:	b90e      	cbnz	r6, 80057d8 <_printf_i+0x114>
 80057d4:	2d00      	cmp	r5, #0
 80057d6:	d04b      	beq.n	8005870 <_printf_i+0x1ac>
 80057d8:	4615      	mov	r5, r2
 80057da:	fbb6 f1f3 	udiv	r1, r6, r3
 80057de:	fb03 6711 	mls	r7, r3, r1, r6
 80057e2:	5dc7      	ldrb	r7, [r0, r7]
 80057e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80057e8:	4637      	mov	r7, r6
 80057ea:	42bb      	cmp	r3, r7
 80057ec:	460e      	mov	r6, r1
 80057ee:	d9f4      	bls.n	80057da <_printf_i+0x116>
 80057f0:	2b08      	cmp	r3, #8
 80057f2:	d10b      	bne.n	800580c <_printf_i+0x148>
 80057f4:	6823      	ldr	r3, [r4, #0]
 80057f6:	07de      	lsls	r6, r3, #31
 80057f8:	d508      	bpl.n	800580c <_printf_i+0x148>
 80057fa:	6923      	ldr	r3, [r4, #16]
 80057fc:	6861      	ldr	r1, [r4, #4]
 80057fe:	4299      	cmp	r1, r3
 8005800:	bfde      	ittt	le
 8005802:	2330      	movle	r3, #48	; 0x30
 8005804:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005808:	f105 35ff 	addle.w	r5, r5, #4294967295
 800580c:	1b52      	subs	r2, r2, r5
 800580e:	6122      	str	r2, [r4, #16]
 8005810:	f8cd a000 	str.w	sl, [sp]
 8005814:	464b      	mov	r3, r9
 8005816:	aa03      	add	r2, sp, #12
 8005818:	4621      	mov	r1, r4
 800581a:	4640      	mov	r0, r8
 800581c:	f7ff fee4 	bl	80055e8 <_printf_common>
 8005820:	3001      	adds	r0, #1
 8005822:	d14a      	bne.n	80058ba <_printf_i+0x1f6>
 8005824:	f04f 30ff 	mov.w	r0, #4294967295
 8005828:	b004      	add	sp, #16
 800582a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800582e:	6823      	ldr	r3, [r4, #0]
 8005830:	f043 0320 	orr.w	r3, r3, #32
 8005834:	6023      	str	r3, [r4, #0]
 8005836:	4833      	ldr	r0, [pc, #204]	; (8005904 <_printf_i+0x240>)
 8005838:	2778      	movs	r7, #120	; 0x78
 800583a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800583e:	6823      	ldr	r3, [r4, #0]
 8005840:	6829      	ldr	r1, [r5, #0]
 8005842:	061f      	lsls	r7, r3, #24
 8005844:	f851 6b04 	ldr.w	r6, [r1], #4
 8005848:	d402      	bmi.n	8005850 <_printf_i+0x18c>
 800584a:	065f      	lsls	r7, r3, #25
 800584c:	bf48      	it	mi
 800584e:	b2b6      	uxthmi	r6, r6
 8005850:	07df      	lsls	r7, r3, #31
 8005852:	bf48      	it	mi
 8005854:	f043 0320 	orrmi.w	r3, r3, #32
 8005858:	6029      	str	r1, [r5, #0]
 800585a:	bf48      	it	mi
 800585c:	6023      	strmi	r3, [r4, #0]
 800585e:	b91e      	cbnz	r6, 8005868 <_printf_i+0x1a4>
 8005860:	6823      	ldr	r3, [r4, #0]
 8005862:	f023 0320 	bic.w	r3, r3, #32
 8005866:	6023      	str	r3, [r4, #0]
 8005868:	2310      	movs	r3, #16
 800586a:	e7a7      	b.n	80057bc <_printf_i+0xf8>
 800586c:	4824      	ldr	r0, [pc, #144]	; (8005900 <_printf_i+0x23c>)
 800586e:	e7e4      	b.n	800583a <_printf_i+0x176>
 8005870:	4615      	mov	r5, r2
 8005872:	e7bd      	b.n	80057f0 <_printf_i+0x12c>
 8005874:	682b      	ldr	r3, [r5, #0]
 8005876:	6826      	ldr	r6, [r4, #0]
 8005878:	6961      	ldr	r1, [r4, #20]
 800587a:	1d18      	adds	r0, r3, #4
 800587c:	6028      	str	r0, [r5, #0]
 800587e:	0635      	lsls	r5, r6, #24
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	d501      	bpl.n	8005888 <_printf_i+0x1c4>
 8005884:	6019      	str	r1, [r3, #0]
 8005886:	e002      	b.n	800588e <_printf_i+0x1ca>
 8005888:	0670      	lsls	r0, r6, #25
 800588a:	d5fb      	bpl.n	8005884 <_printf_i+0x1c0>
 800588c:	8019      	strh	r1, [r3, #0]
 800588e:	2300      	movs	r3, #0
 8005890:	6123      	str	r3, [r4, #16]
 8005892:	4615      	mov	r5, r2
 8005894:	e7bc      	b.n	8005810 <_printf_i+0x14c>
 8005896:	682b      	ldr	r3, [r5, #0]
 8005898:	1d1a      	adds	r2, r3, #4
 800589a:	602a      	str	r2, [r5, #0]
 800589c:	681d      	ldr	r5, [r3, #0]
 800589e:	6862      	ldr	r2, [r4, #4]
 80058a0:	2100      	movs	r1, #0
 80058a2:	4628      	mov	r0, r5
 80058a4:	f7fa fc9c 	bl	80001e0 <memchr>
 80058a8:	b108      	cbz	r0, 80058ae <_printf_i+0x1ea>
 80058aa:	1b40      	subs	r0, r0, r5
 80058ac:	6060      	str	r0, [r4, #4]
 80058ae:	6863      	ldr	r3, [r4, #4]
 80058b0:	6123      	str	r3, [r4, #16]
 80058b2:	2300      	movs	r3, #0
 80058b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058b8:	e7aa      	b.n	8005810 <_printf_i+0x14c>
 80058ba:	6923      	ldr	r3, [r4, #16]
 80058bc:	462a      	mov	r2, r5
 80058be:	4649      	mov	r1, r9
 80058c0:	4640      	mov	r0, r8
 80058c2:	47d0      	blx	sl
 80058c4:	3001      	adds	r0, #1
 80058c6:	d0ad      	beq.n	8005824 <_printf_i+0x160>
 80058c8:	6823      	ldr	r3, [r4, #0]
 80058ca:	079b      	lsls	r3, r3, #30
 80058cc:	d413      	bmi.n	80058f6 <_printf_i+0x232>
 80058ce:	68e0      	ldr	r0, [r4, #12]
 80058d0:	9b03      	ldr	r3, [sp, #12]
 80058d2:	4298      	cmp	r0, r3
 80058d4:	bfb8      	it	lt
 80058d6:	4618      	movlt	r0, r3
 80058d8:	e7a6      	b.n	8005828 <_printf_i+0x164>
 80058da:	2301      	movs	r3, #1
 80058dc:	4632      	mov	r2, r6
 80058de:	4649      	mov	r1, r9
 80058e0:	4640      	mov	r0, r8
 80058e2:	47d0      	blx	sl
 80058e4:	3001      	adds	r0, #1
 80058e6:	d09d      	beq.n	8005824 <_printf_i+0x160>
 80058e8:	3501      	adds	r5, #1
 80058ea:	68e3      	ldr	r3, [r4, #12]
 80058ec:	9903      	ldr	r1, [sp, #12]
 80058ee:	1a5b      	subs	r3, r3, r1
 80058f0:	42ab      	cmp	r3, r5
 80058f2:	dcf2      	bgt.n	80058da <_printf_i+0x216>
 80058f4:	e7eb      	b.n	80058ce <_printf_i+0x20a>
 80058f6:	2500      	movs	r5, #0
 80058f8:	f104 0619 	add.w	r6, r4, #25
 80058fc:	e7f5      	b.n	80058ea <_printf_i+0x226>
 80058fe:	bf00      	nop
 8005900:	08008bc2 	.word	0x08008bc2
 8005904:	08008bd3 	.word	0x08008bd3

08005908 <std>:
 8005908:	2300      	movs	r3, #0
 800590a:	b510      	push	{r4, lr}
 800590c:	4604      	mov	r4, r0
 800590e:	e9c0 3300 	strd	r3, r3, [r0]
 8005912:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005916:	6083      	str	r3, [r0, #8]
 8005918:	8181      	strh	r1, [r0, #12]
 800591a:	6643      	str	r3, [r0, #100]	; 0x64
 800591c:	81c2      	strh	r2, [r0, #14]
 800591e:	6183      	str	r3, [r0, #24]
 8005920:	4619      	mov	r1, r3
 8005922:	2208      	movs	r2, #8
 8005924:	305c      	adds	r0, #92	; 0x5c
 8005926:	f000 f906 	bl	8005b36 <memset>
 800592a:	4b0d      	ldr	r3, [pc, #52]	; (8005960 <std+0x58>)
 800592c:	6263      	str	r3, [r4, #36]	; 0x24
 800592e:	4b0d      	ldr	r3, [pc, #52]	; (8005964 <std+0x5c>)
 8005930:	62a3      	str	r3, [r4, #40]	; 0x28
 8005932:	4b0d      	ldr	r3, [pc, #52]	; (8005968 <std+0x60>)
 8005934:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005936:	4b0d      	ldr	r3, [pc, #52]	; (800596c <std+0x64>)
 8005938:	6323      	str	r3, [r4, #48]	; 0x30
 800593a:	4b0d      	ldr	r3, [pc, #52]	; (8005970 <std+0x68>)
 800593c:	6224      	str	r4, [r4, #32]
 800593e:	429c      	cmp	r4, r3
 8005940:	d006      	beq.n	8005950 <std+0x48>
 8005942:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005946:	4294      	cmp	r4, r2
 8005948:	d002      	beq.n	8005950 <std+0x48>
 800594a:	33d0      	adds	r3, #208	; 0xd0
 800594c:	429c      	cmp	r4, r3
 800594e:	d105      	bne.n	800595c <std+0x54>
 8005950:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005958:	f000 b96a 	b.w	8005c30 <__retarget_lock_init_recursive>
 800595c:	bd10      	pop	{r4, pc}
 800595e:	bf00      	nop
 8005960:	08005ab1 	.word	0x08005ab1
 8005964:	08005ad3 	.word	0x08005ad3
 8005968:	08005b0b 	.word	0x08005b0b
 800596c:	08005b2f 	.word	0x08005b2f
 8005970:	200004e0 	.word	0x200004e0

08005974 <stdio_exit_handler>:
 8005974:	4a02      	ldr	r2, [pc, #8]	; (8005980 <stdio_exit_handler+0xc>)
 8005976:	4903      	ldr	r1, [pc, #12]	; (8005984 <stdio_exit_handler+0x10>)
 8005978:	4803      	ldr	r0, [pc, #12]	; (8005988 <stdio_exit_handler+0x14>)
 800597a:	f000 b869 	b.w	8005a50 <_fwalk_sglue>
 800597e:	bf00      	nop
 8005980:	2000000c 	.word	0x2000000c
 8005984:	080075b9 	.word	0x080075b9
 8005988:	20000018 	.word	0x20000018

0800598c <cleanup_stdio>:
 800598c:	6841      	ldr	r1, [r0, #4]
 800598e:	4b0c      	ldr	r3, [pc, #48]	; (80059c0 <cleanup_stdio+0x34>)
 8005990:	4299      	cmp	r1, r3
 8005992:	b510      	push	{r4, lr}
 8005994:	4604      	mov	r4, r0
 8005996:	d001      	beq.n	800599c <cleanup_stdio+0x10>
 8005998:	f001 fe0e 	bl	80075b8 <_fflush_r>
 800599c:	68a1      	ldr	r1, [r4, #8]
 800599e:	4b09      	ldr	r3, [pc, #36]	; (80059c4 <cleanup_stdio+0x38>)
 80059a0:	4299      	cmp	r1, r3
 80059a2:	d002      	beq.n	80059aa <cleanup_stdio+0x1e>
 80059a4:	4620      	mov	r0, r4
 80059a6:	f001 fe07 	bl	80075b8 <_fflush_r>
 80059aa:	68e1      	ldr	r1, [r4, #12]
 80059ac:	4b06      	ldr	r3, [pc, #24]	; (80059c8 <cleanup_stdio+0x3c>)
 80059ae:	4299      	cmp	r1, r3
 80059b0:	d004      	beq.n	80059bc <cleanup_stdio+0x30>
 80059b2:	4620      	mov	r0, r4
 80059b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059b8:	f001 bdfe 	b.w	80075b8 <_fflush_r>
 80059bc:	bd10      	pop	{r4, pc}
 80059be:	bf00      	nop
 80059c0:	200004e0 	.word	0x200004e0
 80059c4:	20000548 	.word	0x20000548
 80059c8:	200005b0 	.word	0x200005b0

080059cc <global_stdio_init.part.0>:
 80059cc:	b510      	push	{r4, lr}
 80059ce:	4b0b      	ldr	r3, [pc, #44]	; (80059fc <global_stdio_init.part.0+0x30>)
 80059d0:	4c0b      	ldr	r4, [pc, #44]	; (8005a00 <global_stdio_init.part.0+0x34>)
 80059d2:	4a0c      	ldr	r2, [pc, #48]	; (8005a04 <global_stdio_init.part.0+0x38>)
 80059d4:	601a      	str	r2, [r3, #0]
 80059d6:	4620      	mov	r0, r4
 80059d8:	2200      	movs	r2, #0
 80059da:	2104      	movs	r1, #4
 80059dc:	f7ff ff94 	bl	8005908 <std>
 80059e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80059e4:	2201      	movs	r2, #1
 80059e6:	2109      	movs	r1, #9
 80059e8:	f7ff ff8e 	bl	8005908 <std>
 80059ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80059f0:	2202      	movs	r2, #2
 80059f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059f6:	2112      	movs	r1, #18
 80059f8:	f7ff bf86 	b.w	8005908 <std>
 80059fc:	20000618 	.word	0x20000618
 8005a00:	200004e0 	.word	0x200004e0
 8005a04:	08005975 	.word	0x08005975

08005a08 <__sfp_lock_acquire>:
 8005a08:	4801      	ldr	r0, [pc, #4]	; (8005a10 <__sfp_lock_acquire+0x8>)
 8005a0a:	f000 b912 	b.w	8005c32 <__retarget_lock_acquire_recursive>
 8005a0e:	bf00      	nop
 8005a10:	20000621 	.word	0x20000621

08005a14 <__sfp_lock_release>:
 8005a14:	4801      	ldr	r0, [pc, #4]	; (8005a1c <__sfp_lock_release+0x8>)
 8005a16:	f000 b90d 	b.w	8005c34 <__retarget_lock_release_recursive>
 8005a1a:	bf00      	nop
 8005a1c:	20000621 	.word	0x20000621

08005a20 <__sinit>:
 8005a20:	b510      	push	{r4, lr}
 8005a22:	4604      	mov	r4, r0
 8005a24:	f7ff fff0 	bl	8005a08 <__sfp_lock_acquire>
 8005a28:	6a23      	ldr	r3, [r4, #32]
 8005a2a:	b11b      	cbz	r3, 8005a34 <__sinit+0x14>
 8005a2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a30:	f7ff bff0 	b.w	8005a14 <__sfp_lock_release>
 8005a34:	4b04      	ldr	r3, [pc, #16]	; (8005a48 <__sinit+0x28>)
 8005a36:	6223      	str	r3, [r4, #32]
 8005a38:	4b04      	ldr	r3, [pc, #16]	; (8005a4c <__sinit+0x2c>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d1f5      	bne.n	8005a2c <__sinit+0xc>
 8005a40:	f7ff ffc4 	bl	80059cc <global_stdio_init.part.0>
 8005a44:	e7f2      	b.n	8005a2c <__sinit+0xc>
 8005a46:	bf00      	nop
 8005a48:	0800598d 	.word	0x0800598d
 8005a4c:	20000618 	.word	0x20000618

08005a50 <_fwalk_sglue>:
 8005a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a54:	4607      	mov	r7, r0
 8005a56:	4688      	mov	r8, r1
 8005a58:	4614      	mov	r4, r2
 8005a5a:	2600      	movs	r6, #0
 8005a5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a60:	f1b9 0901 	subs.w	r9, r9, #1
 8005a64:	d505      	bpl.n	8005a72 <_fwalk_sglue+0x22>
 8005a66:	6824      	ldr	r4, [r4, #0]
 8005a68:	2c00      	cmp	r4, #0
 8005a6a:	d1f7      	bne.n	8005a5c <_fwalk_sglue+0xc>
 8005a6c:	4630      	mov	r0, r6
 8005a6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a72:	89ab      	ldrh	r3, [r5, #12]
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d907      	bls.n	8005a88 <_fwalk_sglue+0x38>
 8005a78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	d003      	beq.n	8005a88 <_fwalk_sglue+0x38>
 8005a80:	4629      	mov	r1, r5
 8005a82:	4638      	mov	r0, r7
 8005a84:	47c0      	blx	r8
 8005a86:	4306      	orrs	r6, r0
 8005a88:	3568      	adds	r5, #104	; 0x68
 8005a8a:	e7e9      	b.n	8005a60 <_fwalk_sglue+0x10>

08005a8c <iprintf>:
 8005a8c:	b40f      	push	{r0, r1, r2, r3}
 8005a8e:	b507      	push	{r0, r1, r2, lr}
 8005a90:	4906      	ldr	r1, [pc, #24]	; (8005aac <iprintf+0x20>)
 8005a92:	ab04      	add	r3, sp, #16
 8005a94:	6808      	ldr	r0, [r1, #0]
 8005a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a9a:	6881      	ldr	r1, [r0, #8]
 8005a9c:	9301      	str	r3, [sp, #4]
 8005a9e:	f001 fbeb 	bl	8007278 <_vfiprintf_r>
 8005aa2:	b003      	add	sp, #12
 8005aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005aa8:	b004      	add	sp, #16
 8005aaa:	4770      	bx	lr
 8005aac:	20000064 	.word	0x20000064

08005ab0 <__sread>:
 8005ab0:	b510      	push	{r4, lr}
 8005ab2:	460c      	mov	r4, r1
 8005ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ab8:	f000 f86c 	bl	8005b94 <_read_r>
 8005abc:	2800      	cmp	r0, #0
 8005abe:	bfab      	itete	ge
 8005ac0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005ac2:	89a3      	ldrhlt	r3, [r4, #12]
 8005ac4:	181b      	addge	r3, r3, r0
 8005ac6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005aca:	bfac      	ite	ge
 8005acc:	6563      	strge	r3, [r4, #84]	; 0x54
 8005ace:	81a3      	strhlt	r3, [r4, #12]
 8005ad0:	bd10      	pop	{r4, pc}

08005ad2 <__swrite>:
 8005ad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ad6:	461f      	mov	r7, r3
 8005ad8:	898b      	ldrh	r3, [r1, #12]
 8005ada:	05db      	lsls	r3, r3, #23
 8005adc:	4605      	mov	r5, r0
 8005ade:	460c      	mov	r4, r1
 8005ae0:	4616      	mov	r6, r2
 8005ae2:	d505      	bpl.n	8005af0 <__swrite+0x1e>
 8005ae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ae8:	2302      	movs	r3, #2
 8005aea:	2200      	movs	r2, #0
 8005aec:	f000 f840 	bl	8005b70 <_lseek_r>
 8005af0:	89a3      	ldrh	r3, [r4, #12]
 8005af2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005af6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005afa:	81a3      	strh	r3, [r4, #12]
 8005afc:	4632      	mov	r2, r6
 8005afe:	463b      	mov	r3, r7
 8005b00:	4628      	mov	r0, r5
 8005b02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b06:	f000 b857 	b.w	8005bb8 <_write_r>

08005b0a <__sseek>:
 8005b0a:	b510      	push	{r4, lr}
 8005b0c:	460c      	mov	r4, r1
 8005b0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b12:	f000 f82d 	bl	8005b70 <_lseek_r>
 8005b16:	1c43      	adds	r3, r0, #1
 8005b18:	89a3      	ldrh	r3, [r4, #12]
 8005b1a:	bf15      	itete	ne
 8005b1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005b1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005b22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b26:	81a3      	strheq	r3, [r4, #12]
 8005b28:	bf18      	it	ne
 8005b2a:	81a3      	strhne	r3, [r4, #12]
 8005b2c:	bd10      	pop	{r4, pc}

08005b2e <__sclose>:
 8005b2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b32:	f000 b80d 	b.w	8005b50 <_close_r>

08005b36 <memset>:
 8005b36:	4402      	add	r2, r0
 8005b38:	4603      	mov	r3, r0
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d100      	bne.n	8005b40 <memset+0xa>
 8005b3e:	4770      	bx	lr
 8005b40:	f803 1b01 	strb.w	r1, [r3], #1
 8005b44:	e7f9      	b.n	8005b3a <memset+0x4>
	...

08005b48 <_localeconv_r>:
 8005b48:	4800      	ldr	r0, [pc, #0]	; (8005b4c <_localeconv_r+0x4>)
 8005b4a:	4770      	bx	lr
 8005b4c:	20000158 	.word	0x20000158

08005b50 <_close_r>:
 8005b50:	b538      	push	{r3, r4, r5, lr}
 8005b52:	4d06      	ldr	r5, [pc, #24]	; (8005b6c <_close_r+0x1c>)
 8005b54:	2300      	movs	r3, #0
 8005b56:	4604      	mov	r4, r0
 8005b58:	4608      	mov	r0, r1
 8005b5a:	602b      	str	r3, [r5, #0]
 8005b5c:	f7fc fead 	bl	80028ba <_close>
 8005b60:	1c43      	adds	r3, r0, #1
 8005b62:	d102      	bne.n	8005b6a <_close_r+0x1a>
 8005b64:	682b      	ldr	r3, [r5, #0]
 8005b66:	b103      	cbz	r3, 8005b6a <_close_r+0x1a>
 8005b68:	6023      	str	r3, [r4, #0]
 8005b6a:	bd38      	pop	{r3, r4, r5, pc}
 8005b6c:	2000061c 	.word	0x2000061c

08005b70 <_lseek_r>:
 8005b70:	b538      	push	{r3, r4, r5, lr}
 8005b72:	4d07      	ldr	r5, [pc, #28]	; (8005b90 <_lseek_r+0x20>)
 8005b74:	4604      	mov	r4, r0
 8005b76:	4608      	mov	r0, r1
 8005b78:	4611      	mov	r1, r2
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	602a      	str	r2, [r5, #0]
 8005b7e:	461a      	mov	r2, r3
 8005b80:	f7fc fec2 	bl	8002908 <_lseek>
 8005b84:	1c43      	adds	r3, r0, #1
 8005b86:	d102      	bne.n	8005b8e <_lseek_r+0x1e>
 8005b88:	682b      	ldr	r3, [r5, #0]
 8005b8a:	b103      	cbz	r3, 8005b8e <_lseek_r+0x1e>
 8005b8c:	6023      	str	r3, [r4, #0]
 8005b8e:	bd38      	pop	{r3, r4, r5, pc}
 8005b90:	2000061c 	.word	0x2000061c

08005b94 <_read_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4d07      	ldr	r5, [pc, #28]	; (8005bb4 <_read_r+0x20>)
 8005b98:	4604      	mov	r4, r0
 8005b9a:	4608      	mov	r0, r1
 8005b9c:	4611      	mov	r1, r2
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	602a      	str	r2, [r5, #0]
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	f7fc fe50 	bl	8002848 <_read>
 8005ba8:	1c43      	adds	r3, r0, #1
 8005baa:	d102      	bne.n	8005bb2 <_read_r+0x1e>
 8005bac:	682b      	ldr	r3, [r5, #0]
 8005bae:	b103      	cbz	r3, 8005bb2 <_read_r+0x1e>
 8005bb0:	6023      	str	r3, [r4, #0]
 8005bb2:	bd38      	pop	{r3, r4, r5, pc}
 8005bb4:	2000061c 	.word	0x2000061c

08005bb8 <_write_r>:
 8005bb8:	b538      	push	{r3, r4, r5, lr}
 8005bba:	4d07      	ldr	r5, [pc, #28]	; (8005bd8 <_write_r+0x20>)
 8005bbc:	4604      	mov	r4, r0
 8005bbe:	4608      	mov	r0, r1
 8005bc0:	4611      	mov	r1, r2
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	602a      	str	r2, [r5, #0]
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	f7fc fe5b 	bl	8002882 <_write>
 8005bcc:	1c43      	adds	r3, r0, #1
 8005bce:	d102      	bne.n	8005bd6 <_write_r+0x1e>
 8005bd0:	682b      	ldr	r3, [r5, #0]
 8005bd2:	b103      	cbz	r3, 8005bd6 <_write_r+0x1e>
 8005bd4:	6023      	str	r3, [r4, #0]
 8005bd6:	bd38      	pop	{r3, r4, r5, pc}
 8005bd8:	2000061c 	.word	0x2000061c

08005bdc <__errno>:
 8005bdc:	4b01      	ldr	r3, [pc, #4]	; (8005be4 <__errno+0x8>)
 8005bde:	6818      	ldr	r0, [r3, #0]
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	20000064 	.word	0x20000064

08005be8 <__libc_init_array>:
 8005be8:	b570      	push	{r4, r5, r6, lr}
 8005bea:	4d0d      	ldr	r5, [pc, #52]	; (8005c20 <__libc_init_array+0x38>)
 8005bec:	4c0d      	ldr	r4, [pc, #52]	; (8005c24 <__libc_init_array+0x3c>)
 8005bee:	1b64      	subs	r4, r4, r5
 8005bf0:	10a4      	asrs	r4, r4, #2
 8005bf2:	2600      	movs	r6, #0
 8005bf4:	42a6      	cmp	r6, r4
 8005bf6:	d109      	bne.n	8005c0c <__libc_init_array+0x24>
 8005bf8:	4d0b      	ldr	r5, [pc, #44]	; (8005c28 <__libc_init_array+0x40>)
 8005bfa:	4c0c      	ldr	r4, [pc, #48]	; (8005c2c <__libc_init_array+0x44>)
 8005bfc:	f002 ff84 	bl	8008b08 <_init>
 8005c00:	1b64      	subs	r4, r4, r5
 8005c02:	10a4      	asrs	r4, r4, #2
 8005c04:	2600      	movs	r6, #0
 8005c06:	42a6      	cmp	r6, r4
 8005c08:	d105      	bne.n	8005c16 <__libc_init_array+0x2e>
 8005c0a:	bd70      	pop	{r4, r5, r6, pc}
 8005c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c10:	4798      	blx	r3
 8005c12:	3601      	adds	r6, #1
 8005c14:	e7ee      	b.n	8005bf4 <__libc_init_array+0xc>
 8005c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c1a:	4798      	blx	r3
 8005c1c:	3601      	adds	r6, #1
 8005c1e:	e7f2      	b.n	8005c06 <__libc_init_array+0x1e>
 8005c20:	08009108 	.word	0x08009108
 8005c24:	08009108 	.word	0x08009108
 8005c28:	08009108 	.word	0x08009108
 8005c2c:	0800910c 	.word	0x0800910c

08005c30 <__retarget_lock_init_recursive>:
 8005c30:	4770      	bx	lr

08005c32 <__retarget_lock_acquire_recursive>:
 8005c32:	4770      	bx	lr

08005c34 <__retarget_lock_release_recursive>:
 8005c34:	4770      	bx	lr

08005c36 <quorem>:
 8005c36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c3a:	6903      	ldr	r3, [r0, #16]
 8005c3c:	690c      	ldr	r4, [r1, #16]
 8005c3e:	42a3      	cmp	r3, r4
 8005c40:	4607      	mov	r7, r0
 8005c42:	db7e      	blt.n	8005d42 <quorem+0x10c>
 8005c44:	3c01      	subs	r4, #1
 8005c46:	f101 0814 	add.w	r8, r1, #20
 8005c4a:	f100 0514 	add.w	r5, r0, #20
 8005c4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c52:	9301      	str	r3, [sp, #4]
 8005c54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c5c:	3301      	adds	r3, #1
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005c64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c68:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c6c:	d331      	bcc.n	8005cd2 <quorem+0x9c>
 8005c6e:	f04f 0e00 	mov.w	lr, #0
 8005c72:	4640      	mov	r0, r8
 8005c74:	46ac      	mov	ip, r5
 8005c76:	46f2      	mov	sl, lr
 8005c78:	f850 2b04 	ldr.w	r2, [r0], #4
 8005c7c:	b293      	uxth	r3, r2
 8005c7e:	fb06 e303 	mla	r3, r6, r3, lr
 8005c82:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005c86:	0c1a      	lsrs	r2, r3, #16
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	ebaa 0303 	sub.w	r3, sl, r3
 8005c8e:	f8dc a000 	ldr.w	sl, [ip]
 8005c92:	fa13 f38a 	uxtah	r3, r3, sl
 8005c96:	fb06 220e 	mla	r2, r6, lr, r2
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	9b00      	ldr	r3, [sp, #0]
 8005c9e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005ca2:	b292      	uxth	r2, r2
 8005ca4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005ca8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005cac:	f8bd 3000 	ldrh.w	r3, [sp]
 8005cb0:	4581      	cmp	r9, r0
 8005cb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cb6:	f84c 3b04 	str.w	r3, [ip], #4
 8005cba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005cbe:	d2db      	bcs.n	8005c78 <quorem+0x42>
 8005cc0:	f855 300b 	ldr.w	r3, [r5, fp]
 8005cc4:	b92b      	cbnz	r3, 8005cd2 <quorem+0x9c>
 8005cc6:	9b01      	ldr	r3, [sp, #4]
 8005cc8:	3b04      	subs	r3, #4
 8005cca:	429d      	cmp	r5, r3
 8005ccc:	461a      	mov	r2, r3
 8005cce:	d32c      	bcc.n	8005d2a <quorem+0xf4>
 8005cd0:	613c      	str	r4, [r7, #16]
 8005cd2:	4638      	mov	r0, r7
 8005cd4:	f001 f9a6 	bl	8007024 <__mcmp>
 8005cd8:	2800      	cmp	r0, #0
 8005cda:	db22      	blt.n	8005d22 <quorem+0xec>
 8005cdc:	3601      	adds	r6, #1
 8005cde:	4629      	mov	r1, r5
 8005ce0:	2000      	movs	r0, #0
 8005ce2:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ce6:	f8d1 c000 	ldr.w	ip, [r1]
 8005cea:	b293      	uxth	r3, r2
 8005cec:	1ac3      	subs	r3, r0, r3
 8005cee:	0c12      	lsrs	r2, r2, #16
 8005cf0:	fa13 f38c 	uxtah	r3, r3, ip
 8005cf4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005cf8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d02:	45c1      	cmp	r9, r8
 8005d04:	f841 3b04 	str.w	r3, [r1], #4
 8005d08:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005d0c:	d2e9      	bcs.n	8005ce2 <quorem+0xac>
 8005d0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d16:	b922      	cbnz	r2, 8005d22 <quorem+0xec>
 8005d18:	3b04      	subs	r3, #4
 8005d1a:	429d      	cmp	r5, r3
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	d30a      	bcc.n	8005d36 <quorem+0x100>
 8005d20:	613c      	str	r4, [r7, #16]
 8005d22:	4630      	mov	r0, r6
 8005d24:	b003      	add	sp, #12
 8005d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d2a:	6812      	ldr	r2, [r2, #0]
 8005d2c:	3b04      	subs	r3, #4
 8005d2e:	2a00      	cmp	r2, #0
 8005d30:	d1ce      	bne.n	8005cd0 <quorem+0x9a>
 8005d32:	3c01      	subs	r4, #1
 8005d34:	e7c9      	b.n	8005cca <quorem+0x94>
 8005d36:	6812      	ldr	r2, [r2, #0]
 8005d38:	3b04      	subs	r3, #4
 8005d3a:	2a00      	cmp	r2, #0
 8005d3c:	d1f0      	bne.n	8005d20 <quorem+0xea>
 8005d3e:	3c01      	subs	r4, #1
 8005d40:	e7eb      	b.n	8005d1a <quorem+0xe4>
 8005d42:	2000      	movs	r0, #0
 8005d44:	e7ee      	b.n	8005d24 <quorem+0xee>
	...

08005d48 <_dtoa_r>:
 8005d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d4c:	ed2d 8b04 	vpush	{d8-d9}
 8005d50:	69c5      	ldr	r5, [r0, #28]
 8005d52:	b093      	sub	sp, #76	; 0x4c
 8005d54:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005d58:	ec57 6b10 	vmov	r6, r7, d0
 8005d5c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005d60:	9107      	str	r1, [sp, #28]
 8005d62:	4604      	mov	r4, r0
 8005d64:	920a      	str	r2, [sp, #40]	; 0x28
 8005d66:	930d      	str	r3, [sp, #52]	; 0x34
 8005d68:	b975      	cbnz	r5, 8005d88 <_dtoa_r+0x40>
 8005d6a:	2010      	movs	r0, #16
 8005d6c:	f000 fe2a 	bl	80069c4 <malloc>
 8005d70:	4602      	mov	r2, r0
 8005d72:	61e0      	str	r0, [r4, #28]
 8005d74:	b920      	cbnz	r0, 8005d80 <_dtoa_r+0x38>
 8005d76:	4bae      	ldr	r3, [pc, #696]	; (8006030 <_dtoa_r+0x2e8>)
 8005d78:	21ef      	movs	r1, #239	; 0xef
 8005d7a:	48ae      	ldr	r0, [pc, #696]	; (8006034 <_dtoa_r+0x2ec>)
 8005d7c:	f001 fcf8 	bl	8007770 <__assert_func>
 8005d80:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005d84:	6005      	str	r5, [r0, #0]
 8005d86:	60c5      	str	r5, [r0, #12]
 8005d88:	69e3      	ldr	r3, [r4, #28]
 8005d8a:	6819      	ldr	r1, [r3, #0]
 8005d8c:	b151      	cbz	r1, 8005da4 <_dtoa_r+0x5c>
 8005d8e:	685a      	ldr	r2, [r3, #4]
 8005d90:	604a      	str	r2, [r1, #4]
 8005d92:	2301      	movs	r3, #1
 8005d94:	4093      	lsls	r3, r2
 8005d96:	608b      	str	r3, [r1, #8]
 8005d98:	4620      	mov	r0, r4
 8005d9a:	f000 ff07 	bl	8006bac <_Bfree>
 8005d9e:	69e3      	ldr	r3, [r4, #28]
 8005da0:	2200      	movs	r2, #0
 8005da2:	601a      	str	r2, [r3, #0]
 8005da4:	1e3b      	subs	r3, r7, #0
 8005da6:	bfbb      	ittet	lt
 8005da8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005dac:	9303      	strlt	r3, [sp, #12]
 8005dae:	2300      	movge	r3, #0
 8005db0:	2201      	movlt	r2, #1
 8005db2:	bfac      	ite	ge
 8005db4:	f8c8 3000 	strge.w	r3, [r8]
 8005db8:	f8c8 2000 	strlt.w	r2, [r8]
 8005dbc:	4b9e      	ldr	r3, [pc, #632]	; (8006038 <_dtoa_r+0x2f0>)
 8005dbe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005dc2:	ea33 0308 	bics.w	r3, r3, r8
 8005dc6:	d11b      	bne.n	8005e00 <_dtoa_r+0xb8>
 8005dc8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005dca:	f242 730f 	movw	r3, #9999	; 0x270f
 8005dce:	6013      	str	r3, [r2, #0]
 8005dd0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005dd4:	4333      	orrs	r3, r6
 8005dd6:	f000 8593 	beq.w	8006900 <_dtoa_r+0xbb8>
 8005dda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ddc:	b963      	cbnz	r3, 8005df8 <_dtoa_r+0xb0>
 8005dde:	4b97      	ldr	r3, [pc, #604]	; (800603c <_dtoa_r+0x2f4>)
 8005de0:	e027      	b.n	8005e32 <_dtoa_r+0xea>
 8005de2:	4b97      	ldr	r3, [pc, #604]	; (8006040 <_dtoa_r+0x2f8>)
 8005de4:	9300      	str	r3, [sp, #0]
 8005de6:	3308      	adds	r3, #8
 8005de8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005dea:	6013      	str	r3, [r2, #0]
 8005dec:	9800      	ldr	r0, [sp, #0]
 8005dee:	b013      	add	sp, #76	; 0x4c
 8005df0:	ecbd 8b04 	vpop	{d8-d9}
 8005df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005df8:	4b90      	ldr	r3, [pc, #576]	; (800603c <_dtoa_r+0x2f4>)
 8005dfa:	9300      	str	r3, [sp, #0]
 8005dfc:	3303      	adds	r3, #3
 8005dfe:	e7f3      	b.n	8005de8 <_dtoa_r+0xa0>
 8005e00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e04:	2200      	movs	r2, #0
 8005e06:	ec51 0b17 	vmov	r0, r1, d7
 8005e0a:	eeb0 8a47 	vmov.f32	s16, s14
 8005e0e:	eef0 8a67 	vmov.f32	s17, s15
 8005e12:	2300      	movs	r3, #0
 8005e14:	f7fa fe60 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e18:	4681      	mov	r9, r0
 8005e1a:	b160      	cbz	r0, 8005e36 <_dtoa_r+0xee>
 8005e1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e1e:	2301      	movs	r3, #1
 8005e20:	6013      	str	r3, [r2, #0]
 8005e22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	f000 8568 	beq.w	80068fa <_dtoa_r+0xbb2>
 8005e2a:	4b86      	ldr	r3, [pc, #536]	; (8006044 <_dtoa_r+0x2fc>)
 8005e2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e2e:	6013      	str	r3, [r2, #0]
 8005e30:	3b01      	subs	r3, #1
 8005e32:	9300      	str	r3, [sp, #0]
 8005e34:	e7da      	b.n	8005dec <_dtoa_r+0xa4>
 8005e36:	aa10      	add	r2, sp, #64	; 0x40
 8005e38:	a911      	add	r1, sp, #68	; 0x44
 8005e3a:	4620      	mov	r0, r4
 8005e3c:	eeb0 0a48 	vmov.f32	s0, s16
 8005e40:	eef0 0a68 	vmov.f32	s1, s17
 8005e44:	f001 f994 	bl	8007170 <__d2b>
 8005e48:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005e4c:	4682      	mov	sl, r0
 8005e4e:	2d00      	cmp	r5, #0
 8005e50:	d07f      	beq.n	8005f52 <_dtoa_r+0x20a>
 8005e52:	ee18 3a90 	vmov	r3, s17
 8005e56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e5a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005e5e:	ec51 0b18 	vmov	r0, r1, d8
 8005e62:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005e66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005e6a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005e6e:	4619      	mov	r1, r3
 8005e70:	2200      	movs	r2, #0
 8005e72:	4b75      	ldr	r3, [pc, #468]	; (8006048 <_dtoa_r+0x300>)
 8005e74:	f7fa fa10 	bl	8000298 <__aeabi_dsub>
 8005e78:	a367      	add	r3, pc, #412	; (adr r3, 8006018 <_dtoa_r+0x2d0>)
 8005e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7e:	f7fa fbc3 	bl	8000608 <__aeabi_dmul>
 8005e82:	a367      	add	r3, pc, #412	; (adr r3, 8006020 <_dtoa_r+0x2d8>)
 8005e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e88:	f7fa fa08 	bl	800029c <__adddf3>
 8005e8c:	4606      	mov	r6, r0
 8005e8e:	4628      	mov	r0, r5
 8005e90:	460f      	mov	r7, r1
 8005e92:	f7fa fb4f 	bl	8000534 <__aeabi_i2d>
 8005e96:	a364      	add	r3, pc, #400	; (adr r3, 8006028 <_dtoa_r+0x2e0>)
 8005e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9c:	f7fa fbb4 	bl	8000608 <__aeabi_dmul>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	460b      	mov	r3, r1
 8005ea4:	4630      	mov	r0, r6
 8005ea6:	4639      	mov	r1, r7
 8005ea8:	f7fa f9f8 	bl	800029c <__adddf3>
 8005eac:	4606      	mov	r6, r0
 8005eae:	460f      	mov	r7, r1
 8005eb0:	f7fa fe5a 	bl	8000b68 <__aeabi_d2iz>
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	4683      	mov	fp, r0
 8005eb8:	2300      	movs	r3, #0
 8005eba:	4630      	mov	r0, r6
 8005ebc:	4639      	mov	r1, r7
 8005ebe:	f7fa fe15 	bl	8000aec <__aeabi_dcmplt>
 8005ec2:	b148      	cbz	r0, 8005ed8 <_dtoa_r+0x190>
 8005ec4:	4658      	mov	r0, fp
 8005ec6:	f7fa fb35 	bl	8000534 <__aeabi_i2d>
 8005eca:	4632      	mov	r2, r6
 8005ecc:	463b      	mov	r3, r7
 8005ece:	f7fa fe03 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ed2:	b908      	cbnz	r0, 8005ed8 <_dtoa_r+0x190>
 8005ed4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005ed8:	f1bb 0f16 	cmp.w	fp, #22
 8005edc:	d857      	bhi.n	8005f8e <_dtoa_r+0x246>
 8005ede:	4b5b      	ldr	r3, [pc, #364]	; (800604c <_dtoa_r+0x304>)
 8005ee0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee8:	ec51 0b18 	vmov	r0, r1, d8
 8005eec:	f7fa fdfe 	bl	8000aec <__aeabi_dcmplt>
 8005ef0:	2800      	cmp	r0, #0
 8005ef2:	d04e      	beq.n	8005f92 <_dtoa_r+0x24a>
 8005ef4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005ef8:	2300      	movs	r3, #0
 8005efa:	930c      	str	r3, [sp, #48]	; 0x30
 8005efc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005efe:	1b5b      	subs	r3, r3, r5
 8005f00:	1e5a      	subs	r2, r3, #1
 8005f02:	bf45      	ittet	mi
 8005f04:	f1c3 0301 	rsbmi	r3, r3, #1
 8005f08:	9305      	strmi	r3, [sp, #20]
 8005f0a:	2300      	movpl	r3, #0
 8005f0c:	2300      	movmi	r3, #0
 8005f0e:	9206      	str	r2, [sp, #24]
 8005f10:	bf54      	ite	pl
 8005f12:	9305      	strpl	r3, [sp, #20]
 8005f14:	9306      	strmi	r3, [sp, #24]
 8005f16:	f1bb 0f00 	cmp.w	fp, #0
 8005f1a:	db3c      	blt.n	8005f96 <_dtoa_r+0x24e>
 8005f1c:	9b06      	ldr	r3, [sp, #24]
 8005f1e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005f22:	445b      	add	r3, fp
 8005f24:	9306      	str	r3, [sp, #24]
 8005f26:	2300      	movs	r3, #0
 8005f28:	9308      	str	r3, [sp, #32]
 8005f2a:	9b07      	ldr	r3, [sp, #28]
 8005f2c:	2b09      	cmp	r3, #9
 8005f2e:	d868      	bhi.n	8006002 <_dtoa_r+0x2ba>
 8005f30:	2b05      	cmp	r3, #5
 8005f32:	bfc4      	itt	gt
 8005f34:	3b04      	subgt	r3, #4
 8005f36:	9307      	strgt	r3, [sp, #28]
 8005f38:	9b07      	ldr	r3, [sp, #28]
 8005f3a:	f1a3 0302 	sub.w	r3, r3, #2
 8005f3e:	bfcc      	ite	gt
 8005f40:	2500      	movgt	r5, #0
 8005f42:	2501      	movle	r5, #1
 8005f44:	2b03      	cmp	r3, #3
 8005f46:	f200 8085 	bhi.w	8006054 <_dtoa_r+0x30c>
 8005f4a:	e8df f003 	tbb	[pc, r3]
 8005f4e:	3b2e      	.short	0x3b2e
 8005f50:	5839      	.short	0x5839
 8005f52:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005f56:	441d      	add	r5, r3
 8005f58:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005f5c:	2b20      	cmp	r3, #32
 8005f5e:	bfc1      	itttt	gt
 8005f60:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005f64:	fa08 f803 	lslgt.w	r8, r8, r3
 8005f68:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005f6c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005f70:	bfd6      	itet	le
 8005f72:	f1c3 0320 	rsble	r3, r3, #32
 8005f76:	ea48 0003 	orrgt.w	r0, r8, r3
 8005f7a:	fa06 f003 	lslle.w	r0, r6, r3
 8005f7e:	f7fa fac9 	bl	8000514 <__aeabi_ui2d>
 8005f82:	2201      	movs	r2, #1
 8005f84:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005f88:	3d01      	subs	r5, #1
 8005f8a:	920e      	str	r2, [sp, #56]	; 0x38
 8005f8c:	e76f      	b.n	8005e6e <_dtoa_r+0x126>
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e7b3      	b.n	8005efa <_dtoa_r+0x1b2>
 8005f92:	900c      	str	r0, [sp, #48]	; 0x30
 8005f94:	e7b2      	b.n	8005efc <_dtoa_r+0x1b4>
 8005f96:	9b05      	ldr	r3, [sp, #20]
 8005f98:	eba3 030b 	sub.w	r3, r3, fp
 8005f9c:	9305      	str	r3, [sp, #20]
 8005f9e:	f1cb 0300 	rsb	r3, fp, #0
 8005fa2:	9308      	str	r3, [sp, #32]
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fa8:	e7bf      	b.n	8005f2a <_dtoa_r+0x1e2>
 8005faa:	2300      	movs	r3, #0
 8005fac:	9309      	str	r3, [sp, #36]	; 0x24
 8005fae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	dc52      	bgt.n	800605a <_dtoa_r+0x312>
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	9301      	str	r3, [sp, #4]
 8005fb8:	9304      	str	r3, [sp, #16]
 8005fba:	461a      	mov	r2, r3
 8005fbc:	920a      	str	r2, [sp, #40]	; 0x28
 8005fbe:	e00b      	b.n	8005fd8 <_dtoa_r+0x290>
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e7f3      	b.n	8005fac <_dtoa_r+0x264>
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	9309      	str	r3, [sp, #36]	; 0x24
 8005fc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fca:	445b      	add	r3, fp
 8005fcc:	9301      	str	r3, [sp, #4]
 8005fce:	3301      	adds	r3, #1
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	9304      	str	r3, [sp, #16]
 8005fd4:	bfb8      	it	lt
 8005fd6:	2301      	movlt	r3, #1
 8005fd8:	69e0      	ldr	r0, [r4, #28]
 8005fda:	2100      	movs	r1, #0
 8005fdc:	2204      	movs	r2, #4
 8005fde:	f102 0614 	add.w	r6, r2, #20
 8005fe2:	429e      	cmp	r6, r3
 8005fe4:	d93d      	bls.n	8006062 <_dtoa_r+0x31a>
 8005fe6:	6041      	str	r1, [r0, #4]
 8005fe8:	4620      	mov	r0, r4
 8005fea:	f000 fd9f 	bl	8006b2c <_Balloc>
 8005fee:	9000      	str	r0, [sp, #0]
 8005ff0:	2800      	cmp	r0, #0
 8005ff2:	d139      	bne.n	8006068 <_dtoa_r+0x320>
 8005ff4:	4b16      	ldr	r3, [pc, #88]	; (8006050 <_dtoa_r+0x308>)
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	f240 11af 	movw	r1, #431	; 0x1af
 8005ffc:	e6bd      	b.n	8005d7a <_dtoa_r+0x32>
 8005ffe:	2301      	movs	r3, #1
 8006000:	e7e1      	b.n	8005fc6 <_dtoa_r+0x27e>
 8006002:	2501      	movs	r5, #1
 8006004:	2300      	movs	r3, #0
 8006006:	9307      	str	r3, [sp, #28]
 8006008:	9509      	str	r5, [sp, #36]	; 0x24
 800600a:	f04f 33ff 	mov.w	r3, #4294967295
 800600e:	9301      	str	r3, [sp, #4]
 8006010:	9304      	str	r3, [sp, #16]
 8006012:	2200      	movs	r2, #0
 8006014:	2312      	movs	r3, #18
 8006016:	e7d1      	b.n	8005fbc <_dtoa_r+0x274>
 8006018:	636f4361 	.word	0x636f4361
 800601c:	3fd287a7 	.word	0x3fd287a7
 8006020:	8b60c8b3 	.word	0x8b60c8b3
 8006024:	3fc68a28 	.word	0x3fc68a28
 8006028:	509f79fb 	.word	0x509f79fb
 800602c:	3fd34413 	.word	0x3fd34413
 8006030:	08008bf1 	.word	0x08008bf1
 8006034:	08008c08 	.word	0x08008c08
 8006038:	7ff00000 	.word	0x7ff00000
 800603c:	08008bed 	.word	0x08008bed
 8006040:	08008be4 	.word	0x08008be4
 8006044:	08008bc1 	.word	0x08008bc1
 8006048:	3ff80000 	.word	0x3ff80000
 800604c:	08008cf8 	.word	0x08008cf8
 8006050:	08008c60 	.word	0x08008c60
 8006054:	2301      	movs	r3, #1
 8006056:	9309      	str	r3, [sp, #36]	; 0x24
 8006058:	e7d7      	b.n	800600a <_dtoa_r+0x2c2>
 800605a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800605c:	9301      	str	r3, [sp, #4]
 800605e:	9304      	str	r3, [sp, #16]
 8006060:	e7ba      	b.n	8005fd8 <_dtoa_r+0x290>
 8006062:	3101      	adds	r1, #1
 8006064:	0052      	lsls	r2, r2, #1
 8006066:	e7ba      	b.n	8005fde <_dtoa_r+0x296>
 8006068:	69e3      	ldr	r3, [r4, #28]
 800606a:	9a00      	ldr	r2, [sp, #0]
 800606c:	601a      	str	r2, [r3, #0]
 800606e:	9b04      	ldr	r3, [sp, #16]
 8006070:	2b0e      	cmp	r3, #14
 8006072:	f200 80a8 	bhi.w	80061c6 <_dtoa_r+0x47e>
 8006076:	2d00      	cmp	r5, #0
 8006078:	f000 80a5 	beq.w	80061c6 <_dtoa_r+0x47e>
 800607c:	f1bb 0f00 	cmp.w	fp, #0
 8006080:	dd38      	ble.n	80060f4 <_dtoa_r+0x3ac>
 8006082:	4bc0      	ldr	r3, [pc, #768]	; (8006384 <_dtoa_r+0x63c>)
 8006084:	f00b 020f 	and.w	r2, fp, #15
 8006088:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800608c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006090:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006094:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006098:	d019      	beq.n	80060ce <_dtoa_r+0x386>
 800609a:	4bbb      	ldr	r3, [pc, #748]	; (8006388 <_dtoa_r+0x640>)
 800609c:	ec51 0b18 	vmov	r0, r1, d8
 80060a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060a4:	f7fa fbda 	bl	800085c <__aeabi_ddiv>
 80060a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060ac:	f008 080f 	and.w	r8, r8, #15
 80060b0:	2503      	movs	r5, #3
 80060b2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006388 <_dtoa_r+0x640>
 80060b6:	f1b8 0f00 	cmp.w	r8, #0
 80060ba:	d10a      	bne.n	80060d2 <_dtoa_r+0x38a>
 80060bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060c0:	4632      	mov	r2, r6
 80060c2:	463b      	mov	r3, r7
 80060c4:	f7fa fbca 	bl	800085c <__aeabi_ddiv>
 80060c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060cc:	e02b      	b.n	8006126 <_dtoa_r+0x3de>
 80060ce:	2502      	movs	r5, #2
 80060d0:	e7ef      	b.n	80060b2 <_dtoa_r+0x36a>
 80060d2:	f018 0f01 	tst.w	r8, #1
 80060d6:	d008      	beq.n	80060ea <_dtoa_r+0x3a2>
 80060d8:	4630      	mov	r0, r6
 80060da:	4639      	mov	r1, r7
 80060dc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80060e0:	f7fa fa92 	bl	8000608 <__aeabi_dmul>
 80060e4:	3501      	adds	r5, #1
 80060e6:	4606      	mov	r6, r0
 80060e8:	460f      	mov	r7, r1
 80060ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 80060ee:	f109 0908 	add.w	r9, r9, #8
 80060f2:	e7e0      	b.n	80060b6 <_dtoa_r+0x36e>
 80060f4:	f000 809f 	beq.w	8006236 <_dtoa_r+0x4ee>
 80060f8:	f1cb 0600 	rsb	r6, fp, #0
 80060fc:	4ba1      	ldr	r3, [pc, #644]	; (8006384 <_dtoa_r+0x63c>)
 80060fe:	4fa2      	ldr	r7, [pc, #648]	; (8006388 <_dtoa_r+0x640>)
 8006100:	f006 020f 	and.w	r2, r6, #15
 8006104:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610c:	ec51 0b18 	vmov	r0, r1, d8
 8006110:	f7fa fa7a 	bl	8000608 <__aeabi_dmul>
 8006114:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006118:	1136      	asrs	r6, r6, #4
 800611a:	2300      	movs	r3, #0
 800611c:	2502      	movs	r5, #2
 800611e:	2e00      	cmp	r6, #0
 8006120:	d17e      	bne.n	8006220 <_dtoa_r+0x4d8>
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1d0      	bne.n	80060c8 <_dtoa_r+0x380>
 8006126:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006128:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800612c:	2b00      	cmp	r3, #0
 800612e:	f000 8084 	beq.w	800623a <_dtoa_r+0x4f2>
 8006132:	4b96      	ldr	r3, [pc, #600]	; (800638c <_dtoa_r+0x644>)
 8006134:	2200      	movs	r2, #0
 8006136:	4640      	mov	r0, r8
 8006138:	4649      	mov	r1, r9
 800613a:	f7fa fcd7 	bl	8000aec <__aeabi_dcmplt>
 800613e:	2800      	cmp	r0, #0
 8006140:	d07b      	beq.n	800623a <_dtoa_r+0x4f2>
 8006142:	9b04      	ldr	r3, [sp, #16]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d078      	beq.n	800623a <_dtoa_r+0x4f2>
 8006148:	9b01      	ldr	r3, [sp, #4]
 800614a:	2b00      	cmp	r3, #0
 800614c:	dd39      	ble.n	80061c2 <_dtoa_r+0x47a>
 800614e:	4b90      	ldr	r3, [pc, #576]	; (8006390 <_dtoa_r+0x648>)
 8006150:	2200      	movs	r2, #0
 8006152:	4640      	mov	r0, r8
 8006154:	4649      	mov	r1, r9
 8006156:	f7fa fa57 	bl	8000608 <__aeabi_dmul>
 800615a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800615e:	9e01      	ldr	r6, [sp, #4]
 8006160:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006164:	3501      	adds	r5, #1
 8006166:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800616a:	4628      	mov	r0, r5
 800616c:	f7fa f9e2 	bl	8000534 <__aeabi_i2d>
 8006170:	4642      	mov	r2, r8
 8006172:	464b      	mov	r3, r9
 8006174:	f7fa fa48 	bl	8000608 <__aeabi_dmul>
 8006178:	4b86      	ldr	r3, [pc, #536]	; (8006394 <_dtoa_r+0x64c>)
 800617a:	2200      	movs	r2, #0
 800617c:	f7fa f88e 	bl	800029c <__adddf3>
 8006180:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006184:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006188:	9303      	str	r3, [sp, #12]
 800618a:	2e00      	cmp	r6, #0
 800618c:	d158      	bne.n	8006240 <_dtoa_r+0x4f8>
 800618e:	4b82      	ldr	r3, [pc, #520]	; (8006398 <_dtoa_r+0x650>)
 8006190:	2200      	movs	r2, #0
 8006192:	4640      	mov	r0, r8
 8006194:	4649      	mov	r1, r9
 8006196:	f7fa f87f 	bl	8000298 <__aeabi_dsub>
 800619a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800619e:	4680      	mov	r8, r0
 80061a0:	4689      	mov	r9, r1
 80061a2:	f7fa fcc1 	bl	8000b28 <__aeabi_dcmpgt>
 80061a6:	2800      	cmp	r0, #0
 80061a8:	f040 8296 	bne.w	80066d8 <_dtoa_r+0x990>
 80061ac:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80061b0:	4640      	mov	r0, r8
 80061b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80061b6:	4649      	mov	r1, r9
 80061b8:	f7fa fc98 	bl	8000aec <__aeabi_dcmplt>
 80061bc:	2800      	cmp	r0, #0
 80061be:	f040 8289 	bne.w	80066d4 <_dtoa_r+0x98c>
 80061c2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80061c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f2c0 814e 	blt.w	800646a <_dtoa_r+0x722>
 80061ce:	f1bb 0f0e 	cmp.w	fp, #14
 80061d2:	f300 814a 	bgt.w	800646a <_dtoa_r+0x722>
 80061d6:	4b6b      	ldr	r3, [pc, #428]	; (8006384 <_dtoa_r+0x63c>)
 80061d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80061dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f280 80dc 	bge.w	80063a0 <_dtoa_r+0x658>
 80061e8:	9b04      	ldr	r3, [sp, #16]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	f300 80d8 	bgt.w	80063a0 <_dtoa_r+0x658>
 80061f0:	f040 826f 	bne.w	80066d2 <_dtoa_r+0x98a>
 80061f4:	4b68      	ldr	r3, [pc, #416]	; (8006398 <_dtoa_r+0x650>)
 80061f6:	2200      	movs	r2, #0
 80061f8:	4640      	mov	r0, r8
 80061fa:	4649      	mov	r1, r9
 80061fc:	f7fa fa04 	bl	8000608 <__aeabi_dmul>
 8006200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006204:	f7fa fc86 	bl	8000b14 <__aeabi_dcmpge>
 8006208:	9e04      	ldr	r6, [sp, #16]
 800620a:	4637      	mov	r7, r6
 800620c:	2800      	cmp	r0, #0
 800620e:	f040 8245 	bne.w	800669c <_dtoa_r+0x954>
 8006212:	9d00      	ldr	r5, [sp, #0]
 8006214:	2331      	movs	r3, #49	; 0x31
 8006216:	f805 3b01 	strb.w	r3, [r5], #1
 800621a:	f10b 0b01 	add.w	fp, fp, #1
 800621e:	e241      	b.n	80066a4 <_dtoa_r+0x95c>
 8006220:	07f2      	lsls	r2, r6, #31
 8006222:	d505      	bpl.n	8006230 <_dtoa_r+0x4e8>
 8006224:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006228:	f7fa f9ee 	bl	8000608 <__aeabi_dmul>
 800622c:	3501      	adds	r5, #1
 800622e:	2301      	movs	r3, #1
 8006230:	1076      	asrs	r6, r6, #1
 8006232:	3708      	adds	r7, #8
 8006234:	e773      	b.n	800611e <_dtoa_r+0x3d6>
 8006236:	2502      	movs	r5, #2
 8006238:	e775      	b.n	8006126 <_dtoa_r+0x3de>
 800623a:	9e04      	ldr	r6, [sp, #16]
 800623c:	465f      	mov	r7, fp
 800623e:	e792      	b.n	8006166 <_dtoa_r+0x41e>
 8006240:	9900      	ldr	r1, [sp, #0]
 8006242:	4b50      	ldr	r3, [pc, #320]	; (8006384 <_dtoa_r+0x63c>)
 8006244:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006248:	4431      	add	r1, r6
 800624a:	9102      	str	r1, [sp, #8]
 800624c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800624e:	eeb0 9a47 	vmov.f32	s18, s14
 8006252:	eef0 9a67 	vmov.f32	s19, s15
 8006256:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800625a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800625e:	2900      	cmp	r1, #0
 8006260:	d044      	beq.n	80062ec <_dtoa_r+0x5a4>
 8006262:	494e      	ldr	r1, [pc, #312]	; (800639c <_dtoa_r+0x654>)
 8006264:	2000      	movs	r0, #0
 8006266:	f7fa faf9 	bl	800085c <__aeabi_ddiv>
 800626a:	ec53 2b19 	vmov	r2, r3, d9
 800626e:	f7fa f813 	bl	8000298 <__aeabi_dsub>
 8006272:	9d00      	ldr	r5, [sp, #0]
 8006274:	ec41 0b19 	vmov	d9, r0, r1
 8006278:	4649      	mov	r1, r9
 800627a:	4640      	mov	r0, r8
 800627c:	f7fa fc74 	bl	8000b68 <__aeabi_d2iz>
 8006280:	4606      	mov	r6, r0
 8006282:	f7fa f957 	bl	8000534 <__aeabi_i2d>
 8006286:	4602      	mov	r2, r0
 8006288:	460b      	mov	r3, r1
 800628a:	4640      	mov	r0, r8
 800628c:	4649      	mov	r1, r9
 800628e:	f7fa f803 	bl	8000298 <__aeabi_dsub>
 8006292:	3630      	adds	r6, #48	; 0x30
 8006294:	f805 6b01 	strb.w	r6, [r5], #1
 8006298:	ec53 2b19 	vmov	r2, r3, d9
 800629c:	4680      	mov	r8, r0
 800629e:	4689      	mov	r9, r1
 80062a0:	f7fa fc24 	bl	8000aec <__aeabi_dcmplt>
 80062a4:	2800      	cmp	r0, #0
 80062a6:	d164      	bne.n	8006372 <_dtoa_r+0x62a>
 80062a8:	4642      	mov	r2, r8
 80062aa:	464b      	mov	r3, r9
 80062ac:	4937      	ldr	r1, [pc, #220]	; (800638c <_dtoa_r+0x644>)
 80062ae:	2000      	movs	r0, #0
 80062b0:	f7f9 fff2 	bl	8000298 <__aeabi_dsub>
 80062b4:	ec53 2b19 	vmov	r2, r3, d9
 80062b8:	f7fa fc18 	bl	8000aec <__aeabi_dcmplt>
 80062bc:	2800      	cmp	r0, #0
 80062be:	f040 80b6 	bne.w	800642e <_dtoa_r+0x6e6>
 80062c2:	9b02      	ldr	r3, [sp, #8]
 80062c4:	429d      	cmp	r5, r3
 80062c6:	f43f af7c 	beq.w	80061c2 <_dtoa_r+0x47a>
 80062ca:	4b31      	ldr	r3, [pc, #196]	; (8006390 <_dtoa_r+0x648>)
 80062cc:	ec51 0b19 	vmov	r0, r1, d9
 80062d0:	2200      	movs	r2, #0
 80062d2:	f7fa f999 	bl	8000608 <__aeabi_dmul>
 80062d6:	4b2e      	ldr	r3, [pc, #184]	; (8006390 <_dtoa_r+0x648>)
 80062d8:	ec41 0b19 	vmov	d9, r0, r1
 80062dc:	2200      	movs	r2, #0
 80062de:	4640      	mov	r0, r8
 80062e0:	4649      	mov	r1, r9
 80062e2:	f7fa f991 	bl	8000608 <__aeabi_dmul>
 80062e6:	4680      	mov	r8, r0
 80062e8:	4689      	mov	r9, r1
 80062ea:	e7c5      	b.n	8006278 <_dtoa_r+0x530>
 80062ec:	ec51 0b17 	vmov	r0, r1, d7
 80062f0:	f7fa f98a 	bl	8000608 <__aeabi_dmul>
 80062f4:	9b02      	ldr	r3, [sp, #8]
 80062f6:	9d00      	ldr	r5, [sp, #0]
 80062f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80062fa:	ec41 0b19 	vmov	d9, r0, r1
 80062fe:	4649      	mov	r1, r9
 8006300:	4640      	mov	r0, r8
 8006302:	f7fa fc31 	bl	8000b68 <__aeabi_d2iz>
 8006306:	4606      	mov	r6, r0
 8006308:	f7fa f914 	bl	8000534 <__aeabi_i2d>
 800630c:	3630      	adds	r6, #48	; 0x30
 800630e:	4602      	mov	r2, r0
 8006310:	460b      	mov	r3, r1
 8006312:	4640      	mov	r0, r8
 8006314:	4649      	mov	r1, r9
 8006316:	f7f9 ffbf 	bl	8000298 <__aeabi_dsub>
 800631a:	f805 6b01 	strb.w	r6, [r5], #1
 800631e:	9b02      	ldr	r3, [sp, #8]
 8006320:	429d      	cmp	r5, r3
 8006322:	4680      	mov	r8, r0
 8006324:	4689      	mov	r9, r1
 8006326:	f04f 0200 	mov.w	r2, #0
 800632a:	d124      	bne.n	8006376 <_dtoa_r+0x62e>
 800632c:	4b1b      	ldr	r3, [pc, #108]	; (800639c <_dtoa_r+0x654>)
 800632e:	ec51 0b19 	vmov	r0, r1, d9
 8006332:	f7f9 ffb3 	bl	800029c <__adddf3>
 8006336:	4602      	mov	r2, r0
 8006338:	460b      	mov	r3, r1
 800633a:	4640      	mov	r0, r8
 800633c:	4649      	mov	r1, r9
 800633e:	f7fa fbf3 	bl	8000b28 <__aeabi_dcmpgt>
 8006342:	2800      	cmp	r0, #0
 8006344:	d173      	bne.n	800642e <_dtoa_r+0x6e6>
 8006346:	ec53 2b19 	vmov	r2, r3, d9
 800634a:	4914      	ldr	r1, [pc, #80]	; (800639c <_dtoa_r+0x654>)
 800634c:	2000      	movs	r0, #0
 800634e:	f7f9 ffa3 	bl	8000298 <__aeabi_dsub>
 8006352:	4602      	mov	r2, r0
 8006354:	460b      	mov	r3, r1
 8006356:	4640      	mov	r0, r8
 8006358:	4649      	mov	r1, r9
 800635a:	f7fa fbc7 	bl	8000aec <__aeabi_dcmplt>
 800635e:	2800      	cmp	r0, #0
 8006360:	f43f af2f 	beq.w	80061c2 <_dtoa_r+0x47a>
 8006364:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006366:	1e6b      	subs	r3, r5, #1
 8006368:	930f      	str	r3, [sp, #60]	; 0x3c
 800636a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800636e:	2b30      	cmp	r3, #48	; 0x30
 8006370:	d0f8      	beq.n	8006364 <_dtoa_r+0x61c>
 8006372:	46bb      	mov	fp, r7
 8006374:	e04a      	b.n	800640c <_dtoa_r+0x6c4>
 8006376:	4b06      	ldr	r3, [pc, #24]	; (8006390 <_dtoa_r+0x648>)
 8006378:	f7fa f946 	bl	8000608 <__aeabi_dmul>
 800637c:	4680      	mov	r8, r0
 800637e:	4689      	mov	r9, r1
 8006380:	e7bd      	b.n	80062fe <_dtoa_r+0x5b6>
 8006382:	bf00      	nop
 8006384:	08008cf8 	.word	0x08008cf8
 8006388:	08008cd0 	.word	0x08008cd0
 800638c:	3ff00000 	.word	0x3ff00000
 8006390:	40240000 	.word	0x40240000
 8006394:	401c0000 	.word	0x401c0000
 8006398:	40140000 	.word	0x40140000
 800639c:	3fe00000 	.word	0x3fe00000
 80063a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80063a4:	9d00      	ldr	r5, [sp, #0]
 80063a6:	4642      	mov	r2, r8
 80063a8:	464b      	mov	r3, r9
 80063aa:	4630      	mov	r0, r6
 80063ac:	4639      	mov	r1, r7
 80063ae:	f7fa fa55 	bl	800085c <__aeabi_ddiv>
 80063b2:	f7fa fbd9 	bl	8000b68 <__aeabi_d2iz>
 80063b6:	9001      	str	r0, [sp, #4]
 80063b8:	f7fa f8bc 	bl	8000534 <__aeabi_i2d>
 80063bc:	4642      	mov	r2, r8
 80063be:	464b      	mov	r3, r9
 80063c0:	f7fa f922 	bl	8000608 <__aeabi_dmul>
 80063c4:	4602      	mov	r2, r0
 80063c6:	460b      	mov	r3, r1
 80063c8:	4630      	mov	r0, r6
 80063ca:	4639      	mov	r1, r7
 80063cc:	f7f9 ff64 	bl	8000298 <__aeabi_dsub>
 80063d0:	9e01      	ldr	r6, [sp, #4]
 80063d2:	9f04      	ldr	r7, [sp, #16]
 80063d4:	3630      	adds	r6, #48	; 0x30
 80063d6:	f805 6b01 	strb.w	r6, [r5], #1
 80063da:	9e00      	ldr	r6, [sp, #0]
 80063dc:	1bae      	subs	r6, r5, r6
 80063de:	42b7      	cmp	r7, r6
 80063e0:	4602      	mov	r2, r0
 80063e2:	460b      	mov	r3, r1
 80063e4:	d134      	bne.n	8006450 <_dtoa_r+0x708>
 80063e6:	f7f9 ff59 	bl	800029c <__adddf3>
 80063ea:	4642      	mov	r2, r8
 80063ec:	464b      	mov	r3, r9
 80063ee:	4606      	mov	r6, r0
 80063f0:	460f      	mov	r7, r1
 80063f2:	f7fa fb99 	bl	8000b28 <__aeabi_dcmpgt>
 80063f6:	b9c8      	cbnz	r0, 800642c <_dtoa_r+0x6e4>
 80063f8:	4642      	mov	r2, r8
 80063fa:	464b      	mov	r3, r9
 80063fc:	4630      	mov	r0, r6
 80063fe:	4639      	mov	r1, r7
 8006400:	f7fa fb6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006404:	b110      	cbz	r0, 800640c <_dtoa_r+0x6c4>
 8006406:	9b01      	ldr	r3, [sp, #4]
 8006408:	07db      	lsls	r3, r3, #31
 800640a:	d40f      	bmi.n	800642c <_dtoa_r+0x6e4>
 800640c:	4651      	mov	r1, sl
 800640e:	4620      	mov	r0, r4
 8006410:	f000 fbcc 	bl	8006bac <_Bfree>
 8006414:	2300      	movs	r3, #0
 8006416:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006418:	702b      	strb	r3, [r5, #0]
 800641a:	f10b 0301 	add.w	r3, fp, #1
 800641e:	6013      	str	r3, [r2, #0]
 8006420:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006422:	2b00      	cmp	r3, #0
 8006424:	f43f ace2 	beq.w	8005dec <_dtoa_r+0xa4>
 8006428:	601d      	str	r5, [r3, #0]
 800642a:	e4df      	b.n	8005dec <_dtoa_r+0xa4>
 800642c:	465f      	mov	r7, fp
 800642e:	462b      	mov	r3, r5
 8006430:	461d      	mov	r5, r3
 8006432:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006436:	2a39      	cmp	r2, #57	; 0x39
 8006438:	d106      	bne.n	8006448 <_dtoa_r+0x700>
 800643a:	9a00      	ldr	r2, [sp, #0]
 800643c:	429a      	cmp	r2, r3
 800643e:	d1f7      	bne.n	8006430 <_dtoa_r+0x6e8>
 8006440:	9900      	ldr	r1, [sp, #0]
 8006442:	2230      	movs	r2, #48	; 0x30
 8006444:	3701      	adds	r7, #1
 8006446:	700a      	strb	r2, [r1, #0]
 8006448:	781a      	ldrb	r2, [r3, #0]
 800644a:	3201      	adds	r2, #1
 800644c:	701a      	strb	r2, [r3, #0]
 800644e:	e790      	b.n	8006372 <_dtoa_r+0x62a>
 8006450:	4ba3      	ldr	r3, [pc, #652]	; (80066e0 <_dtoa_r+0x998>)
 8006452:	2200      	movs	r2, #0
 8006454:	f7fa f8d8 	bl	8000608 <__aeabi_dmul>
 8006458:	2200      	movs	r2, #0
 800645a:	2300      	movs	r3, #0
 800645c:	4606      	mov	r6, r0
 800645e:	460f      	mov	r7, r1
 8006460:	f7fa fb3a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006464:	2800      	cmp	r0, #0
 8006466:	d09e      	beq.n	80063a6 <_dtoa_r+0x65e>
 8006468:	e7d0      	b.n	800640c <_dtoa_r+0x6c4>
 800646a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800646c:	2a00      	cmp	r2, #0
 800646e:	f000 80ca 	beq.w	8006606 <_dtoa_r+0x8be>
 8006472:	9a07      	ldr	r2, [sp, #28]
 8006474:	2a01      	cmp	r2, #1
 8006476:	f300 80ad 	bgt.w	80065d4 <_dtoa_r+0x88c>
 800647a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800647c:	2a00      	cmp	r2, #0
 800647e:	f000 80a5 	beq.w	80065cc <_dtoa_r+0x884>
 8006482:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006486:	9e08      	ldr	r6, [sp, #32]
 8006488:	9d05      	ldr	r5, [sp, #20]
 800648a:	9a05      	ldr	r2, [sp, #20]
 800648c:	441a      	add	r2, r3
 800648e:	9205      	str	r2, [sp, #20]
 8006490:	9a06      	ldr	r2, [sp, #24]
 8006492:	2101      	movs	r1, #1
 8006494:	441a      	add	r2, r3
 8006496:	4620      	mov	r0, r4
 8006498:	9206      	str	r2, [sp, #24]
 800649a:	f000 fc3d 	bl	8006d18 <__i2b>
 800649e:	4607      	mov	r7, r0
 80064a0:	b165      	cbz	r5, 80064bc <_dtoa_r+0x774>
 80064a2:	9b06      	ldr	r3, [sp, #24]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	dd09      	ble.n	80064bc <_dtoa_r+0x774>
 80064a8:	42ab      	cmp	r3, r5
 80064aa:	9a05      	ldr	r2, [sp, #20]
 80064ac:	bfa8      	it	ge
 80064ae:	462b      	movge	r3, r5
 80064b0:	1ad2      	subs	r2, r2, r3
 80064b2:	9205      	str	r2, [sp, #20]
 80064b4:	9a06      	ldr	r2, [sp, #24]
 80064b6:	1aed      	subs	r5, r5, r3
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	9306      	str	r3, [sp, #24]
 80064bc:	9b08      	ldr	r3, [sp, #32]
 80064be:	b1f3      	cbz	r3, 80064fe <_dtoa_r+0x7b6>
 80064c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	f000 80a3 	beq.w	800660e <_dtoa_r+0x8c6>
 80064c8:	2e00      	cmp	r6, #0
 80064ca:	dd10      	ble.n	80064ee <_dtoa_r+0x7a6>
 80064cc:	4639      	mov	r1, r7
 80064ce:	4632      	mov	r2, r6
 80064d0:	4620      	mov	r0, r4
 80064d2:	f000 fce1 	bl	8006e98 <__pow5mult>
 80064d6:	4652      	mov	r2, sl
 80064d8:	4601      	mov	r1, r0
 80064da:	4607      	mov	r7, r0
 80064dc:	4620      	mov	r0, r4
 80064de:	f000 fc31 	bl	8006d44 <__multiply>
 80064e2:	4651      	mov	r1, sl
 80064e4:	4680      	mov	r8, r0
 80064e6:	4620      	mov	r0, r4
 80064e8:	f000 fb60 	bl	8006bac <_Bfree>
 80064ec:	46c2      	mov	sl, r8
 80064ee:	9b08      	ldr	r3, [sp, #32]
 80064f0:	1b9a      	subs	r2, r3, r6
 80064f2:	d004      	beq.n	80064fe <_dtoa_r+0x7b6>
 80064f4:	4651      	mov	r1, sl
 80064f6:	4620      	mov	r0, r4
 80064f8:	f000 fcce 	bl	8006e98 <__pow5mult>
 80064fc:	4682      	mov	sl, r0
 80064fe:	2101      	movs	r1, #1
 8006500:	4620      	mov	r0, r4
 8006502:	f000 fc09 	bl	8006d18 <__i2b>
 8006506:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006508:	2b00      	cmp	r3, #0
 800650a:	4606      	mov	r6, r0
 800650c:	f340 8081 	ble.w	8006612 <_dtoa_r+0x8ca>
 8006510:	461a      	mov	r2, r3
 8006512:	4601      	mov	r1, r0
 8006514:	4620      	mov	r0, r4
 8006516:	f000 fcbf 	bl	8006e98 <__pow5mult>
 800651a:	9b07      	ldr	r3, [sp, #28]
 800651c:	2b01      	cmp	r3, #1
 800651e:	4606      	mov	r6, r0
 8006520:	dd7a      	ble.n	8006618 <_dtoa_r+0x8d0>
 8006522:	f04f 0800 	mov.w	r8, #0
 8006526:	6933      	ldr	r3, [r6, #16]
 8006528:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800652c:	6918      	ldr	r0, [r3, #16]
 800652e:	f000 fba5 	bl	8006c7c <__hi0bits>
 8006532:	f1c0 0020 	rsb	r0, r0, #32
 8006536:	9b06      	ldr	r3, [sp, #24]
 8006538:	4418      	add	r0, r3
 800653a:	f010 001f 	ands.w	r0, r0, #31
 800653e:	f000 8094 	beq.w	800666a <_dtoa_r+0x922>
 8006542:	f1c0 0320 	rsb	r3, r0, #32
 8006546:	2b04      	cmp	r3, #4
 8006548:	f340 8085 	ble.w	8006656 <_dtoa_r+0x90e>
 800654c:	9b05      	ldr	r3, [sp, #20]
 800654e:	f1c0 001c 	rsb	r0, r0, #28
 8006552:	4403      	add	r3, r0
 8006554:	9305      	str	r3, [sp, #20]
 8006556:	9b06      	ldr	r3, [sp, #24]
 8006558:	4403      	add	r3, r0
 800655a:	4405      	add	r5, r0
 800655c:	9306      	str	r3, [sp, #24]
 800655e:	9b05      	ldr	r3, [sp, #20]
 8006560:	2b00      	cmp	r3, #0
 8006562:	dd05      	ble.n	8006570 <_dtoa_r+0x828>
 8006564:	4651      	mov	r1, sl
 8006566:	461a      	mov	r2, r3
 8006568:	4620      	mov	r0, r4
 800656a:	f000 fcef 	bl	8006f4c <__lshift>
 800656e:	4682      	mov	sl, r0
 8006570:	9b06      	ldr	r3, [sp, #24]
 8006572:	2b00      	cmp	r3, #0
 8006574:	dd05      	ble.n	8006582 <_dtoa_r+0x83a>
 8006576:	4631      	mov	r1, r6
 8006578:	461a      	mov	r2, r3
 800657a:	4620      	mov	r0, r4
 800657c:	f000 fce6 	bl	8006f4c <__lshift>
 8006580:	4606      	mov	r6, r0
 8006582:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006584:	2b00      	cmp	r3, #0
 8006586:	d072      	beq.n	800666e <_dtoa_r+0x926>
 8006588:	4631      	mov	r1, r6
 800658a:	4650      	mov	r0, sl
 800658c:	f000 fd4a 	bl	8007024 <__mcmp>
 8006590:	2800      	cmp	r0, #0
 8006592:	da6c      	bge.n	800666e <_dtoa_r+0x926>
 8006594:	2300      	movs	r3, #0
 8006596:	4651      	mov	r1, sl
 8006598:	220a      	movs	r2, #10
 800659a:	4620      	mov	r0, r4
 800659c:	f000 fb28 	bl	8006bf0 <__multadd>
 80065a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80065a6:	4682      	mov	sl, r0
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f000 81b0 	beq.w	800690e <_dtoa_r+0xbc6>
 80065ae:	2300      	movs	r3, #0
 80065b0:	4639      	mov	r1, r7
 80065b2:	220a      	movs	r2, #10
 80065b4:	4620      	mov	r0, r4
 80065b6:	f000 fb1b 	bl	8006bf0 <__multadd>
 80065ba:	9b01      	ldr	r3, [sp, #4]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	4607      	mov	r7, r0
 80065c0:	f300 8096 	bgt.w	80066f0 <_dtoa_r+0x9a8>
 80065c4:	9b07      	ldr	r3, [sp, #28]
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	dc59      	bgt.n	800667e <_dtoa_r+0x936>
 80065ca:	e091      	b.n	80066f0 <_dtoa_r+0x9a8>
 80065cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80065ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80065d2:	e758      	b.n	8006486 <_dtoa_r+0x73e>
 80065d4:	9b04      	ldr	r3, [sp, #16]
 80065d6:	1e5e      	subs	r6, r3, #1
 80065d8:	9b08      	ldr	r3, [sp, #32]
 80065da:	42b3      	cmp	r3, r6
 80065dc:	bfbf      	itttt	lt
 80065de:	9b08      	ldrlt	r3, [sp, #32]
 80065e0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80065e2:	9608      	strlt	r6, [sp, #32]
 80065e4:	1af3      	sublt	r3, r6, r3
 80065e6:	bfb4      	ite	lt
 80065e8:	18d2      	addlt	r2, r2, r3
 80065ea:	1b9e      	subge	r6, r3, r6
 80065ec:	9b04      	ldr	r3, [sp, #16]
 80065ee:	bfbc      	itt	lt
 80065f0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80065f2:	2600      	movlt	r6, #0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	bfb7      	itett	lt
 80065f8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80065fc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006600:	1a9d      	sublt	r5, r3, r2
 8006602:	2300      	movlt	r3, #0
 8006604:	e741      	b.n	800648a <_dtoa_r+0x742>
 8006606:	9e08      	ldr	r6, [sp, #32]
 8006608:	9d05      	ldr	r5, [sp, #20]
 800660a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800660c:	e748      	b.n	80064a0 <_dtoa_r+0x758>
 800660e:	9a08      	ldr	r2, [sp, #32]
 8006610:	e770      	b.n	80064f4 <_dtoa_r+0x7ac>
 8006612:	9b07      	ldr	r3, [sp, #28]
 8006614:	2b01      	cmp	r3, #1
 8006616:	dc19      	bgt.n	800664c <_dtoa_r+0x904>
 8006618:	9b02      	ldr	r3, [sp, #8]
 800661a:	b9bb      	cbnz	r3, 800664c <_dtoa_r+0x904>
 800661c:	9b03      	ldr	r3, [sp, #12]
 800661e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006622:	b99b      	cbnz	r3, 800664c <_dtoa_r+0x904>
 8006624:	9b03      	ldr	r3, [sp, #12]
 8006626:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800662a:	0d1b      	lsrs	r3, r3, #20
 800662c:	051b      	lsls	r3, r3, #20
 800662e:	b183      	cbz	r3, 8006652 <_dtoa_r+0x90a>
 8006630:	9b05      	ldr	r3, [sp, #20]
 8006632:	3301      	adds	r3, #1
 8006634:	9305      	str	r3, [sp, #20]
 8006636:	9b06      	ldr	r3, [sp, #24]
 8006638:	3301      	adds	r3, #1
 800663a:	9306      	str	r3, [sp, #24]
 800663c:	f04f 0801 	mov.w	r8, #1
 8006640:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006642:	2b00      	cmp	r3, #0
 8006644:	f47f af6f 	bne.w	8006526 <_dtoa_r+0x7de>
 8006648:	2001      	movs	r0, #1
 800664a:	e774      	b.n	8006536 <_dtoa_r+0x7ee>
 800664c:	f04f 0800 	mov.w	r8, #0
 8006650:	e7f6      	b.n	8006640 <_dtoa_r+0x8f8>
 8006652:	4698      	mov	r8, r3
 8006654:	e7f4      	b.n	8006640 <_dtoa_r+0x8f8>
 8006656:	d082      	beq.n	800655e <_dtoa_r+0x816>
 8006658:	9a05      	ldr	r2, [sp, #20]
 800665a:	331c      	adds	r3, #28
 800665c:	441a      	add	r2, r3
 800665e:	9205      	str	r2, [sp, #20]
 8006660:	9a06      	ldr	r2, [sp, #24]
 8006662:	441a      	add	r2, r3
 8006664:	441d      	add	r5, r3
 8006666:	9206      	str	r2, [sp, #24]
 8006668:	e779      	b.n	800655e <_dtoa_r+0x816>
 800666a:	4603      	mov	r3, r0
 800666c:	e7f4      	b.n	8006658 <_dtoa_r+0x910>
 800666e:	9b04      	ldr	r3, [sp, #16]
 8006670:	2b00      	cmp	r3, #0
 8006672:	dc37      	bgt.n	80066e4 <_dtoa_r+0x99c>
 8006674:	9b07      	ldr	r3, [sp, #28]
 8006676:	2b02      	cmp	r3, #2
 8006678:	dd34      	ble.n	80066e4 <_dtoa_r+0x99c>
 800667a:	9b04      	ldr	r3, [sp, #16]
 800667c:	9301      	str	r3, [sp, #4]
 800667e:	9b01      	ldr	r3, [sp, #4]
 8006680:	b963      	cbnz	r3, 800669c <_dtoa_r+0x954>
 8006682:	4631      	mov	r1, r6
 8006684:	2205      	movs	r2, #5
 8006686:	4620      	mov	r0, r4
 8006688:	f000 fab2 	bl	8006bf0 <__multadd>
 800668c:	4601      	mov	r1, r0
 800668e:	4606      	mov	r6, r0
 8006690:	4650      	mov	r0, sl
 8006692:	f000 fcc7 	bl	8007024 <__mcmp>
 8006696:	2800      	cmp	r0, #0
 8006698:	f73f adbb 	bgt.w	8006212 <_dtoa_r+0x4ca>
 800669c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800669e:	9d00      	ldr	r5, [sp, #0]
 80066a0:	ea6f 0b03 	mvn.w	fp, r3
 80066a4:	f04f 0800 	mov.w	r8, #0
 80066a8:	4631      	mov	r1, r6
 80066aa:	4620      	mov	r0, r4
 80066ac:	f000 fa7e 	bl	8006bac <_Bfree>
 80066b0:	2f00      	cmp	r7, #0
 80066b2:	f43f aeab 	beq.w	800640c <_dtoa_r+0x6c4>
 80066b6:	f1b8 0f00 	cmp.w	r8, #0
 80066ba:	d005      	beq.n	80066c8 <_dtoa_r+0x980>
 80066bc:	45b8      	cmp	r8, r7
 80066be:	d003      	beq.n	80066c8 <_dtoa_r+0x980>
 80066c0:	4641      	mov	r1, r8
 80066c2:	4620      	mov	r0, r4
 80066c4:	f000 fa72 	bl	8006bac <_Bfree>
 80066c8:	4639      	mov	r1, r7
 80066ca:	4620      	mov	r0, r4
 80066cc:	f000 fa6e 	bl	8006bac <_Bfree>
 80066d0:	e69c      	b.n	800640c <_dtoa_r+0x6c4>
 80066d2:	2600      	movs	r6, #0
 80066d4:	4637      	mov	r7, r6
 80066d6:	e7e1      	b.n	800669c <_dtoa_r+0x954>
 80066d8:	46bb      	mov	fp, r7
 80066da:	4637      	mov	r7, r6
 80066dc:	e599      	b.n	8006212 <_dtoa_r+0x4ca>
 80066de:	bf00      	nop
 80066e0:	40240000 	.word	0x40240000
 80066e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f000 80c8 	beq.w	800687c <_dtoa_r+0xb34>
 80066ec:	9b04      	ldr	r3, [sp, #16]
 80066ee:	9301      	str	r3, [sp, #4]
 80066f0:	2d00      	cmp	r5, #0
 80066f2:	dd05      	ble.n	8006700 <_dtoa_r+0x9b8>
 80066f4:	4639      	mov	r1, r7
 80066f6:	462a      	mov	r2, r5
 80066f8:	4620      	mov	r0, r4
 80066fa:	f000 fc27 	bl	8006f4c <__lshift>
 80066fe:	4607      	mov	r7, r0
 8006700:	f1b8 0f00 	cmp.w	r8, #0
 8006704:	d05b      	beq.n	80067be <_dtoa_r+0xa76>
 8006706:	6879      	ldr	r1, [r7, #4]
 8006708:	4620      	mov	r0, r4
 800670a:	f000 fa0f 	bl	8006b2c <_Balloc>
 800670e:	4605      	mov	r5, r0
 8006710:	b928      	cbnz	r0, 800671e <_dtoa_r+0x9d6>
 8006712:	4b83      	ldr	r3, [pc, #524]	; (8006920 <_dtoa_r+0xbd8>)
 8006714:	4602      	mov	r2, r0
 8006716:	f240 21ef 	movw	r1, #751	; 0x2ef
 800671a:	f7ff bb2e 	b.w	8005d7a <_dtoa_r+0x32>
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	3202      	adds	r2, #2
 8006722:	0092      	lsls	r2, r2, #2
 8006724:	f107 010c 	add.w	r1, r7, #12
 8006728:	300c      	adds	r0, #12
 800672a:	f001 f813 	bl	8007754 <memcpy>
 800672e:	2201      	movs	r2, #1
 8006730:	4629      	mov	r1, r5
 8006732:	4620      	mov	r0, r4
 8006734:	f000 fc0a 	bl	8006f4c <__lshift>
 8006738:	9b00      	ldr	r3, [sp, #0]
 800673a:	3301      	adds	r3, #1
 800673c:	9304      	str	r3, [sp, #16]
 800673e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006742:	4413      	add	r3, r2
 8006744:	9308      	str	r3, [sp, #32]
 8006746:	9b02      	ldr	r3, [sp, #8]
 8006748:	f003 0301 	and.w	r3, r3, #1
 800674c:	46b8      	mov	r8, r7
 800674e:	9306      	str	r3, [sp, #24]
 8006750:	4607      	mov	r7, r0
 8006752:	9b04      	ldr	r3, [sp, #16]
 8006754:	4631      	mov	r1, r6
 8006756:	3b01      	subs	r3, #1
 8006758:	4650      	mov	r0, sl
 800675a:	9301      	str	r3, [sp, #4]
 800675c:	f7ff fa6b 	bl	8005c36 <quorem>
 8006760:	4641      	mov	r1, r8
 8006762:	9002      	str	r0, [sp, #8]
 8006764:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006768:	4650      	mov	r0, sl
 800676a:	f000 fc5b 	bl	8007024 <__mcmp>
 800676e:	463a      	mov	r2, r7
 8006770:	9005      	str	r0, [sp, #20]
 8006772:	4631      	mov	r1, r6
 8006774:	4620      	mov	r0, r4
 8006776:	f000 fc71 	bl	800705c <__mdiff>
 800677a:	68c2      	ldr	r2, [r0, #12]
 800677c:	4605      	mov	r5, r0
 800677e:	bb02      	cbnz	r2, 80067c2 <_dtoa_r+0xa7a>
 8006780:	4601      	mov	r1, r0
 8006782:	4650      	mov	r0, sl
 8006784:	f000 fc4e 	bl	8007024 <__mcmp>
 8006788:	4602      	mov	r2, r0
 800678a:	4629      	mov	r1, r5
 800678c:	4620      	mov	r0, r4
 800678e:	9209      	str	r2, [sp, #36]	; 0x24
 8006790:	f000 fa0c 	bl	8006bac <_Bfree>
 8006794:	9b07      	ldr	r3, [sp, #28]
 8006796:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006798:	9d04      	ldr	r5, [sp, #16]
 800679a:	ea43 0102 	orr.w	r1, r3, r2
 800679e:	9b06      	ldr	r3, [sp, #24]
 80067a0:	4319      	orrs	r1, r3
 80067a2:	d110      	bne.n	80067c6 <_dtoa_r+0xa7e>
 80067a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80067a8:	d029      	beq.n	80067fe <_dtoa_r+0xab6>
 80067aa:	9b05      	ldr	r3, [sp, #20]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	dd02      	ble.n	80067b6 <_dtoa_r+0xa6e>
 80067b0:	9b02      	ldr	r3, [sp, #8]
 80067b2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80067b6:	9b01      	ldr	r3, [sp, #4]
 80067b8:	f883 9000 	strb.w	r9, [r3]
 80067bc:	e774      	b.n	80066a8 <_dtoa_r+0x960>
 80067be:	4638      	mov	r0, r7
 80067c0:	e7ba      	b.n	8006738 <_dtoa_r+0x9f0>
 80067c2:	2201      	movs	r2, #1
 80067c4:	e7e1      	b.n	800678a <_dtoa_r+0xa42>
 80067c6:	9b05      	ldr	r3, [sp, #20]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	db04      	blt.n	80067d6 <_dtoa_r+0xa8e>
 80067cc:	9907      	ldr	r1, [sp, #28]
 80067ce:	430b      	orrs	r3, r1
 80067d0:	9906      	ldr	r1, [sp, #24]
 80067d2:	430b      	orrs	r3, r1
 80067d4:	d120      	bne.n	8006818 <_dtoa_r+0xad0>
 80067d6:	2a00      	cmp	r2, #0
 80067d8:	dded      	ble.n	80067b6 <_dtoa_r+0xa6e>
 80067da:	4651      	mov	r1, sl
 80067dc:	2201      	movs	r2, #1
 80067de:	4620      	mov	r0, r4
 80067e0:	f000 fbb4 	bl	8006f4c <__lshift>
 80067e4:	4631      	mov	r1, r6
 80067e6:	4682      	mov	sl, r0
 80067e8:	f000 fc1c 	bl	8007024 <__mcmp>
 80067ec:	2800      	cmp	r0, #0
 80067ee:	dc03      	bgt.n	80067f8 <_dtoa_r+0xab0>
 80067f0:	d1e1      	bne.n	80067b6 <_dtoa_r+0xa6e>
 80067f2:	f019 0f01 	tst.w	r9, #1
 80067f6:	d0de      	beq.n	80067b6 <_dtoa_r+0xa6e>
 80067f8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80067fc:	d1d8      	bne.n	80067b0 <_dtoa_r+0xa68>
 80067fe:	9a01      	ldr	r2, [sp, #4]
 8006800:	2339      	movs	r3, #57	; 0x39
 8006802:	7013      	strb	r3, [r2, #0]
 8006804:	462b      	mov	r3, r5
 8006806:	461d      	mov	r5, r3
 8006808:	3b01      	subs	r3, #1
 800680a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800680e:	2a39      	cmp	r2, #57	; 0x39
 8006810:	d06c      	beq.n	80068ec <_dtoa_r+0xba4>
 8006812:	3201      	adds	r2, #1
 8006814:	701a      	strb	r2, [r3, #0]
 8006816:	e747      	b.n	80066a8 <_dtoa_r+0x960>
 8006818:	2a00      	cmp	r2, #0
 800681a:	dd07      	ble.n	800682c <_dtoa_r+0xae4>
 800681c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006820:	d0ed      	beq.n	80067fe <_dtoa_r+0xab6>
 8006822:	9a01      	ldr	r2, [sp, #4]
 8006824:	f109 0301 	add.w	r3, r9, #1
 8006828:	7013      	strb	r3, [r2, #0]
 800682a:	e73d      	b.n	80066a8 <_dtoa_r+0x960>
 800682c:	9b04      	ldr	r3, [sp, #16]
 800682e:	9a08      	ldr	r2, [sp, #32]
 8006830:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006834:	4293      	cmp	r3, r2
 8006836:	d043      	beq.n	80068c0 <_dtoa_r+0xb78>
 8006838:	4651      	mov	r1, sl
 800683a:	2300      	movs	r3, #0
 800683c:	220a      	movs	r2, #10
 800683e:	4620      	mov	r0, r4
 8006840:	f000 f9d6 	bl	8006bf0 <__multadd>
 8006844:	45b8      	cmp	r8, r7
 8006846:	4682      	mov	sl, r0
 8006848:	f04f 0300 	mov.w	r3, #0
 800684c:	f04f 020a 	mov.w	r2, #10
 8006850:	4641      	mov	r1, r8
 8006852:	4620      	mov	r0, r4
 8006854:	d107      	bne.n	8006866 <_dtoa_r+0xb1e>
 8006856:	f000 f9cb 	bl	8006bf0 <__multadd>
 800685a:	4680      	mov	r8, r0
 800685c:	4607      	mov	r7, r0
 800685e:	9b04      	ldr	r3, [sp, #16]
 8006860:	3301      	adds	r3, #1
 8006862:	9304      	str	r3, [sp, #16]
 8006864:	e775      	b.n	8006752 <_dtoa_r+0xa0a>
 8006866:	f000 f9c3 	bl	8006bf0 <__multadd>
 800686a:	4639      	mov	r1, r7
 800686c:	4680      	mov	r8, r0
 800686e:	2300      	movs	r3, #0
 8006870:	220a      	movs	r2, #10
 8006872:	4620      	mov	r0, r4
 8006874:	f000 f9bc 	bl	8006bf0 <__multadd>
 8006878:	4607      	mov	r7, r0
 800687a:	e7f0      	b.n	800685e <_dtoa_r+0xb16>
 800687c:	9b04      	ldr	r3, [sp, #16]
 800687e:	9301      	str	r3, [sp, #4]
 8006880:	9d00      	ldr	r5, [sp, #0]
 8006882:	4631      	mov	r1, r6
 8006884:	4650      	mov	r0, sl
 8006886:	f7ff f9d6 	bl	8005c36 <quorem>
 800688a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800688e:	9b00      	ldr	r3, [sp, #0]
 8006890:	f805 9b01 	strb.w	r9, [r5], #1
 8006894:	1aea      	subs	r2, r5, r3
 8006896:	9b01      	ldr	r3, [sp, #4]
 8006898:	4293      	cmp	r3, r2
 800689a:	dd07      	ble.n	80068ac <_dtoa_r+0xb64>
 800689c:	4651      	mov	r1, sl
 800689e:	2300      	movs	r3, #0
 80068a0:	220a      	movs	r2, #10
 80068a2:	4620      	mov	r0, r4
 80068a4:	f000 f9a4 	bl	8006bf0 <__multadd>
 80068a8:	4682      	mov	sl, r0
 80068aa:	e7ea      	b.n	8006882 <_dtoa_r+0xb3a>
 80068ac:	9b01      	ldr	r3, [sp, #4]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	bfc8      	it	gt
 80068b2:	461d      	movgt	r5, r3
 80068b4:	9b00      	ldr	r3, [sp, #0]
 80068b6:	bfd8      	it	le
 80068b8:	2501      	movle	r5, #1
 80068ba:	441d      	add	r5, r3
 80068bc:	f04f 0800 	mov.w	r8, #0
 80068c0:	4651      	mov	r1, sl
 80068c2:	2201      	movs	r2, #1
 80068c4:	4620      	mov	r0, r4
 80068c6:	f000 fb41 	bl	8006f4c <__lshift>
 80068ca:	4631      	mov	r1, r6
 80068cc:	4682      	mov	sl, r0
 80068ce:	f000 fba9 	bl	8007024 <__mcmp>
 80068d2:	2800      	cmp	r0, #0
 80068d4:	dc96      	bgt.n	8006804 <_dtoa_r+0xabc>
 80068d6:	d102      	bne.n	80068de <_dtoa_r+0xb96>
 80068d8:	f019 0f01 	tst.w	r9, #1
 80068dc:	d192      	bne.n	8006804 <_dtoa_r+0xabc>
 80068de:	462b      	mov	r3, r5
 80068e0:	461d      	mov	r5, r3
 80068e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068e6:	2a30      	cmp	r2, #48	; 0x30
 80068e8:	d0fa      	beq.n	80068e0 <_dtoa_r+0xb98>
 80068ea:	e6dd      	b.n	80066a8 <_dtoa_r+0x960>
 80068ec:	9a00      	ldr	r2, [sp, #0]
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d189      	bne.n	8006806 <_dtoa_r+0xabe>
 80068f2:	f10b 0b01 	add.w	fp, fp, #1
 80068f6:	2331      	movs	r3, #49	; 0x31
 80068f8:	e796      	b.n	8006828 <_dtoa_r+0xae0>
 80068fa:	4b0a      	ldr	r3, [pc, #40]	; (8006924 <_dtoa_r+0xbdc>)
 80068fc:	f7ff ba99 	b.w	8005e32 <_dtoa_r+0xea>
 8006900:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006902:	2b00      	cmp	r3, #0
 8006904:	f47f aa6d 	bne.w	8005de2 <_dtoa_r+0x9a>
 8006908:	4b07      	ldr	r3, [pc, #28]	; (8006928 <_dtoa_r+0xbe0>)
 800690a:	f7ff ba92 	b.w	8005e32 <_dtoa_r+0xea>
 800690e:	9b01      	ldr	r3, [sp, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	dcb5      	bgt.n	8006880 <_dtoa_r+0xb38>
 8006914:	9b07      	ldr	r3, [sp, #28]
 8006916:	2b02      	cmp	r3, #2
 8006918:	f73f aeb1 	bgt.w	800667e <_dtoa_r+0x936>
 800691c:	e7b0      	b.n	8006880 <_dtoa_r+0xb38>
 800691e:	bf00      	nop
 8006920:	08008c60 	.word	0x08008c60
 8006924:	08008bc0 	.word	0x08008bc0
 8006928:	08008be4 	.word	0x08008be4

0800692c <_free_r>:
 800692c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800692e:	2900      	cmp	r1, #0
 8006930:	d044      	beq.n	80069bc <_free_r+0x90>
 8006932:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006936:	9001      	str	r0, [sp, #4]
 8006938:	2b00      	cmp	r3, #0
 800693a:	f1a1 0404 	sub.w	r4, r1, #4
 800693e:	bfb8      	it	lt
 8006940:	18e4      	addlt	r4, r4, r3
 8006942:	f000 f8e7 	bl	8006b14 <__malloc_lock>
 8006946:	4a1e      	ldr	r2, [pc, #120]	; (80069c0 <_free_r+0x94>)
 8006948:	9801      	ldr	r0, [sp, #4]
 800694a:	6813      	ldr	r3, [r2, #0]
 800694c:	b933      	cbnz	r3, 800695c <_free_r+0x30>
 800694e:	6063      	str	r3, [r4, #4]
 8006950:	6014      	str	r4, [r2, #0]
 8006952:	b003      	add	sp, #12
 8006954:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006958:	f000 b8e2 	b.w	8006b20 <__malloc_unlock>
 800695c:	42a3      	cmp	r3, r4
 800695e:	d908      	bls.n	8006972 <_free_r+0x46>
 8006960:	6825      	ldr	r5, [r4, #0]
 8006962:	1961      	adds	r1, r4, r5
 8006964:	428b      	cmp	r3, r1
 8006966:	bf01      	itttt	eq
 8006968:	6819      	ldreq	r1, [r3, #0]
 800696a:	685b      	ldreq	r3, [r3, #4]
 800696c:	1949      	addeq	r1, r1, r5
 800696e:	6021      	streq	r1, [r4, #0]
 8006970:	e7ed      	b.n	800694e <_free_r+0x22>
 8006972:	461a      	mov	r2, r3
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	b10b      	cbz	r3, 800697c <_free_r+0x50>
 8006978:	42a3      	cmp	r3, r4
 800697a:	d9fa      	bls.n	8006972 <_free_r+0x46>
 800697c:	6811      	ldr	r1, [r2, #0]
 800697e:	1855      	adds	r5, r2, r1
 8006980:	42a5      	cmp	r5, r4
 8006982:	d10b      	bne.n	800699c <_free_r+0x70>
 8006984:	6824      	ldr	r4, [r4, #0]
 8006986:	4421      	add	r1, r4
 8006988:	1854      	adds	r4, r2, r1
 800698a:	42a3      	cmp	r3, r4
 800698c:	6011      	str	r1, [r2, #0]
 800698e:	d1e0      	bne.n	8006952 <_free_r+0x26>
 8006990:	681c      	ldr	r4, [r3, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	6053      	str	r3, [r2, #4]
 8006996:	440c      	add	r4, r1
 8006998:	6014      	str	r4, [r2, #0]
 800699a:	e7da      	b.n	8006952 <_free_r+0x26>
 800699c:	d902      	bls.n	80069a4 <_free_r+0x78>
 800699e:	230c      	movs	r3, #12
 80069a0:	6003      	str	r3, [r0, #0]
 80069a2:	e7d6      	b.n	8006952 <_free_r+0x26>
 80069a4:	6825      	ldr	r5, [r4, #0]
 80069a6:	1961      	adds	r1, r4, r5
 80069a8:	428b      	cmp	r3, r1
 80069aa:	bf04      	itt	eq
 80069ac:	6819      	ldreq	r1, [r3, #0]
 80069ae:	685b      	ldreq	r3, [r3, #4]
 80069b0:	6063      	str	r3, [r4, #4]
 80069b2:	bf04      	itt	eq
 80069b4:	1949      	addeq	r1, r1, r5
 80069b6:	6021      	streq	r1, [r4, #0]
 80069b8:	6054      	str	r4, [r2, #4]
 80069ba:	e7ca      	b.n	8006952 <_free_r+0x26>
 80069bc:	b003      	add	sp, #12
 80069be:	bd30      	pop	{r4, r5, pc}
 80069c0:	20000624 	.word	0x20000624

080069c4 <malloc>:
 80069c4:	4b02      	ldr	r3, [pc, #8]	; (80069d0 <malloc+0xc>)
 80069c6:	4601      	mov	r1, r0
 80069c8:	6818      	ldr	r0, [r3, #0]
 80069ca:	f000 b823 	b.w	8006a14 <_malloc_r>
 80069ce:	bf00      	nop
 80069d0:	20000064 	.word	0x20000064

080069d4 <sbrk_aligned>:
 80069d4:	b570      	push	{r4, r5, r6, lr}
 80069d6:	4e0e      	ldr	r6, [pc, #56]	; (8006a10 <sbrk_aligned+0x3c>)
 80069d8:	460c      	mov	r4, r1
 80069da:	6831      	ldr	r1, [r6, #0]
 80069dc:	4605      	mov	r5, r0
 80069de:	b911      	cbnz	r1, 80069e6 <sbrk_aligned+0x12>
 80069e0:	f000 fea8 	bl	8007734 <_sbrk_r>
 80069e4:	6030      	str	r0, [r6, #0]
 80069e6:	4621      	mov	r1, r4
 80069e8:	4628      	mov	r0, r5
 80069ea:	f000 fea3 	bl	8007734 <_sbrk_r>
 80069ee:	1c43      	adds	r3, r0, #1
 80069f0:	d00a      	beq.n	8006a08 <sbrk_aligned+0x34>
 80069f2:	1cc4      	adds	r4, r0, #3
 80069f4:	f024 0403 	bic.w	r4, r4, #3
 80069f8:	42a0      	cmp	r0, r4
 80069fa:	d007      	beq.n	8006a0c <sbrk_aligned+0x38>
 80069fc:	1a21      	subs	r1, r4, r0
 80069fe:	4628      	mov	r0, r5
 8006a00:	f000 fe98 	bl	8007734 <_sbrk_r>
 8006a04:	3001      	adds	r0, #1
 8006a06:	d101      	bne.n	8006a0c <sbrk_aligned+0x38>
 8006a08:	f04f 34ff 	mov.w	r4, #4294967295
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	bd70      	pop	{r4, r5, r6, pc}
 8006a10:	20000628 	.word	0x20000628

08006a14 <_malloc_r>:
 8006a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a18:	1ccd      	adds	r5, r1, #3
 8006a1a:	f025 0503 	bic.w	r5, r5, #3
 8006a1e:	3508      	adds	r5, #8
 8006a20:	2d0c      	cmp	r5, #12
 8006a22:	bf38      	it	cc
 8006a24:	250c      	movcc	r5, #12
 8006a26:	2d00      	cmp	r5, #0
 8006a28:	4607      	mov	r7, r0
 8006a2a:	db01      	blt.n	8006a30 <_malloc_r+0x1c>
 8006a2c:	42a9      	cmp	r1, r5
 8006a2e:	d905      	bls.n	8006a3c <_malloc_r+0x28>
 8006a30:	230c      	movs	r3, #12
 8006a32:	603b      	str	r3, [r7, #0]
 8006a34:	2600      	movs	r6, #0
 8006a36:	4630      	mov	r0, r6
 8006a38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a3c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006b10 <_malloc_r+0xfc>
 8006a40:	f000 f868 	bl	8006b14 <__malloc_lock>
 8006a44:	f8d8 3000 	ldr.w	r3, [r8]
 8006a48:	461c      	mov	r4, r3
 8006a4a:	bb5c      	cbnz	r4, 8006aa4 <_malloc_r+0x90>
 8006a4c:	4629      	mov	r1, r5
 8006a4e:	4638      	mov	r0, r7
 8006a50:	f7ff ffc0 	bl	80069d4 <sbrk_aligned>
 8006a54:	1c43      	adds	r3, r0, #1
 8006a56:	4604      	mov	r4, r0
 8006a58:	d155      	bne.n	8006b06 <_malloc_r+0xf2>
 8006a5a:	f8d8 4000 	ldr.w	r4, [r8]
 8006a5e:	4626      	mov	r6, r4
 8006a60:	2e00      	cmp	r6, #0
 8006a62:	d145      	bne.n	8006af0 <_malloc_r+0xdc>
 8006a64:	2c00      	cmp	r4, #0
 8006a66:	d048      	beq.n	8006afa <_malloc_r+0xe6>
 8006a68:	6823      	ldr	r3, [r4, #0]
 8006a6a:	4631      	mov	r1, r6
 8006a6c:	4638      	mov	r0, r7
 8006a6e:	eb04 0903 	add.w	r9, r4, r3
 8006a72:	f000 fe5f 	bl	8007734 <_sbrk_r>
 8006a76:	4581      	cmp	r9, r0
 8006a78:	d13f      	bne.n	8006afa <_malloc_r+0xe6>
 8006a7a:	6821      	ldr	r1, [r4, #0]
 8006a7c:	1a6d      	subs	r5, r5, r1
 8006a7e:	4629      	mov	r1, r5
 8006a80:	4638      	mov	r0, r7
 8006a82:	f7ff ffa7 	bl	80069d4 <sbrk_aligned>
 8006a86:	3001      	adds	r0, #1
 8006a88:	d037      	beq.n	8006afa <_malloc_r+0xe6>
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	442b      	add	r3, r5
 8006a8e:	6023      	str	r3, [r4, #0]
 8006a90:	f8d8 3000 	ldr.w	r3, [r8]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d038      	beq.n	8006b0a <_malloc_r+0xf6>
 8006a98:	685a      	ldr	r2, [r3, #4]
 8006a9a:	42a2      	cmp	r2, r4
 8006a9c:	d12b      	bne.n	8006af6 <_malloc_r+0xe2>
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	605a      	str	r2, [r3, #4]
 8006aa2:	e00f      	b.n	8006ac4 <_malloc_r+0xb0>
 8006aa4:	6822      	ldr	r2, [r4, #0]
 8006aa6:	1b52      	subs	r2, r2, r5
 8006aa8:	d41f      	bmi.n	8006aea <_malloc_r+0xd6>
 8006aaa:	2a0b      	cmp	r2, #11
 8006aac:	d917      	bls.n	8006ade <_malloc_r+0xca>
 8006aae:	1961      	adds	r1, r4, r5
 8006ab0:	42a3      	cmp	r3, r4
 8006ab2:	6025      	str	r5, [r4, #0]
 8006ab4:	bf18      	it	ne
 8006ab6:	6059      	strne	r1, [r3, #4]
 8006ab8:	6863      	ldr	r3, [r4, #4]
 8006aba:	bf08      	it	eq
 8006abc:	f8c8 1000 	streq.w	r1, [r8]
 8006ac0:	5162      	str	r2, [r4, r5]
 8006ac2:	604b      	str	r3, [r1, #4]
 8006ac4:	4638      	mov	r0, r7
 8006ac6:	f104 060b 	add.w	r6, r4, #11
 8006aca:	f000 f829 	bl	8006b20 <__malloc_unlock>
 8006ace:	f026 0607 	bic.w	r6, r6, #7
 8006ad2:	1d23      	adds	r3, r4, #4
 8006ad4:	1af2      	subs	r2, r6, r3
 8006ad6:	d0ae      	beq.n	8006a36 <_malloc_r+0x22>
 8006ad8:	1b9b      	subs	r3, r3, r6
 8006ada:	50a3      	str	r3, [r4, r2]
 8006adc:	e7ab      	b.n	8006a36 <_malloc_r+0x22>
 8006ade:	42a3      	cmp	r3, r4
 8006ae0:	6862      	ldr	r2, [r4, #4]
 8006ae2:	d1dd      	bne.n	8006aa0 <_malloc_r+0x8c>
 8006ae4:	f8c8 2000 	str.w	r2, [r8]
 8006ae8:	e7ec      	b.n	8006ac4 <_malloc_r+0xb0>
 8006aea:	4623      	mov	r3, r4
 8006aec:	6864      	ldr	r4, [r4, #4]
 8006aee:	e7ac      	b.n	8006a4a <_malloc_r+0x36>
 8006af0:	4634      	mov	r4, r6
 8006af2:	6876      	ldr	r6, [r6, #4]
 8006af4:	e7b4      	b.n	8006a60 <_malloc_r+0x4c>
 8006af6:	4613      	mov	r3, r2
 8006af8:	e7cc      	b.n	8006a94 <_malloc_r+0x80>
 8006afa:	230c      	movs	r3, #12
 8006afc:	603b      	str	r3, [r7, #0]
 8006afe:	4638      	mov	r0, r7
 8006b00:	f000 f80e 	bl	8006b20 <__malloc_unlock>
 8006b04:	e797      	b.n	8006a36 <_malloc_r+0x22>
 8006b06:	6025      	str	r5, [r4, #0]
 8006b08:	e7dc      	b.n	8006ac4 <_malloc_r+0xb0>
 8006b0a:	605b      	str	r3, [r3, #4]
 8006b0c:	deff      	udf	#255	; 0xff
 8006b0e:	bf00      	nop
 8006b10:	20000624 	.word	0x20000624

08006b14 <__malloc_lock>:
 8006b14:	4801      	ldr	r0, [pc, #4]	; (8006b1c <__malloc_lock+0x8>)
 8006b16:	f7ff b88c 	b.w	8005c32 <__retarget_lock_acquire_recursive>
 8006b1a:	bf00      	nop
 8006b1c:	20000620 	.word	0x20000620

08006b20 <__malloc_unlock>:
 8006b20:	4801      	ldr	r0, [pc, #4]	; (8006b28 <__malloc_unlock+0x8>)
 8006b22:	f7ff b887 	b.w	8005c34 <__retarget_lock_release_recursive>
 8006b26:	bf00      	nop
 8006b28:	20000620 	.word	0x20000620

08006b2c <_Balloc>:
 8006b2c:	b570      	push	{r4, r5, r6, lr}
 8006b2e:	69c6      	ldr	r6, [r0, #28]
 8006b30:	4604      	mov	r4, r0
 8006b32:	460d      	mov	r5, r1
 8006b34:	b976      	cbnz	r6, 8006b54 <_Balloc+0x28>
 8006b36:	2010      	movs	r0, #16
 8006b38:	f7ff ff44 	bl	80069c4 <malloc>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	61e0      	str	r0, [r4, #28]
 8006b40:	b920      	cbnz	r0, 8006b4c <_Balloc+0x20>
 8006b42:	4b18      	ldr	r3, [pc, #96]	; (8006ba4 <_Balloc+0x78>)
 8006b44:	4818      	ldr	r0, [pc, #96]	; (8006ba8 <_Balloc+0x7c>)
 8006b46:	216b      	movs	r1, #107	; 0x6b
 8006b48:	f000 fe12 	bl	8007770 <__assert_func>
 8006b4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b50:	6006      	str	r6, [r0, #0]
 8006b52:	60c6      	str	r6, [r0, #12]
 8006b54:	69e6      	ldr	r6, [r4, #28]
 8006b56:	68f3      	ldr	r3, [r6, #12]
 8006b58:	b183      	cbz	r3, 8006b7c <_Balloc+0x50>
 8006b5a:	69e3      	ldr	r3, [r4, #28]
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b62:	b9b8      	cbnz	r0, 8006b94 <_Balloc+0x68>
 8006b64:	2101      	movs	r1, #1
 8006b66:	fa01 f605 	lsl.w	r6, r1, r5
 8006b6a:	1d72      	adds	r2, r6, #5
 8006b6c:	0092      	lsls	r2, r2, #2
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f000 fe1c 	bl	80077ac <_calloc_r>
 8006b74:	b160      	cbz	r0, 8006b90 <_Balloc+0x64>
 8006b76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b7a:	e00e      	b.n	8006b9a <_Balloc+0x6e>
 8006b7c:	2221      	movs	r2, #33	; 0x21
 8006b7e:	2104      	movs	r1, #4
 8006b80:	4620      	mov	r0, r4
 8006b82:	f000 fe13 	bl	80077ac <_calloc_r>
 8006b86:	69e3      	ldr	r3, [r4, #28]
 8006b88:	60f0      	str	r0, [r6, #12]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e4      	bne.n	8006b5a <_Balloc+0x2e>
 8006b90:	2000      	movs	r0, #0
 8006b92:	bd70      	pop	{r4, r5, r6, pc}
 8006b94:	6802      	ldr	r2, [r0, #0]
 8006b96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ba0:	e7f7      	b.n	8006b92 <_Balloc+0x66>
 8006ba2:	bf00      	nop
 8006ba4:	08008bf1 	.word	0x08008bf1
 8006ba8:	08008c71 	.word	0x08008c71

08006bac <_Bfree>:
 8006bac:	b570      	push	{r4, r5, r6, lr}
 8006bae:	69c6      	ldr	r6, [r0, #28]
 8006bb0:	4605      	mov	r5, r0
 8006bb2:	460c      	mov	r4, r1
 8006bb4:	b976      	cbnz	r6, 8006bd4 <_Bfree+0x28>
 8006bb6:	2010      	movs	r0, #16
 8006bb8:	f7ff ff04 	bl	80069c4 <malloc>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	61e8      	str	r0, [r5, #28]
 8006bc0:	b920      	cbnz	r0, 8006bcc <_Bfree+0x20>
 8006bc2:	4b09      	ldr	r3, [pc, #36]	; (8006be8 <_Bfree+0x3c>)
 8006bc4:	4809      	ldr	r0, [pc, #36]	; (8006bec <_Bfree+0x40>)
 8006bc6:	218f      	movs	r1, #143	; 0x8f
 8006bc8:	f000 fdd2 	bl	8007770 <__assert_func>
 8006bcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bd0:	6006      	str	r6, [r0, #0]
 8006bd2:	60c6      	str	r6, [r0, #12]
 8006bd4:	b13c      	cbz	r4, 8006be6 <_Bfree+0x3a>
 8006bd6:	69eb      	ldr	r3, [r5, #28]
 8006bd8:	6862      	ldr	r2, [r4, #4]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006be0:	6021      	str	r1, [r4, #0]
 8006be2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006be6:	bd70      	pop	{r4, r5, r6, pc}
 8006be8:	08008bf1 	.word	0x08008bf1
 8006bec:	08008c71 	.word	0x08008c71

08006bf0 <__multadd>:
 8006bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bf4:	690d      	ldr	r5, [r1, #16]
 8006bf6:	4607      	mov	r7, r0
 8006bf8:	460c      	mov	r4, r1
 8006bfa:	461e      	mov	r6, r3
 8006bfc:	f101 0c14 	add.w	ip, r1, #20
 8006c00:	2000      	movs	r0, #0
 8006c02:	f8dc 3000 	ldr.w	r3, [ip]
 8006c06:	b299      	uxth	r1, r3
 8006c08:	fb02 6101 	mla	r1, r2, r1, r6
 8006c0c:	0c1e      	lsrs	r6, r3, #16
 8006c0e:	0c0b      	lsrs	r3, r1, #16
 8006c10:	fb02 3306 	mla	r3, r2, r6, r3
 8006c14:	b289      	uxth	r1, r1
 8006c16:	3001      	adds	r0, #1
 8006c18:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c1c:	4285      	cmp	r5, r0
 8006c1e:	f84c 1b04 	str.w	r1, [ip], #4
 8006c22:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c26:	dcec      	bgt.n	8006c02 <__multadd+0x12>
 8006c28:	b30e      	cbz	r6, 8006c6e <__multadd+0x7e>
 8006c2a:	68a3      	ldr	r3, [r4, #8]
 8006c2c:	42ab      	cmp	r3, r5
 8006c2e:	dc19      	bgt.n	8006c64 <__multadd+0x74>
 8006c30:	6861      	ldr	r1, [r4, #4]
 8006c32:	4638      	mov	r0, r7
 8006c34:	3101      	adds	r1, #1
 8006c36:	f7ff ff79 	bl	8006b2c <_Balloc>
 8006c3a:	4680      	mov	r8, r0
 8006c3c:	b928      	cbnz	r0, 8006c4a <__multadd+0x5a>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	4b0c      	ldr	r3, [pc, #48]	; (8006c74 <__multadd+0x84>)
 8006c42:	480d      	ldr	r0, [pc, #52]	; (8006c78 <__multadd+0x88>)
 8006c44:	21ba      	movs	r1, #186	; 0xba
 8006c46:	f000 fd93 	bl	8007770 <__assert_func>
 8006c4a:	6922      	ldr	r2, [r4, #16]
 8006c4c:	3202      	adds	r2, #2
 8006c4e:	f104 010c 	add.w	r1, r4, #12
 8006c52:	0092      	lsls	r2, r2, #2
 8006c54:	300c      	adds	r0, #12
 8006c56:	f000 fd7d 	bl	8007754 <memcpy>
 8006c5a:	4621      	mov	r1, r4
 8006c5c:	4638      	mov	r0, r7
 8006c5e:	f7ff ffa5 	bl	8006bac <_Bfree>
 8006c62:	4644      	mov	r4, r8
 8006c64:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c68:	3501      	adds	r5, #1
 8006c6a:	615e      	str	r6, [r3, #20]
 8006c6c:	6125      	str	r5, [r4, #16]
 8006c6e:	4620      	mov	r0, r4
 8006c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c74:	08008c60 	.word	0x08008c60
 8006c78:	08008c71 	.word	0x08008c71

08006c7c <__hi0bits>:
 8006c7c:	0c03      	lsrs	r3, r0, #16
 8006c7e:	041b      	lsls	r3, r3, #16
 8006c80:	b9d3      	cbnz	r3, 8006cb8 <__hi0bits+0x3c>
 8006c82:	0400      	lsls	r0, r0, #16
 8006c84:	2310      	movs	r3, #16
 8006c86:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006c8a:	bf04      	itt	eq
 8006c8c:	0200      	lsleq	r0, r0, #8
 8006c8e:	3308      	addeq	r3, #8
 8006c90:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006c94:	bf04      	itt	eq
 8006c96:	0100      	lsleq	r0, r0, #4
 8006c98:	3304      	addeq	r3, #4
 8006c9a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006c9e:	bf04      	itt	eq
 8006ca0:	0080      	lsleq	r0, r0, #2
 8006ca2:	3302      	addeq	r3, #2
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	db05      	blt.n	8006cb4 <__hi0bits+0x38>
 8006ca8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006cac:	f103 0301 	add.w	r3, r3, #1
 8006cb0:	bf08      	it	eq
 8006cb2:	2320      	moveq	r3, #32
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	4770      	bx	lr
 8006cb8:	2300      	movs	r3, #0
 8006cba:	e7e4      	b.n	8006c86 <__hi0bits+0xa>

08006cbc <__lo0bits>:
 8006cbc:	6803      	ldr	r3, [r0, #0]
 8006cbe:	f013 0207 	ands.w	r2, r3, #7
 8006cc2:	d00c      	beq.n	8006cde <__lo0bits+0x22>
 8006cc4:	07d9      	lsls	r1, r3, #31
 8006cc6:	d422      	bmi.n	8006d0e <__lo0bits+0x52>
 8006cc8:	079a      	lsls	r2, r3, #30
 8006cca:	bf49      	itett	mi
 8006ccc:	085b      	lsrmi	r3, r3, #1
 8006cce:	089b      	lsrpl	r3, r3, #2
 8006cd0:	6003      	strmi	r3, [r0, #0]
 8006cd2:	2201      	movmi	r2, #1
 8006cd4:	bf5c      	itt	pl
 8006cd6:	6003      	strpl	r3, [r0, #0]
 8006cd8:	2202      	movpl	r2, #2
 8006cda:	4610      	mov	r0, r2
 8006cdc:	4770      	bx	lr
 8006cde:	b299      	uxth	r1, r3
 8006ce0:	b909      	cbnz	r1, 8006ce6 <__lo0bits+0x2a>
 8006ce2:	0c1b      	lsrs	r3, r3, #16
 8006ce4:	2210      	movs	r2, #16
 8006ce6:	b2d9      	uxtb	r1, r3
 8006ce8:	b909      	cbnz	r1, 8006cee <__lo0bits+0x32>
 8006cea:	3208      	adds	r2, #8
 8006cec:	0a1b      	lsrs	r3, r3, #8
 8006cee:	0719      	lsls	r1, r3, #28
 8006cf0:	bf04      	itt	eq
 8006cf2:	091b      	lsreq	r3, r3, #4
 8006cf4:	3204      	addeq	r2, #4
 8006cf6:	0799      	lsls	r1, r3, #30
 8006cf8:	bf04      	itt	eq
 8006cfa:	089b      	lsreq	r3, r3, #2
 8006cfc:	3202      	addeq	r2, #2
 8006cfe:	07d9      	lsls	r1, r3, #31
 8006d00:	d403      	bmi.n	8006d0a <__lo0bits+0x4e>
 8006d02:	085b      	lsrs	r3, r3, #1
 8006d04:	f102 0201 	add.w	r2, r2, #1
 8006d08:	d003      	beq.n	8006d12 <__lo0bits+0x56>
 8006d0a:	6003      	str	r3, [r0, #0]
 8006d0c:	e7e5      	b.n	8006cda <__lo0bits+0x1e>
 8006d0e:	2200      	movs	r2, #0
 8006d10:	e7e3      	b.n	8006cda <__lo0bits+0x1e>
 8006d12:	2220      	movs	r2, #32
 8006d14:	e7e1      	b.n	8006cda <__lo0bits+0x1e>
	...

08006d18 <__i2b>:
 8006d18:	b510      	push	{r4, lr}
 8006d1a:	460c      	mov	r4, r1
 8006d1c:	2101      	movs	r1, #1
 8006d1e:	f7ff ff05 	bl	8006b2c <_Balloc>
 8006d22:	4602      	mov	r2, r0
 8006d24:	b928      	cbnz	r0, 8006d32 <__i2b+0x1a>
 8006d26:	4b05      	ldr	r3, [pc, #20]	; (8006d3c <__i2b+0x24>)
 8006d28:	4805      	ldr	r0, [pc, #20]	; (8006d40 <__i2b+0x28>)
 8006d2a:	f240 1145 	movw	r1, #325	; 0x145
 8006d2e:	f000 fd1f 	bl	8007770 <__assert_func>
 8006d32:	2301      	movs	r3, #1
 8006d34:	6144      	str	r4, [r0, #20]
 8006d36:	6103      	str	r3, [r0, #16]
 8006d38:	bd10      	pop	{r4, pc}
 8006d3a:	bf00      	nop
 8006d3c:	08008c60 	.word	0x08008c60
 8006d40:	08008c71 	.word	0x08008c71

08006d44 <__multiply>:
 8006d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d48:	4691      	mov	r9, r2
 8006d4a:	690a      	ldr	r2, [r1, #16]
 8006d4c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	bfb8      	it	lt
 8006d54:	460b      	movlt	r3, r1
 8006d56:	460c      	mov	r4, r1
 8006d58:	bfbc      	itt	lt
 8006d5a:	464c      	movlt	r4, r9
 8006d5c:	4699      	movlt	r9, r3
 8006d5e:	6927      	ldr	r7, [r4, #16]
 8006d60:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006d64:	68a3      	ldr	r3, [r4, #8]
 8006d66:	6861      	ldr	r1, [r4, #4]
 8006d68:	eb07 060a 	add.w	r6, r7, sl
 8006d6c:	42b3      	cmp	r3, r6
 8006d6e:	b085      	sub	sp, #20
 8006d70:	bfb8      	it	lt
 8006d72:	3101      	addlt	r1, #1
 8006d74:	f7ff feda 	bl	8006b2c <_Balloc>
 8006d78:	b930      	cbnz	r0, 8006d88 <__multiply+0x44>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	4b44      	ldr	r3, [pc, #272]	; (8006e90 <__multiply+0x14c>)
 8006d7e:	4845      	ldr	r0, [pc, #276]	; (8006e94 <__multiply+0x150>)
 8006d80:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006d84:	f000 fcf4 	bl	8007770 <__assert_func>
 8006d88:	f100 0514 	add.w	r5, r0, #20
 8006d8c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d90:	462b      	mov	r3, r5
 8006d92:	2200      	movs	r2, #0
 8006d94:	4543      	cmp	r3, r8
 8006d96:	d321      	bcc.n	8006ddc <__multiply+0x98>
 8006d98:	f104 0314 	add.w	r3, r4, #20
 8006d9c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006da0:	f109 0314 	add.w	r3, r9, #20
 8006da4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006da8:	9202      	str	r2, [sp, #8]
 8006daa:	1b3a      	subs	r2, r7, r4
 8006dac:	3a15      	subs	r2, #21
 8006dae:	f022 0203 	bic.w	r2, r2, #3
 8006db2:	3204      	adds	r2, #4
 8006db4:	f104 0115 	add.w	r1, r4, #21
 8006db8:	428f      	cmp	r7, r1
 8006dba:	bf38      	it	cc
 8006dbc:	2204      	movcc	r2, #4
 8006dbe:	9201      	str	r2, [sp, #4]
 8006dc0:	9a02      	ldr	r2, [sp, #8]
 8006dc2:	9303      	str	r3, [sp, #12]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d80c      	bhi.n	8006de2 <__multiply+0x9e>
 8006dc8:	2e00      	cmp	r6, #0
 8006dca:	dd03      	ble.n	8006dd4 <__multiply+0x90>
 8006dcc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d05b      	beq.n	8006e8c <__multiply+0x148>
 8006dd4:	6106      	str	r6, [r0, #16]
 8006dd6:	b005      	add	sp, #20
 8006dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ddc:	f843 2b04 	str.w	r2, [r3], #4
 8006de0:	e7d8      	b.n	8006d94 <__multiply+0x50>
 8006de2:	f8b3 a000 	ldrh.w	sl, [r3]
 8006de6:	f1ba 0f00 	cmp.w	sl, #0
 8006dea:	d024      	beq.n	8006e36 <__multiply+0xf2>
 8006dec:	f104 0e14 	add.w	lr, r4, #20
 8006df0:	46a9      	mov	r9, r5
 8006df2:	f04f 0c00 	mov.w	ip, #0
 8006df6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006dfa:	f8d9 1000 	ldr.w	r1, [r9]
 8006dfe:	fa1f fb82 	uxth.w	fp, r2
 8006e02:	b289      	uxth	r1, r1
 8006e04:	fb0a 110b 	mla	r1, sl, fp, r1
 8006e08:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006e0c:	f8d9 2000 	ldr.w	r2, [r9]
 8006e10:	4461      	add	r1, ip
 8006e12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e16:	fb0a c20b 	mla	r2, sl, fp, ip
 8006e1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006e1e:	b289      	uxth	r1, r1
 8006e20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e24:	4577      	cmp	r7, lr
 8006e26:	f849 1b04 	str.w	r1, [r9], #4
 8006e2a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e2e:	d8e2      	bhi.n	8006df6 <__multiply+0xb2>
 8006e30:	9a01      	ldr	r2, [sp, #4]
 8006e32:	f845 c002 	str.w	ip, [r5, r2]
 8006e36:	9a03      	ldr	r2, [sp, #12]
 8006e38:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006e3c:	3304      	adds	r3, #4
 8006e3e:	f1b9 0f00 	cmp.w	r9, #0
 8006e42:	d021      	beq.n	8006e88 <__multiply+0x144>
 8006e44:	6829      	ldr	r1, [r5, #0]
 8006e46:	f104 0c14 	add.w	ip, r4, #20
 8006e4a:	46ae      	mov	lr, r5
 8006e4c:	f04f 0a00 	mov.w	sl, #0
 8006e50:	f8bc b000 	ldrh.w	fp, [ip]
 8006e54:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006e58:	fb09 220b 	mla	r2, r9, fp, r2
 8006e5c:	4452      	add	r2, sl
 8006e5e:	b289      	uxth	r1, r1
 8006e60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e64:	f84e 1b04 	str.w	r1, [lr], #4
 8006e68:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006e6c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006e70:	f8be 1000 	ldrh.w	r1, [lr]
 8006e74:	fb09 110a 	mla	r1, r9, sl, r1
 8006e78:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006e7c:	4567      	cmp	r7, ip
 8006e7e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006e82:	d8e5      	bhi.n	8006e50 <__multiply+0x10c>
 8006e84:	9a01      	ldr	r2, [sp, #4]
 8006e86:	50a9      	str	r1, [r5, r2]
 8006e88:	3504      	adds	r5, #4
 8006e8a:	e799      	b.n	8006dc0 <__multiply+0x7c>
 8006e8c:	3e01      	subs	r6, #1
 8006e8e:	e79b      	b.n	8006dc8 <__multiply+0x84>
 8006e90:	08008c60 	.word	0x08008c60
 8006e94:	08008c71 	.word	0x08008c71

08006e98 <__pow5mult>:
 8006e98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e9c:	4615      	mov	r5, r2
 8006e9e:	f012 0203 	ands.w	r2, r2, #3
 8006ea2:	4606      	mov	r6, r0
 8006ea4:	460f      	mov	r7, r1
 8006ea6:	d007      	beq.n	8006eb8 <__pow5mult+0x20>
 8006ea8:	4c25      	ldr	r4, [pc, #148]	; (8006f40 <__pow5mult+0xa8>)
 8006eaa:	3a01      	subs	r2, #1
 8006eac:	2300      	movs	r3, #0
 8006eae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006eb2:	f7ff fe9d 	bl	8006bf0 <__multadd>
 8006eb6:	4607      	mov	r7, r0
 8006eb8:	10ad      	asrs	r5, r5, #2
 8006eba:	d03d      	beq.n	8006f38 <__pow5mult+0xa0>
 8006ebc:	69f4      	ldr	r4, [r6, #28]
 8006ebe:	b97c      	cbnz	r4, 8006ee0 <__pow5mult+0x48>
 8006ec0:	2010      	movs	r0, #16
 8006ec2:	f7ff fd7f 	bl	80069c4 <malloc>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	61f0      	str	r0, [r6, #28]
 8006eca:	b928      	cbnz	r0, 8006ed8 <__pow5mult+0x40>
 8006ecc:	4b1d      	ldr	r3, [pc, #116]	; (8006f44 <__pow5mult+0xac>)
 8006ece:	481e      	ldr	r0, [pc, #120]	; (8006f48 <__pow5mult+0xb0>)
 8006ed0:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006ed4:	f000 fc4c 	bl	8007770 <__assert_func>
 8006ed8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006edc:	6004      	str	r4, [r0, #0]
 8006ede:	60c4      	str	r4, [r0, #12]
 8006ee0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006ee4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ee8:	b94c      	cbnz	r4, 8006efe <__pow5mult+0x66>
 8006eea:	f240 2171 	movw	r1, #625	; 0x271
 8006eee:	4630      	mov	r0, r6
 8006ef0:	f7ff ff12 	bl	8006d18 <__i2b>
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	f8c8 0008 	str.w	r0, [r8, #8]
 8006efa:	4604      	mov	r4, r0
 8006efc:	6003      	str	r3, [r0, #0]
 8006efe:	f04f 0900 	mov.w	r9, #0
 8006f02:	07eb      	lsls	r3, r5, #31
 8006f04:	d50a      	bpl.n	8006f1c <__pow5mult+0x84>
 8006f06:	4639      	mov	r1, r7
 8006f08:	4622      	mov	r2, r4
 8006f0a:	4630      	mov	r0, r6
 8006f0c:	f7ff ff1a 	bl	8006d44 <__multiply>
 8006f10:	4639      	mov	r1, r7
 8006f12:	4680      	mov	r8, r0
 8006f14:	4630      	mov	r0, r6
 8006f16:	f7ff fe49 	bl	8006bac <_Bfree>
 8006f1a:	4647      	mov	r7, r8
 8006f1c:	106d      	asrs	r5, r5, #1
 8006f1e:	d00b      	beq.n	8006f38 <__pow5mult+0xa0>
 8006f20:	6820      	ldr	r0, [r4, #0]
 8006f22:	b938      	cbnz	r0, 8006f34 <__pow5mult+0x9c>
 8006f24:	4622      	mov	r2, r4
 8006f26:	4621      	mov	r1, r4
 8006f28:	4630      	mov	r0, r6
 8006f2a:	f7ff ff0b 	bl	8006d44 <__multiply>
 8006f2e:	6020      	str	r0, [r4, #0]
 8006f30:	f8c0 9000 	str.w	r9, [r0]
 8006f34:	4604      	mov	r4, r0
 8006f36:	e7e4      	b.n	8006f02 <__pow5mult+0x6a>
 8006f38:	4638      	mov	r0, r7
 8006f3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f3e:	bf00      	nop
 8006f40:	08008dc0 	.word	0x08008dc0
 8006f44:	08008bf1 	.word	0x08008bf1
 8006f48:	08008c71 	.word	0x08008c71

08006f4c <__lshift>:
 8006f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f50:	460c      	mov	r4, r1
 8006f52:	6849      	ldr	r1, [r1, #4]
 8006f54:	6923      	ldr	r3, [r4, #16]
 8006f56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f5a:	68a3      	ldr	r3, [r4, #8]
 8006f5c:	4607      	mov	r7, r0
 8006f5e:	4691      	mov	r9, r2
 8006f60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f64:	f108 0601 	add.w	r6, r8, #1
 8006f68:	42b3      	cmp	r3, r6
 8006f6a:	db0b      	blt.n	8006f84 <__lshift+0x38>
 8006f6c:	4638      	mov	r0, r7
 8006f6e:	f7ff fddd 	bl	8006b2c <_Balloc>
 8006f72:	4605      	mov	r5, r0
 8006f74:	b948      	cbnz	r0, 8006f8a <__lshift+0x3e>
 8006f76:	4602      	mov	r2, r0
 8006f78:	4b28      	ldr	r3, [pc, #160]	; (800701c <__lshift+0xd0>)
 8006f7a:	4829      	ldr	r0, [pc, #164]	; (8007020 <__lshift+0xd4>)
 8006f7c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006f80:	f000 fbf6 	bl	8007770 <__assert_func>
 8006f84:	3101      	adds	r1, #1
 8006f86:	005b      	lsls	r3, r3, #1
 8006f88:	e7ee      	b.n	8006f68 <__lshift+0x1c>
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	f100 0114 	add.w	r1, r0, #20
 8006f90:	f100 0210 	add.w	r2, r0, #16
 8006f94:	4618      	mov	r0, r3
 8006f96:	4553      	cmp	r3, sl
 8006f98:	db33      	blt.n	8007002 <__lshift+0xb6>
 8006f9a:	6920      	ldr	r0, [r4, #16]
 8006f9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006fa0:	f104 0314 	add.w	r3, r4, #20
 8006fa4:	f019 091f 	ands.w	r9, r9, #31
 8006fa8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006fac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006fb0:	d02b      	beq.n	800700a <__lshift+0xbe>
 8006fb2:	f1c9 0e20 	rsb	lr, r9, #32
 8006fb6:	468a      	mov	sl, r1
 8006fb8:	2200      	movs	r2, #0
 8006fba:	6818      	ldr	r0, [r3, #0]
 8006fbc:	fa00 f009 	lsl.w	r0, r0, r9
 8006fc0:	4310      	orrs	r0, r2
 8006fc2:	f84a 0b04 	str.w	r0, [sl], #4
 8006fc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fca:	459c      	cmp	ip, r3
 8006fcc:	fa22 f20e 	lsr.w	r2, r2, lr
 8006fd0:	d8f3      	bhi.n	8006fba <__lshift+0x6e>
 8006fd2:	ebac 0304 	sub.w	r3, ip, r4
 8006fd6:	3b15      	subs	r3, #21
 8006fd8:	f023 0303 	bic.w	r3, r3, #3
 8006fdc:	3304      	adds	r3, #4
 8006fde:	f104 0015 	add.w	r0, r4, #21
 8006fe2:	4584      	cmp	ip, r0
 8006fe4:	bf38      	it	cc
 8006fe6:	2304      	movcc	r3, #4
 8006fe8:	50ca      	str	r2, [r1, r3]
 8006fea:	b10a      	cbz	r2, 8006ff0 <__lshift+0xa4>
 8006fec:	f108 0602 	add.w	r6, r8, #2
 8006ff0:	3e01      	subs	r6, #1
 8006ff2:	4638      	mov	r0, r7
 8006ff4:	612e      	str	r6, [r5, #16]
 8006ff6:	4621      	mov	r1, r4
 8006ff8:	f7ff fdd8 	bl	8006bac <_Bfree>
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007002:	f842 0f04 	str.w	r0, [r2, #4]!
 8007006:	3301      	adds	r3, #1
 8007008:	e7c5      	b.n	8006f96 <__lshift+0x4a>
 800700a:	3904      	subs	r1, #4
 800700c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007010:	f841 2f04 	str.w	r2, [r1, #4]!
 8007014:	459c      	cmp	ip, r3
 8007016:	d8f9      	bhi.n	800700c <__lshift+0xc0>
 8007018:	e7ea      	b.n	8006ff0 <__lshift+0xa4>
 800701a:	bf00      	nop
 800701c:	08008c60 	.word	0x08008c60
 8007020:	08008c71 	.word	0x08008c71

08007024 <__mcmp>:
 8007024:	b530      	push	{r4, r5, lr}
 8007026:	6902      	ldr	r2, [r0, #16]
 8007028:	690c      	ldr	r4, [r1, #16]
 800702a:	1b12      	subs	r2, r2, r4
 800702c:	d10e      	bne.n	800704c <__mcmp+0x28>
 800702e:	f100 0314 	add.w	r3, r0, #20
 8007032:	3114      	adds	r1, #20
 8007034:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007038:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800703c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007040:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007044:	42a5      	cmp	r5, r4
 8007046:	d003      	beq.n	8007050 <__mcmp+0x2c>
 8007048:	d305      	bcc.n	8007056 <__mcmp+0x32>
 800704a:	2201      	movs	r2, #1
 800704c:	4610      	mov	r0, r2
 800704e:	bd30      	pop	{r4, r5, pc}
 8007050:	4283      	cmp	r3, r0
 8007052:	d3f3      	bcc.n	800703c <__mcmp+0x18>
 8007054:	e7fa      	b.n	800704c <__mcmp+0x28>
 8007056:	f04f 32ff 	mov.w	r2, #4294967295
 800705a:	e7f7      	b.n	800704c <__mcmp+0x28>

0800705c <__mdiff>:
 800705c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007060:	460c      	mov	r4, r1
 8007062:	4606      	mov	r6, r0
 8007064:	4611      	mov	r1, r2
 8007066:	4620      	mov	r0, r4
 8007068:	4690      	mov	r8, r2
 800706a:	f7ff ffdb 	bl	8007024 <__mcmp>
 800706e:	1e05      	subs	r5, r0, #0
 8007070:	d110      	bne.n	8007094 <__mdiff+0x38>
 8007072:	4629      	mov	r1, r5
 8007074:	4630      	mov	r0, r6
 8007076:	f7ff fd59 	bl	8006b2c <_Balloc>
 800707a:	b930      	cbnz	r0, 800708a <__mdiff+0x2e>
 800707c:	4b3a      	ldr	r3, [pc, #232]	; (8007168 <__mdiff+0x10c>)
 800707e:	4602      	mov	r2, r0
 8007080:	f240 2137 	movw	r1, #567	; 0x237
 8007084:	4839      	ldr	r0, [pc, #228]	; (800716c <__mdiff+0x110>)
 8007086:	f000 fb73 	bl	8007770 <__assert_func>
 800708a:	2301      	movs	r3, #1
 800708c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007090:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007094:	bfa4      	itt	ge
 8007096:	4643      	movge	r3, r8
 8007098:	46a0      	movge	r8, r4
 800709a:	4630      	mov	r0, r6
 800709c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80070a0:	bfa6      	itte	ge
 80070a2:	461c      	movge	r4, r3
 80070a4:	2500      	movge	r5, #0
 80070a6:	2501      	movlt	r5, #1
 80070a8:	f7ff fd40 	bl	8006b2c <_Balloc>
 80070ac:	b920      	cbnz	r0, 80070b8 <__mdiff+0x5c>
 80070ae:	4b2e      	ldr	r3, [pc, #184]	; (8007168 <__mdiff+0x10c>)
 80070b0:	4602      	mov	r2, r0
 80070b2:	f240 2145 	movw	r1, #581	; 0x245
 80070b6:	e7e5      	b.n	8007084 <__mdiff+0x28>
 80070b8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80070bc:	6926      	ldr	r6, [r4, #16]
 80070be:	60c5      	str	r5, [r0, #12]
 80070c0:	f104 0914 	add.w	r9, r4, #20
 80070c4:	f108 0514 	add.w	r5, r8, #20
 80070c8:	f100 0e14 	add.w	lr, r0, #20
 80070cc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80070d0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80070d4:	f108 0210 	add.w	r2, r8, #16
 80070d8:	46f2      	mov	sl, lr
 80070da:	2100      	movs	r1, #0
 80070dc:	f859 3b04 	ldr.w	r3, [r9], #4
 80070e0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80070e4:	fa11 f88b 	uxtah	r8, r1, fp
 80070e8:	b299      	uxth	r1, r3
 80070ea:	0c1b      	lsrs	r3, r3, #16
 80070ec:	eba8 0801 	sub.w	r8, r8, r1
 80070f0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80070f4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80070f8:	fa1f f888 	uxth.w	r8, r8
 80070fc:	1419      	asrs	r1, r3, #16
 80070fe:	454e      	cmp	r6, r9
 8007100:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007104:	f84a 3b04 	str.w	r3, [sl], #4
 8007108:	d8e8      	bhi.n	80070dc <__mdiff+0x80>
 800710a:	1b33      	subs	r3, r6, r4
 800710c:	3b15      	subs	r3, #21
 800710e:	f023 0303 	bic.w	r3, r3, #3
 8007112:	3304      	adds	r3, #4
 8007114:	3415      	adds	r4, #21
 8007116:	42a6      	cmp	r6, r4
 8007118:	bf38      	it	cc
 800711a:	2304      	movcc	r3, #4
 800711c:	441d      	add	r5, r3
 800711e:	4473      	add	r3, lr
 8007120:	469e      	mov	lr, r3
 8007122:	462e      	mov	r6, r5
 8007124:	4566      	cmp	r6, ip
 8007126:	d30e      	bcc.n	8007146 <__mdiff+0xea>
 8007128:	f10c 0203 	add.w	r2, ip, #3
 800712c:	1b52      	subs	r2, r2, r5
 800712e:	f022 0203 	bic.w	r2, r2, #3
 8007132:	3d03      	subs	r5, #3
 8007134:	45ac      	cmp	ip, r5
 8007136:	bf38      	it	cc
 8007138:	2200      	movcc	r2, #0
 800713a:	4413      	add	r3, r2
 800713c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007140:	b17a      	cbz	r2, 8007162 <__mdiff+0x106>
 8007142:	6107      	str	r7, [r0, #16]
 8007144:	e7a4      	b.n	8007090 <__mdiff+0x34>
 8007146:	f856 8b04 	ldr.w	r8, [r6], #4
 800714a:	fa11 f288 	uxtah	r2, r1, r8
 800714e:	1414      	asrs	r4, r2, #16
 8007150:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007154:	b292      	uxth	r2, r2
 8007156:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800715a:	f84e 2b04 	str.w	r2, [lr], #4
 800715e:	1421      	asrs	r1, r4, #16
 8007160:	e7e0      	b.n	8007124 <__mdiff+0xc8>
 8007162:	3f01      	subs	r7, #1
 8007164:	e7ea      	b.n	800713c <__mdiff+0xe0>
 8007166:	bf00      	nop
 8007168:	08008c60 	.word	0x08008c60
 800716c:	08008c71 	.word	0x08008c71

08007170 <__d2b>:
 8007170:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007174:	460f      	mov	r7, r1
 8007176:	2101      	movs	r1, #1
 8007178:	ec59 8b10 	vmov	r8, r9, d0
 800717c:	4616      	mov	r6, r2
 800717e:	f7ff fcd5 	bl	8006b2c <_Balloc>
 8007182:	4604      	mov	r4, r0
 8007184:	b930      	cbnz	r0, 8007194 <__d2b+0x24>
 8007186:	4602      	mov	r2, r0
 8007188:	4b24      	ldr	r3, [pc, #144]	; (800721c <__d2b+0xac>)
 800718a:	4825      	ldr	r0, [pc, #148]	; (8007220 <__d2b+0xb0>)
 800718c:	f240 310f 	movw	r1, #783	; 0x30f
 8007190:	f000 faee 	bl	8007770 <__assert_func>
 8007194:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007198:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800719c:	bb2d      	cbnz	r5, 80071ea <__d2b+0x7a>
 800719e:	9301      	str	r3, [sp, #4]
 80071a0:	f1b8 0300 	subs.w	r3, r8, #0
 80071a4:	d026      	beq.n	80071f4 <__d2b+0x84>
 80071a6:	4668      	mov	r0, sp
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	f7ff fd87 	bl	8006cbc <__lo0bits>
 80071ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 80071b2:	b1e8      	cbz	r0, 80071f0 <__d2b+0x80>
 80071b4:	f1c0 0320 	rsb	r3, r0, #32
 80071b8:	fa02 f303 	lsl.w	r3, r2, r3
 80071bc:	430b      	orrs	r3, r1
 80071be:	40c2      	lsrs	r2, r0
 80071c0:	6163      	str	r3, [r4, #20]
 80071c2:	9201      	str	r2, [sp, #4]
 80071c4:	9b01      	ldr	r3, [sp, #4]
 80071c6:	61a3      	str	r3, [r4, #24]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	bf14      	ite	ne
 80071cc:	2202      	movne	r2, #2
 80071ce:	2201      	moveq	r2, #1
 80071d0:	6122      	str	r2, [r4, #16]
 80071d2:	b1bd      	cbz	r5, 8007204 <__d2b+0x94>
 80071d4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80071d8:	4405      	add	r5, r0
 80071da:	603d      	str	r5, [r7, #0]
 80071dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80071e0:	6030      	str	r0, [r6, #0]
 80071e2:	4620      	mov	r0, r4
 80071e4:	b003      	add	sp, #12
 80071e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071ee:	e7d6      	b.n	800719e <__d2b+0x2e>
 80071f0:	6161      	str	r1, [r4, #20]
 80071f2:	e7e7      	b.n	80071c4 <__d2b+0x54>
 80071f4:	a801      	add	r0, sp, #4
 80071f6:	f7ff fd61 	bl	8006cbc <__lo0bits>
 80071fa:	9b01      	ldr	r3, [sp, #4]
 80071fc:	6163      	str	r3, [r4, #20]
 80071fe:	3020      	adds	r0, #32
 8007200:	2201      	movs	r2, #1
 8007202:	e7e5      	b.n	80071d0 <__d2b+0x60>
 8007204:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007208:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800720c:	6038      	str	r0, [r7, #0]
 800720e:	6918      	ldr	r0, [r3, #16]
 8007210:	f7ff fd34 	bl	8006c7c <__hi0bits>
 8007214:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007218:	e7e2      	b.n	80071e0 <__d2b+0x70>
 800721a:	bf00      	nop
 800721c:	08008c60 	.word	0x08008c60
 8007220:	08008c71 	.word	0x08008c71

08007224 <__sfputc_r>:
 8007224:	6893      	ldr	r3, [r2, #8]
 8007226:	3b01      	subs	r3, #1
 8007228:	2b00      	cmp	r3, #0
 800722a:	b410      	push	{r4}
 800722c:	6093      	str	r3, [r2, #8]
 800722e:	da08      	bge.n	8007242 <__sfputc_r+0x1e>
 8007230:	6994      	ldr	r4, [r2, #24]
 8007232:	42a3      	cmp	r3, r4
 8007234:	db01      	blt.n	800723a <__sfputc_r+0x16>
 8007236:	290a      	cmp	r1, #10
 8007238:	d103      	bne.n	8007242 <__sfputc_r+0x1e>
 800723a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800723e:	f000 b9e3 	b.w	8007608 <__swbuf_r>
 8007242:	6813      	ldr	r3, [r2, #0]
 8007244:	1c58      	adds	r0, r3, #1
 8007246:	6010      	str	r0, [r2, #0]
 8007248:	7019      	strb	r1, [r3, #0]
 800724a:	4608      	mov	r0, r1
 800724c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007250:	4770      	bx	lr

08007252 <__sfputs_r>:
 8007252:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007254:	4606      	mov	r6, r0
 8007256:	460f      	mov	r7, r1
 8007258:	4614      	mov	r4, r2
 800725a:	18d5      	adds	r5, r2, r3
 800725c:	42ac      	cmp	r4, r5
 800725e:	d101      	bne.n	8007264 <__sfputs_r+0x12>
 8007260:	2000      	movs	r0, #0
 8007262:	e007      	b.n	8007274 <__sfputs_r+0x22>
 8007264:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007268:	463a      	mov	r2, r7
 800726a:	4630      	mov	r0, r6
 800726c:	f7ff ffda 	bl	8007224 <__sfputc_r>
 8007270:	1c43      	adds	r3, r0, #1
 8007272:	d1f3      	bne.n	800725c <__sfputs_r+0xa>
 8007274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007278 <_vfiprintf_r>:
 8007278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800727c:	460d      	mov	r5, r1
 800727e:	b09d      	sub	sp, #116	; 0x74
 8007280:	4614      	mov	r4, r2
 8007282:	4698      	mov	r8, r3
 8007284:	4606      	mov	r6, r0
 8007286:	b118      	cbz	r0, 8007290 <_vfiprintf_r+0x18>
 8007288:	6a03      	ldr	r3, [r0, #32]
 800728a:	b90b      	cbnz	r3, 8007290 <_vfiprintf_r+0x18>
 800728c:	f7fe fbc8 	bl	8005a20 <__sinit>
 8007290:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007292:	07d9      	lsls	r1, r3, #31
 8007294:	d405      	bmi.n	80072a2 <_vfiprintf_r+0x2a>
 8007296:	89ab      	ldrh	r3, [r5, #12]
 8007298:	059a      	lsls	r2, r3, #22
 800729a:	d402      	bmi.n	80072a2 <_vfiprintf_r+0x2a>
 800729c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800729e:	f7fe fcc8 	bl	8005c32 <__retarget_lock_acquire_recursive>
 80072a2:	89ab      	ldrh	r3, [r5, #12]
 80072a4:	071b      	lsls	r3, r3, #28
 80072a6:	d501      	bpl.n	80072ac <_vfiprintf_r+0x34>
 80072a8:	692b      	ldr	r3, [r5, #16]
 80072aa:	b99b      	cbnz	r3, 80072d4 <_vfiprintf_r+0x5c>
 80072ac:	4629      	mov	r1, r5
 80072ae:	4630      	mov	r0, r6
 80072b0:	f000 f9e8 	bl	8007684 <__swsetup_r>
 80072b4:	b170      	cbz	r0, 80072d4 <_vfiprintf_r+0x5c>
 80072b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072b8:	07dc      	lsls	r4, r3, #31
 80072ba:	d504      	bpl.n	80072c6 <_vfiprintf_r+0x4e>
 80072bc:	f04f 30ff 	mov.w	r0, #4294967295
 80072c0:	b01d      	add	sp, #116	; 0x74
 80072c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c6:	89ab      	ldrh	r3, [r5, #12]
 80072c8:	0598      	lsls	r0, r3, #22
 80072ca:	d4f7      	bmi.n	80072bc <_vfiprintf_r+0x44>
 80072cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072ce:	f7fe fcb1 	bl	8005c34 <__retarget_lock_release_recursive>
 80072d2:	e7f3      	b.n	80072bc <_vfiprintf_r+0x44>
 80072d4:	2300      	movs	r3, #0
 80072d6:	9309      	str	r3, [sp, #36]	; 0x24
 80072d8:	2320      	movs	r3, #32
 80072da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072de:	f8cd 800c 	str.w	r8, [sp, #12]
 80072e2:	2330      	movs	r3, #48	; 0x30
 80072e4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007498 <_vfiprintf_r+0x220>
 80072e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072ec:	f04f 0901 	mov.w	r9, #1
 80072f0:	4623      	mov	r3, r4
 80072f2:	469a      	mov	sl, r3
 80072f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072f8:	b10a      	cbz	r2, 80072fe <_vfiprintf_r+0x86>
 80072fa:	2a25      	cmp	r2, #37	; 0x25
 80072fc:	d1f9      	bne.n	80072f2 <_vfiprintf_r+0x7a>
 80072fe:	ebba 0b04 	subs.w	fp, sl, r4
 8007302:	d00b      	beq.n	800731c <_vfiprintf_r+0xa4>
 8007304:	465b      	mov	r3, fp
 8007306:	4622      	mov	r2, r4
 8007308:	4629      	mov	r1, r5
 800730a:	4630      	mov	r0, r6
 800730c:	f7ff ffa1 	bl	8007252 <__sfputs_r>
 8007310:	3001      	adds	r0, #1
 8007312:	f000 80a9 	beq.w	8007468 <_vfiprintf_r+0x1f0>
 8007316:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007318:	445a      	add	r2, fp
 800731a:	9209      	str	r2, [sp, #36]	; 0x24
 800731c:	f89a 3000 	ldrb.w	r3, [sl]
 8007320:	2b00      	cmp	r3, #0
 8007322:	f000 80a1 	beq.w	8007468 <_vfiprintf_r+0x1f0>
 8007326:	2300      	movs	r3, #0
 8007328:	f04f 32ff 	mov.w	r2, #4294967295
 800732c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007330:	f10a 0a01 	add.w	sl, sl, #1
 8007334:	9304      	str	r3, [sp, #16]
 8007336:	9307      	str	r3, [sp, #28]
 8007338:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800733c:	931a      	str	r3, [sp, #104]	; 0x68
 800733e:	4654      	mov	r4, sl
 8007340:	2205      	movs	r2, #5
 8007342:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007346:	4854      	ldr	r0, [pc, #336]	; (8007498 <_vfiprintf_r+0x220>)
 8007348:	f7f8 ff4a 	bl	80001e0 <memchr>
 800734c:	9a04      	ldr	r2, [sp, #16]
 800734e:	b9d8      	cbnz	r0, 8007388 <_vfiprintf_r+0x110>
 8007350:	06d1      	lsls	r1, r2, #27
 8007352:	bf44      	itt	mi
 8007354:	2320      	movmi	r3, #32
 8007356:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800735a:	0713      	lsls	r3, r2, #28
 800735c:	bf44      	itt	mi
 800735e:	232b      	movmi	r3, #43	; 0x2b
 8007360:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007364:	f89a 3000 	ldrb.w	r3, [sl]
 8007368:	2b2a      	cmp	r3, #42	; 0x2a
 800736a:	d015      	beq.n	8007398 <_vfiprintf_r+0x120>
 800736c:	9a07      	ldr	r2, [sp, #28]
 800736e:	4654      	mov	r4, sl
 8007370:	2000      	movs	r0, #0
 8007372:	f04f 0c0a 	mov.w	ip, #10
 8007376:	4621      	mov	r1, r4
 8007378:	f811 3b01 	ldrb.w	r3, [r1], #1
 800737c:	3b30      	subs	r3, #48	; 0x30
 800737e:	2b09      	cmp	r3, #9
 8007380:	d94d      	bls.n	800741e <_vfiprintf_r+0x1a6>
 8007382:	b1b0      	cbz	r0, 80073b2 <_vfiprintf_r+0x13a>
 8007384:	9207      	str	r2, [sp, #28]
 8007386:	e014      	b.n	80073b2 <_vfiprintf_r+0x13a>
 8007388:	eba0 0308 	sub.w	r3, r0, r8
 800738c:	fa09 f303 	lsl.w	r3, r9, r3
 8007390:	4313      	orrs	r3, r2
 8007392:	9304      	str	r3, [sp, #16]
 8007394:	46a2      	mov	sl, r4
 8007396:	e7d2      	b.n	800733e <_vfiprintf_r+0xc6>
 8007398:	9b03      	ldr	r3, [sp, #12]
 800739a:	1d19      	adds	r1, r3, #4
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	9103      	str	r1, [sp, #12]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	bfbb      	ittet	lt
 80073a4:	425b      	neglt	r3, r3
 80073a6:	f042 0202 	orrlt.w	r2, r2, #2
 80073aa:	9307      	strge	r3, [sp, #28]
 80073ac:	9307      	strlt	r3, [sp, #28]
 80073ae:	bfb8      	it	lt
 80073b0:	9204      	strlt	r2, [sp, #16]
 80073b2:	7823      	ldrb	r3, [r4, #0]
 80073b4:	2b2e      	cmp	r3, #46	; 0x2e
 80073b6:	d10c      	bne.n	80073d2 <_vfiprintf_r+0x15a>
 80073b8:	7863      	ldrb	r3, [r4, #1]
 80073ba:	2b2a      	cmp	r3, #42	; 0x2a
 80073bc:	d134      	bne.n	8007428 <_vfiprintf_r+0x1b0>
 80073be:	9b03      	ldr	r3, [sp, #12]
 80073c0:	1d1a      	adds	r2, r3, #4
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	9203      	str	r2, [sp, #12]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	bfb8      	it	lt
 80073ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80073ce:	3402      	adds	r4, #2
 80073d0:	9305      	str	r3, [sp, #20]
 80073d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80074a8 <_vfiprintf_r+0x230>
 80073d6:	7821      	ldrb	r1, [r4, #0]
 80073d8:	2203      	movs	r2, #3
 80073da:	4650      	mov	r0, sl
 80073dc:	f7f8 ff00 	bl	80001e0 <memchr>
 80073e0:	b138      	cbz	r0, 80073f2 <_vfiprintf_r+0x17a>
 80073e2:	9b04      	ldr	r3, [sp, #16]
 80073e4:	eba0 000a 	sub.w	r0, r0, sl
 80073e8:	2240      	movs	r2, #64	; 0x40
 80073ea:	4082      	lsls	r2, r0
 80073ec:	4313      	orrs	r3, r2
 80073ee:	3401      	adds	r4, #1
 80073f0:	9304      	str	r3, [sp, #16]
 80073f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073f6:	4829      	ldr	r0, [pc, #164]	; (800749c <_vfiprintf_r+0x224>)
 80073f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073fc:	2206      	movs	r2, #6
 80073fe:	f7f8 feef 	bl	80001e0 <memchr>
 8007402:	2800      	cmp	r0, #0
 8007404:	d03f      	beq.n	8007486 <_vfiprintf_r+0x20e>
 8007406:	4b26      	ldr	r3, [pc, #152]	; (80074a0 <_vfiprintf_r+0x228>)
 8007408:	bb1b      	cbnz	r3, 8007452 <_vfiprintf_r+0x1da>
 800740a:	9b03      	ldr	r3, [sp, #12]
 800740c:	3307      	adds	r3, #7
 800740e:	f023 0307 	bic.w	r3, r3, #7
 8007412:	3308      	adds	r3, #8
 8007414:	9303      	str	r3, [sp, #12]
 8007416:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007418:	443b      	add	r3, r7
 800741a:	9309      	str	r3, [sp, #36]	; 0x24
 800741c:	e768      	b.n	80072f0 <_vfiprintf_r+0x78>
 800741e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007422:	460c      	mov	r4, r1
 8007424:	2001      	movs	r0, #1
 8007426:	e7a6      	b.n	8007376 <_vfiprintf_r+0xfe>
 8007428:	2300      	movs	r3, #0
 800742a:	3401      	adds	r4, #1
 800742c:	9305      	str	r3, [sp, #20]
 800742e:	4619      	mov	r1, r3
 8007430:	f04f 0c0a 	mov.w	ip, #10
 8007434:	4620      	mov	r0, r4
 8007436:	f810 2b01 	ldrb.w	r2, [r0], #1
 800743a:	3a30      	subs	r2, #48	; 0x30
 800743c:	2a09      	cmp	r2, #9
 800743e:	d903      	bls.n	8007448 <_vfiprintf_r+0x1d0>
 8007440:	2b00      	cmp	r3, #0
 8007442:	d0c6      	beq.n	80073d2 <_vfiprintf_r+0x15a>
 8007444:	9105      	str	r1, [sp, #20]
 8007446:	e7c4      	b.n	80073d2 <_vfiprintf_r+0x15a>
 8007448:	fb0c 2101 	mla	r1, ip, r1, r2
 800744c:	4604      	mov	r4, r0
 800744e:	2301      	movs	r3, #1
 8007450:	e7f0      	b.n	8007434 <_vfiprintf_r+0x1bc>
 8007452:	ab03      	add	r3, sp, #12
 8007454:	9300      	str	r3, [sp, #0]
 8007456:	462a      	mov	r2, r5
 8007458:	4b12      	ldr	r3, [pc, #72]	; (80074a4 <_vfiprintf_r+0x22c>)
 800745a:	a904      	add	r1, sp, #16
 800745c:	4630      	mov	r0, r6
 800745e:	f7fd fe8d 	bl	800517c <_printf_float>
 8007462:	4607      	mov	r7, r0
 8007464:	1c78      	adds	r0, r7, #1
 8007466:	d1d6      	bne.n	8007416 <_vfiprintf_r+0x19e>
 8007468:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800746a:	07d9      	lsls	r1, r3, #31
 800746c:	d405      	bmi.n	800747a <_vfiprintf_r+0x202>
 800746e:	89ab      	ldrh	r3, [r5, #12]
 8007470:	059a      	lsls	r2, r3, #22
 8007472:	d402      	bmi.n	800747a <_vfiprintf_r+0x202>
 8007474:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007476:	f7fe fbdd 	bl	8005c34 <__retarget_lock_release_recursive>
 800747a:	89ab      	ldrh	r3, [r5, #12]
 800747c:	065b      	lsls	r3, r3, #25
 800747e:	f53f af1d 	bmi.w	80072bc <_vfiprintf_r+0x44>
 8007482:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007484:	e71c      	b.n	80072c0 <_vfiprintf_r+0x48>
 8007486:	ab03      	add	r3, sp, #12
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	462a      	mov	r2, r5
 800748c:	4b05      	ldr	r3, [pc, #20]	; (80074a4 <_vfiprintf_r+0x22c>)
 800748e:	a904      	add	r1, sp, #16
 8007490:	4630      	mov	r0, r6
 8007492:	f7fe f917 	bl	80056c4 <_printf_i>
 8007496:	e7e4      	b.n	8007462 <_vfiprintf_r+0x1ea>
 8007498:	08008dcc 	.word	0x08008dcc
 800749c:	08008dd6 	.word	0x08008dd6
 80074a0:	0800517d 	.word	0x0800517d
 80074a4:	08007253 	.word	0x08007253
 80074a8:	08008dd2 	.word	0x08008dd2

080074ac <__sflush_r>:
 80074ac:	898a      	ldrh	r2, [r1, #12]
 80074ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074b2:	4605      	mov	r5, r0
 80074b4:	0710      	lsls	r0, r2, #28
 80074b6:	460c      	mov	r4, r1
 80074b8:	d458      	bmi.n	800756c <__sflush_r+0xc0>
 80074ba:	684b      	ldr	r3, [r1, #4]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	dc05      	bgt.n	80074cc <__sflush_r+0x20>
 80074c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	dc02      	bgt.n	80074cc <__sflush_r+0x20>
 80074c6:	2000      	movs	r0, #0
 80074c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074ce:	2e00      	cmp	r6, #0
 80074d0:	d0f9      	beq.n	80074c6 <__sflush_r+0x1a>
 80074d2:	2300      	movs	r3, #0
 80074d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80074d8:	682f      	ldr	r7, [r5, #0]
 80074da:	6a21      	ldr	r1, [r4, #32]
 80074dc:	602b      	str	r3, [r5, #0]
 80074de:	d032      	beq.n	8007546 <__sflush_r+0x9a>
 80074e0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80074e2:	89a3      	ldrh	r3, [r4, #12]
 80074e4:	075a      	lsls	r2, r3, #29
 80074e6:	d505      	bpl.n	80074f4 <__sflush_r+0x48>
 80074e8:	6863      	ldr	r3, [r4, #4]
 80074ea:	1ac0      	subs	r0, r0, r3
 80074ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074ee:	b10b      	cbz	r3, 80074f4 <__sflush_r+0x48>
 80074f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80074f2:	1ac0      	subs	r0, r0, r3
 80074f4:	2300      	movs	r3, #0
 80074f6:	4602      	mov	r2, r0
 80074f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074fa:	6a21      	ldr	r1, [r4, #32]
 80074fc:	4628      	mov	r0, r5
 80074fe:	47b0      	blx	r6
 8007500:	1c43      	adds	r3, r0, #1
 8007502:	89a3      	ldrh	r3, [r4, #12]
 8007504:	d106      	bne.n	8007514 <__sflush_r+0x68>
 8007506:	6829      	ldr	r1, [r5, #0]
 8007508:	291d      	cmp	r1, #29
 800750a:	d82b      	bhi.n	8007564 <__sflush_r+0xb8>
 800750c:	4a29      	ldr	r2, [pc, #164]	; (80075b4 <__sflush_r+0x108>)
 800750e:	410a      	asrs	r2, r1
 8007510:	07d6      	lsls	r6, r2, #31
 8007512:	d427      	bmi.n	8007564 <__sflush_r+0xb8>
 8007514:	2200      	movs	r2, #0
 8007516:	6062      	str	r2, [r4, #4]
 8007518:	04d9      	lsls	r1, r3, #19
 800751a:	6922      	ldr	r2, [r4, #16]
 800751c:	6022      	str	r2, [r4, #0]
 800751e:	d504      	bpl.n	800752a <__sflush_r+0x7e>
 8007520:	1c42      	adds	r2, r0, #1
 8007522:	d101      	bne.n	8007528 <__sflush_r+0x7c>
 8007524:	682b      	ldr	r3, [r5, #0]
 8007526:	b903      	cbnz	r3, 800752a <__sflush_r+0x7e>
 8007528:	6560      	str	r0, [r4, #84]	; 0x54
 800752a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800752c:	602f      	str	r7, [r5, #0]
 800752e:	2900      	cmp	r1, #0
 8007530:	d0c9      	beq.n	80074c6 <__sflush_r+0x1a>
 8007532:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007536:	4299      	cmp	r1, r3
 8007538:	d002      	beq.n	8007540 <__sflush_r+0x94>
 800753a:	4628      	mov	r0, r5
 800753c:	f7ff f9f6 	bl	800692c <_free_r>
 8007540:	2000      	movs	r0, #0
 8007542:	6360      	str	r0, [r4, #52]	; 0x34
 8007544:	e7c0      	b.n	80074c8 <__sflush_r+0x1c>
 8007546:	2301      	movs	r3, #1
 8007548:	4628      	mov	r0, r5
 800754a:	47b0      	blx	r6
 800754c:	1c41      	adds	r1, r0, #1
 800754e:	d1c8      	bne.n	80074e2 <__sflush_r+0x36>
 8007550:	682b      	ldr	r3, [r5, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d0c5      	beq.n	80074e2 <__sflush_r+0x36>
 8007556:	2b1d      	cmp	r3, #29
 8007558:	d001      	beq.n	800755e <__sflush_r+0xb2>
 800755a:	2b16      	cmp	r3, #22
 800755c:	d101      	bne.n	8007562 <__sflush_r+0xb6>
 800755e:	602f      	str	r7, [r5, #0]
 8007560:	e7b1      	b.n	80074c6 <__sflush_r+0x1a>
 8007562:	89a3      	ldrh	r3, [r4, #12]
 8007564:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007568:	81a3      	strh	r3, [r4, #12]
 800756a:	e7ad      	b.n	80074c8 <__sflush_r+0x1c>
 800756c:	690f      	ldr	r7, [r1, #16]
 800756e:	2f00      	cmp	r7, #0
 8007570:	d0a9      	beq.n	80074c6 <__sflush_r+0x1a>
 8007572:	0793      	lsls	r3, r2, #30
 8007574:	680e      	ldr	r6, [r1, #0]
 8007576:	bf08      	it	eq
 8007578:	694b      	ldreq	r3, [r1, #20]
 800757a:	600f      	str	r7, [r1, #0]
 800757c:	bf18      	it	ne
 800757e:	2300      	movne	r3, #0
 8007580:	eba6 0807 	sub.w	r8, r6, r7
 8007584:	608b      	str	r3, [r1, #8]
 8007586:	f1b8 0f00 	cmp.w	r8, #0
 800758a:	dd9c      	ble.n	80074c6 <__sflush_r+0x1a>
 800758c:	6a21      	ldr	r1, [r4, #32]
 800758e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007590:	4643      	mov	r3, r8
 8007592:	463a      	mov	r2, r7
 8007594:	4628      	mov	r0, r5
 8007596:	47b0      	blx	r6
 8007598:	2800      	cmp	r0, #0
 800759a:	dc06      	bgt.n	80075aa <__sflush_r+0xfe>
 800759c:	89a3      	ldrh	r3, [r4, #12]
 800759e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075a2:	81a3      	strh	r3, [r4, #12]
 80075a4:	f04f 30ff 	mov.w	r0, #4294967295
 80075a8:	e78e      	b.n	80074c8 <__sflush_r+0x1c>
 80075aa:	4407      	add	r7, r0
 80075ac:	eba8 0800 	sub.w	r8, r8, r0
 80075b0:	e7e9      	b.n	8007586 <__sflush_r+0xda>
 80075b2:	bf00      	nop
 80075b4:	dfbffffe 	.word	0xdfbffffe

080075b8 <_fflush_r>:
 80075b8:	b538      	push	{r3, r4, r5, lr}
 80075ba:	690b      	ldr	r3, [r1, #16]
 80075bc:	4605      	mov	r5, r0
 80075be:	460c      	mov	r4, r1
 80075c0:	b913      	cbnz	r3, 80075c8 <_fflush_r+0x10>
 80075c2:	2500      	movs	r5, #0
 80075c4:	4628      	mov	r0, r5
 80075c6:	bd38      	pop	{r3, r4, r5, pc}
 80075c8:	b118      	cbz	r0, 80075d2 <_fflush_r+0x1a>
 80075ca:	6a03      	ldr	r3, [r0, #32]
 80075cc:	b90b      	cbnz	r3, 80075d2 <_fflush_r+0x1a>
 80075ce:	f7fe fa27 	bl	8005a20 <__sinit>
 80075d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d0f3      	beq.n	80075c2 <_fflush_r+0xa>
 80075da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80075dc:	07d0      	lsls	r0, r2, #31
 80075de:	d404      	bmi.n	80075ea <_fflush_r+0x32>
 80075e0:	0599      	lsls	r1, r3, #22
 80075e2:	d402      	bmi.n	80075ea <_fflush_r+0x32>
 80075e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075e6:	f7fe fb24 	bl	8005c32 <__retarget_lock_acquire_recursive>
 80075ea:	4628      	mov	r0, r5
 80075ec:	4621      	mov	r1, r4
 80075ee:	f7ff ff5d 	bl	80074ac <__sflush_r>
 80075f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075f4:	07da      	lsls	r2, r3, #31
 80075f6:	4605      	mov	r5, r0
 80075f8:	d4e4      	bmi.n	80075c4 <_fflush_r+0xc>
 80075fa:	89a3      	ldrh	r3, [r4, #12]
 80075fc:	059b      	lsls	r3, r3, #22
 80075fe:	d4e1      	bmi.n	80075c4 <_fflush_r+0xc>
 8007600:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007602:	f7fe fb17 	bl	8005c34 <__retarget_lock_release_recursive>
 8007606:	e7dd      	b.n	80075c4 <_fflush_r+0xc>

08007608 <__swbuf_r>:
 8007608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800760a:	460e      	mov	r6, r1
 800760c:	4614      	mov	r4, r2
 800760e:	4605      	mov	r5, r0
 8007610:	b118      	cbz	r0, 800761a <__swbuf_r+0x12>
 8007612:	6a03      	ldr	r3, [r0, #32]
 8007614:	b90b      	cbnz	r3, 800761a <__swbuf_r+0x12>
 8007616:	f7fe fa03 	bl	8005a20 <__sinit>
 800761a:	69a3      	ldr	r3, [r4, #24]
 800761c:	60a3      	str	r3, [r4, #8]
 800761e:	89a3      	ldrh	r3, [r4, #12]
 8007620:	071a      	lsls	r2, r3, #28
 8007622:	d525      	bpl.n	8007670 <__swbuf_r+0x68>
 8007624:	6923      	ldr	r3, [r4, #16]
 8007626:	b31b      	cbz	r3, 8007670 <__swbuf_r+0x68>
 8007628:	6823      	ldr	r3, [r4, #0]
 800762a:	6922      	ldr	r2, [r4, #16]
 800762c:	1a98      	subs	r0, r3, r2
 800762e:	6963      	ldr	r3, [r4, #20]
 8007630:	b2f6      	uxtb	r6, r6
 8007632:	4283      	cmp	r3, r0
 8007634:	4637      	mov	r7, r6
 8007636:	dc04      	bgt.n	8007642 <__swbuf_r+0x3a>
 8007638:	4621      	mov	r1, r4
 800763a:	4628      	mov	r0, r5
 800763c:	f7ff ffbc 	bl	80075b8 <_fflush_r>
 8007640:	b9e0      	cbnz	r0, 800767c <__swbuf_r+0x74>
 8007642:	68a3      	ldr	r3, [r4, #8]
 8007644:	3b01      	subs	r3, #1
 8007646:	60a3      	str	r3, [r4, #8]
 8007648:	6823      	ldr	r3, [r4, #0]
 800764a:	1c5a      	adds	r2, r3, #1
 800764c:	6022      	str	r2, [r4, #0]
 800764e:	701e      	strb	r6, [r3, #0]
 8007650:	6962      	ldr	r2, [r4, #20]
 8007652:	1c43      	adds	r3, r0, #1
 8007654:	429a      	cmp	r2, r3
 8007656:	d004      	beq.n	8007662 <__swbuf_r+0x5a>
 8007658:	89a3      	ldrh	r3, [r4, #12]
 800765a:	07db      	lsls	r3, r3, #31
 800765c:	d506      	bpl.n	800766c <__swbuf_r+0x64>
 800765e:	2e0a      	cmp	r6, #10
 8007660:	d104      	bne.n	800766c <__swbuf_r+0x64>
 8007662:	4621      	mov	r1, r4
 8007664:	4628      	mov	r0, r5
 8007666:	f7ff ffa7 	bl	80075b8 <_fflush_r>
 800766a:	b938      	cbnz	r0, 800767c <__swbuf_r+0x74>
 800766c:	4638      	mov	r0, r7
 800766e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007670:	4621      	mov	r1, r4
 8007672:	4628      	mov	r0, r5
 8007674:	f000 f806 	bl	8007684 <__swsetup_r>
 8007678:	2800      	cmp	r0, #0
 800767a:	d0d5      	beq.n	8007628 <__swbuf_r+0x20>
 800767c:	f04f 37ff 	mov.w	r7, #4294967295
 8007680:	e7f4      	b.n	800766c <__swbuf_r+0x64>
	...

08007684 <__swsetup_r>:
 8007684:	b538      	push	{r3, r4, r5, lr}
 8007686:	4b2a      	ldr	r3, [pc, #168]	; (8007730 <__swsetup_r+0xac>)
 8007688:	4605      	mov	r5, r0
 800768a:	6818      	ldr	r0, [r3, #0]
 800768c:	460c      	mov	r4, r1
 800768e:	b118      	cbz	r0, 8007698 <__swsetup_r+0x14>
 8007690:	6a03      	ldr	r3, [r0, #32]
 8007692:	b90b      	cbnz	r3, 8007698 <__swsetup_r+0x14>
 8007694:	f7fe f9c4 	bl	8005a20 <__sinit>
 8007698:	89a3      	ldrh	r3, [r4, #12]
 800769a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800769e:	0718      	lsls	r0, r3, #28
 80076a0:	d422      	bmi.n	80076e8 <__swsetup_r+0x64>
 80076a2:	06d9      	lsls	r1, r3, #27
 80076a4:	d407      	bmi.n	80076b6 <__swsetup_r+0x32>
 80076a6:	2309      	movs	r3, #9
 80076a8:	602b      	str	r3, [r5, #0]
 80076aa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80076ae:	81a3      	strh	r3, [r4, #12]
 80076b0:	f04f 30ff 	mov.w	r0, #4294967295
 80076b4:	e034      	b.n	8007720 <__swsetup_r+0x9c>
 80076b6:	0758      	lsls	r0, r3, #29
 80076b8:	d512      	bpl.n	80076e0 <__swsetup_r+0x5c>
 80076ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076bc:	b141      	cbz	r1, 80076d0 <__swsetup_r+0x4c>
 80076be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076c2:	4299      	cmp	r1, r3
 80076c4:	d002      	beq.n	80076cc <__swsetup_r+0x48>
 80076c6:	4628      	mov	r0, r5
 80076c8:	f7ff f930 	bl	800692c <_free_r>
 80076cc:	2300      	movs	r3, #0
 80076ce:	6363      	str	r3, [r4, #52]	; 0x34
 80076d0:	89a3      	ldrh	r3, [r4, #12]
 80076d2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80076d6:	81a3      	strh	r3, [r4, #12]
 80076d8:	2300      	movs	r3, #0
 80076da:	6063      	str	r3, [r4, #4]
 80076dc:	6923      	ldr	r3, [r4, #16]
 80076de:	6023      	str	r3, [r4, #0]
 80076e0:	89a3      	ldrh	r3, [r4, #12]
 80076e2:	f043 0308 	orr.w	r3, r3, #8
 80076e6:	81a3      	strh	r3, [r4, #12]
 80076e8:	6923      	ldr	r3, [r4, #16]
 80076ea:	b94b      	cbnz	r3, 8007700 <__swsetup_r+0x7c>
 80076ec:	89a3      	ldrh	r3, [r4, #12]
 80076ee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80076f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076f6:	d003      	beq.n	8007700 <__swsetup_r+0x7c>
 80076f8:	4621      	mov	r1, r4
 80076fa:	4628      	mov	r0, r5
 80076fc:	f000 f8c4 	bl	8007888 <__smakebuf_r>
 8007700:	89a0      	ldrh	r0, [r4, #12]
 8007702:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007706:	f010 0301 	ands.w	r3, r0, #1
 800770a:	d00a      	beq.n	8007722 <__swsetup_r+0x9e>
 800770c:	2300      	movs	r3, #0
 800770e:	60a3      	str	r3, [r4, #8]
 8007710:	6963      	ldr	r3, [r4, #20]
 8007712:	425b      	negs	r3, r3
 8007714:	61a3      	str	r3, [r4, #24]
 8007716:	6923      	ldr	r3, [r4, #16]
 8007718:	b943      	cbnz	r3, 800772c <__swsetup_r+0xa8>
 800771a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800771e:	d1c4      	bne.n	80076aa <__swsetup_r+0x26>
 8007720:	bd38      	pop	{r3, r4, r5, pc}
 8007722:	0781      	lsls	r1, r0, #30
 8007724:	bf58      	it	pl
 8007726:	6963      	ldrpl	r3, [r4, #20]
 8007728:	60a3      	str	r3, [r4, #8]
 800772a:	e7f4      	b.n	8007716 <__swsetup_r+0x92>
 800772c:	2000      	movs	r0, #0
 800772e:	e7f7      	b.n	8007720 <__swsetup_r+0x9c>
 8007730:	20000064 	.word	0x20000064

08007734 <_sbrk_r>:
 8007734:	b538      	push	{r3, r4, r5, lr}
 8007736:	4d06      	ldr	r5, [pc, #24]	; (8007750 <_sbrk_r+0x1c>)
 8007738:	2300      	movs	r3, #0
 800773a:	4604      	mov	r4, r0
 800773c:	4608      	mov	r0, r1
 800773e:	602b      	str	r3, [r5, #0]
 8007740:	f7fb f8f0 	bl	8002924 <_sbrk>
 8007744:	1c43      	adds	r3, r0, #1
 8007746:	d102      	bne.n	800774e <_sbrk_r+0x1a>
 8007748:	682b      	ldr	r3, [r5, #0]
 800774a:	b103      	cbz	r3, 800774e <_sbrk_r+0x1a>
 800774c:	6023      	str	r3, [r4, #0]
 800774e:	bd38      	pop	{r3, r4, r5, pc}
 8007750:	2000061c 	.word	0x2000061c

08007754 <memcpy>:
 8007754:	440a      	add	r2, r1
 8007756:	4291      	cmp	r1, r2
 8007758:	f100 33ff 	add.w	r3, r0, #4294967295
 800775c:	d100      	bne.n	8007760 <memcpy+0xc>
 800775e:	4770      	bx	lr
 8007760:	b510      	push	{r4, lr}
 8007762:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007766:	f803 4f01 	strb.w	r4, [r3, #1]!
 800776a:	4291      	cmp	r1, r2
 800776c:	d1f9      	bne.n	8007762 <memcpy+0xe>
 800776e:	bd10      	pop	{r4, pc}

08007770 <__assert_func>:
 8007770:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007772:	4614      	mov	r4, r2
 8007774:	461a      	mov	r2, r3
 8007776:	4b09      	ldr	r3, [pc, #36]	; (800779c <__assert_func+0x2c>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4605      	mov	r5, r0
 800777c:	68d8      	ldr	r0, [r3, #12]
 800777e:	b14c      	cbz	r4, 8007794 <__assert_func+0x24>
 8007780:	4b07      	ldr	r3, [pc, #28]	; (80077a0 <__assert_func+0x30>)
 8007782:	9100      	str	r1, [sp, #0]
 8007784:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007788:	4906      	ldr	r1, [pc, #24]	; (80077a4 <__assert_func+0x34>)
 800778a:	462b      	mov	r3, r5
 800778c:	f000 f844 	bl	8007818 <fiprintf>
 8007790:	f000 f8d8 	bl	8007944 <abort>
 8007794:	4b04      	ldr	r3, [pc, #16]	; (80077a8 <__assert_func+0x38>)
 8007796:	461c      	mov	r4, r3
 8007798:	e7f3      	b.n	8007782 <__assert_func+0x12>
 800779a:	bf00      	nop
 800779c:	20000064 	.word	0x20000064
 80077a0:	08008de7 	.word	0x08008de7
 80077a4:	08008df4 	.word	0x08008df4
 80077a8:	08008e22 	.word	0x08008e22

080077ac <_calloc_r>:
 80077ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80077ae:	fba1 2402 	umull	r2, r4, r1, r2
 80077b2:	b94c      	cbnz	r4, 80077c8 <_calloc_r+0x1c>
 80077b4:	4611      	mov	r1, r2
 80077b6:	9201      	str	r2, [sp, #4]
 80077b8:	f7ff f92c 	bl	8006a14 <_malloc_r>
 80077bc:	9a01      	ldr	r2, [sp, #4]
 80077be:	4605      	mov	r5, r0
 80077c0:	b930      	cbnz	r0, 80077d0 <_calloc_r+0x24>
 80077c2:	4628      	mov	r0, r5
 80077c4:	b003      	add	sp, #12
 80077c6:	bd30      	pop	{r4, r5, pc}
 80077c8:	220c      	movs	r2, #12
 80077ca:	6002      	str	r2, [r0, #0]
 80077cc:	2500      	movs	r5, #0
 80077ce:	e7f8      	b.n	80077c2 <_calloc_r+0x16>
 80077d0:	4621      	mov	r1, r4
 80077d2:	f7fe f9b0 	bl	8005b36 <memset>
 80077d6:	e7f4      	b.n	80077c2 <_calloc_r+0x16>

080077d8 <__ascii_mbtowc>:
 80077d8:	b082      	sub	sp, #8
 80077da:	b901      	cbnz	r1, 80077de <__ascii_mbtowc+0x6>
 80077dc:	a901      	add	r1, sp, #4
 80077de:	b142      	cbz	r2, 80077f2 <__ascii_mbtowc+0x1a>
 80077e0:	b14b      	cbz	r3, 80077f6 <__ascii_mbtowc+0x1e>
 80077e2:	7813      	ldrb	r3, [r2, #0]
 80077e4:	600b      	str	r3, [r1, #0]
 80077e6:	7812      	ldrb	r2, [r2, #0]
 80077e8:	1e10      	subs	r0, r2, #0
 80077ea:	bf18      	it	ne
 80077ec:	2001      	movne	r0, #1
 80077ee:	b002      	add	sp, #8
 80077f0:	4770      	bx	lr
 80077f2:	4610      	mov	r0, r2
 80077f4:	e7fb      	b.n	80077ee <__ascii_mbtowc+0x16>
 80077f6:	f06f 0001 	mvn.w	r0, #1
 80077fa:	e7f8      	b.n	80077ee <__ascii_mbtowc+0x16>

080077fc <__ascii_wctomb>:
 80077fc:	b149      	cbz	r1, 8007812 <__ascii_wctomb+0x16>
 80077fe:	2aff      	cmp	r2, #255	; 0xff
 8007800:	bf85      	ittet	hi
 8007802:	238a      	movhi	r3, #138	; 0x8a
 8007804:	6003      	strhi	r3, [r0, #0]
 8007806:	700a      	strbls	r2, [r1, #0]
 8007808:	f04f 30ff 	movhi.w	r0, #4294967295
 800780c:	bf98      	it	ls
 800780e:	2001      	movls	r0, #1
 8007810:	4770      	bx	lr
 8007812:	4608      	mov	r0, r1
 8007814:	4770      	bx	lr
	...

08007818 <fiprintf>:
 8007818:	b40e      	push	{r1, r2, r3}
 800781a:	b503      	push	{r0, r1, lr}
 800781c:	4601      	mov	r1, r0
 800781e:	ab03      	add	r3, sp, #12
 8007820:	4805      	ldr	r0, [pc, #20]	; (8007838 <fiprintf+0x20>)
 8007822:	f853 2b04 	ldr.w	r2, [r3], #4
 8007826:	6800      	ldr	r0, [r0, #0]
 8007828:	9301      	str	r3, [sp, #4]
 800782a:	f7ff fd25 	bl	8007278 <_vfiprintf_r>
 800782e:	b002      	add	sp, #8
 8007830:	f85d eb04 	ldr.w	lr, [sp], #4
 8007834:	b003      	add	sp, #12
 8007836:	4770      	bx	lr
 8007838:	20000064 	.word	0x20000064

0800783c <__swhatbuf_r>:
 800783c:	b570      	push	{r4, r5, r6, lr}
 800783e:	460c      	mov	r4, r1
 8007840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007844:	2900      	cmp	r1, #0
 8007846:	b096      	sub	sp, #88	; 0x58
 8007848:	4615      	mov	r5, r2
 800784a:	461e      	mov	r6, r3
 800784c:	da0d      	bge.n	800786a <__swhatbuf_r+0x2e>
 800784e:	89a3      	ldrh	r3, [r4, #12]
 8007850:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007854:	f04f 0100 	mov.w	r1, #0
 8007858:	bf0c      	ite	eq
 800785a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800785e:	2340      	movne	r3, #64	; 0x40
 8007860:	2000      	movs	r0, #0
 8007862:	6031      	str	r1, [r6, #0]
 8007864:	602b      	str	r3, [r5, #0]
 8007866:	b016      	add	sp, #88	; 0x58
 8007868:	bd70      	pop	{r4, r5, r6, pc}
 800786a:	466a      	mov	r2, sp
 800786c:	f000 f848 	bl	8007900 <_fstat_r>
 8007870:	2800      	cmp	r0, #0
 8007872:	dbec      	blt.n	800784e <__swhatbuf_r+0x12>
 8007874:	9901      	ldr	r1, [sp, #4]
 8007876:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800787a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800787e:	4259      	negs	r1, r3
 8007880:	4159      	adcs	r1, r3
 8007882:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007886:	e7eb      	b.n	8007860 <__swhatbuf_r+0x24>

08007888 <__smakebuf_r>:
 8007888:	898b      	ldrh	r3, [r1, #12]
 800788a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800788c:	079d      	lsls	r5, r3, #30
 800788e:	4606      	mov	r6, r0
 8007890:	460c      	mov	r4, r1
 8007892:	d507      	bpl.n	80078a4 <__smakebuf_r+0x1c>
 8007894:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007898:	6023      	str	r3, [r4, #0]
 800789a:	6123      	str	r3, [r4, #16]
 800789c:	2301      	movs	r3, #1
 800789e:	6163      	str	r3, [r4, #20]
 80078a0:	b002      	add	sp, #8
 80078a2:	bd70      	pop	{r4, r5, r6, pc}
 80078a4:	ab01      	add	r3, sp, #4
 80078a6:	466a      	mov	r2, sp
 80078a8:	f7ff ffc8 	bl	800783c <__swhatbuf_r>
 80078ac:	9900      	ldr	r1, [sp, #0]
 80078ae:	4605      	mov	r5, r0
 80078b0:	4630      	mov	r0, r6
 80078b2:	f7ff f8af 	bl	8006a14 <_malloc_r>
 80078b6:	b948      	cbnz	r0, 80078cc <__smakebuf_r+0x44>
 80078b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078bc:	059a      	lsls	r2, r3, #22
 80078be:	d4ef      	bmi.n	80078a0 <__smakebuf_r+0x18>
 80078c0:	f023 0303 	bic.w	r3, r3, #3
 80078c4:	f043 0302 	orr.w	r3, r3, #2
 80078c8:	81a3      	strh	r3, [r4, #12]
 80078ca:	e7e3      	b.n	8007894 <__smakebuf_r+0xc>
 80078cc:	89a3      	ldrh	r3, [r4, #12]
 80078ce:	6020      	str	r0, [r4, #0]
 80078d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078d4:	81a3      	strh	r3, [r4, #12]
 80078d6:	9b00      	ldr	r3, [sp, #0]
 80078d8:	6163      	str	r3, [r4, #20]
 80078da:	9b01      	ldr	r3, [sp, #4]
 80078dc:	6120      	str	r0, [r4, #16]
 80078de:	b15b      	cbz	r3, 80078f8 <__smakebuf_r+0x70>
 80078e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078e4:	4630      	mov	r0, r6
 80078e6:	f000 f81d 	bl	8007924 <_isatty_r>
 80078ea:	b128      	cbz	r0, 80078f8 <__smakebuf_r+0x70>
 80078ec:	89a3      	ldrh	r3, [r4, #12]
 80078ee:	f023 0303 	bic.w	r3, r3, #3
 80078f2:	f043 0301 	orr.w	r3, r3, #1
 80078f6:	81a3      	strh	r3, [r4, #12]
 80078f8:	89a3      	ldrh	r3, [r4, #12]
 80078fa:	431d      	orrs	r5, r3
 80078fc:	81a5      	strh	r5, [r4, #12]
 80078fe:	e7cf      	b.n	80078a0 <__smakebuf_r+0x18>

08007900 <_fstat_r>:
 8007900:	b538      	push	{r3, r4, r5, lr}
 8007902:	4d07      	ldr	r5, [pc, #28]	; (8007920 <_fstat_r+0x20>)
 8007904:	2300      	movs	r3, #0
 8007906:	4604      	mov	r4, r0
 8007908:	4608      	mov	r0, r1
 800790a:	4611      	mov	r1, r2
 800790c:	602b      	str	r3, [r5, #0]
 800790e:	f7fa ffe0 	bl	80028d2 <_fstat>
 8007912:	1c43      	adds	r3, r0, #1
 8007914:	d102      	bne.n	800791c <_fstat_r+0x1c>
 8007916:	682b      	ldr	r3, [r5, #0]
 8007918:	b103      	cbz	r3, 800791c <_fstat_r+0x1c>
 800791a:	6023      	str	r3, [r4, #0]
 800791c:	bd38      	pop	{r3, r4, r5, pc}
 800791e:	bf00      	nop
 8007920:	2000061c 	.word	0x2000061c

08007924 <_isatty_r>:
 8007924:	b538      	push	{r3, r4, r5, lr}
 8007926:	4d06      	ldr	r5, [pc, #24]	; (8007940 <_isatty_r+0x1c>)
 8007928:	2300      	movs	r3, #0
 800792a:	4604      	mov	r4, r0
 800792c:	4608      	mov	r0, r1
 800792e:	602b      	str	r3, [r5, #0]
 8007930:	f7fa ffdf 	bl	80028f2 <_isatty>
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	d102      	bne.n	800793e <_isatty_r+0x1a>
 8007938:	682b      	ldr	r3, [r5, #0]
 800793a:	b103      	cbz	r3, 800793e <_isatty_r+0x1a>
 800793c:	6023      	str	r3, [r4, #0]
 800793e:	bd38      	pop	{r3, r4, r5, pc}
 8007940:	2000061c 	.word	0x2000061c

08007944 <abort>:
 8007944:	b508      	push	{r3, lr}
 8007946:	2006      	movs	r0, #6
 8007948:	f000 f82c 	bl	80079a4 <raise>
 800794c:	2001      	movs	r0, #1
 800794e:	f7fa ff71 	bl	8002834 <_exit>

08007952 <_raise_r>:
 8007952:	291f      	cmp	r1, #31
 8007954:	b538      	push	{r3, r4, r5, lr}
 8007956:	4604      	mov	r4, r0
 8007958:	460d      	mov	r5, r1
 800795a:	d904      	bls.n	8007966 <_raise_r+0x14>
 800795c:	2316      	movs	r3, #22
 800795e:	6003      	str	r3, [r0, #0]
 8007960:	f04f 30ff 	mov.w	r0, #4294967295
 8007964:	bd38      	pop	{r3, r4, r5, pc}
 8007966:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007968:	b112      	cbz	r2, 8007970 <_raise_r+0x1e>
 800796a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800796e:	b94b      	cbnz	r3, 8007984 <_raise_r+0x32>
 8007970:	4620      	mov	r0, r4
 8007972:	f000 f831 	bl	80079d8 <_getpid_r>
 8007976:	462a      	mov	r2, r5
 8007978:	4601      	mov	r1, r0
 800797a:	4620      	mov	r0, r4
 800797c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007980:	f000 b818 	b.w	80079b4 <_kill_r>
 8007984:	2b01      	cmp	r3, #1
 8007986:	d00a      	beq.n	800799e <_raise_r+0x4c>
 8007988:	1c59      	adds	r1, r3, #1
 800798a:	d103      	bne.n	8007994 <_raise_r+0x42>
 800798c:	2316      	movs	r3, #22
 800798e:	6003      	str	r3, [r0, #0]
 8007990:	2001      	movs	r0, #1
 8007992:	e7e7      	b.n	8007964 <_raise_r+0x12>
 8007994:	2400      	movs	r4, #0
 8007996:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800799a:	4628      	mov	r0, r5
 800799c:	4798      	blx	r3
 800799e:	2000      	movs	r0, #0
 80079a0:	e7e0      	b.n	8007964 <_raise_r+0x12>
	...

080079a4 <raise>:
 80079a4:	4b02      	ldr	r3, [pc, #8]	; (80079b0 <raise+0xc>)
 80079a6:	4601      	mov	r1, r0
 80079a8:	6818      	ldr	r0, [r3, #0]
 80079aa:	f7ff bfd2 	b.w	8007952 <_raise_r>
 80079ae:	bf00      	nop
 80079b0:	20000064 	.word	0x20000064

080079b4 <_kill_r>:
 80079b4:	b538      	push	{r3, r4, r5, lr}
 80079b6:	4d07      	ldr	r5, [pc, #28]	; (80079d4 <_kill_r+0x20>)
 80079b8:	2300      	movs	r3, #0
 80079ba:	4604      	mov	r4, r0
 80079bc:	4608      	mov	r0, r1
 80079be:	4611      	mov	r1, r2
 80079c0:	602b      	str	r3, [r5, #0]
 80079c2:	f7fa ff27 	bl	8002814 <_kill>
 80079c6:	1c43      	adds	r3, r0, #1
 80079c8:	d102      	bne.n	80079d0 <_kill_r+0x1c>
 80079ca:	682b      	ldr	r3, [r5, #0]
 80079cc:	b103      	cbz	r3, 80079d0 <_kill_r+0x1c>
 80079ce:	6023      	str	r3, [r4, #0]
 80079d0:	bd38      	pop	{r3, r4, r5, pc}
 80079d2:	bf00      	nop
 80079d4:	2000061c 	.word	0x2000061c

080079d8 <_getpid_r>:
 80079d8:	f7fa bf14 	b.w	8002804 <_getpid>
 80079dc:	0000      	movs	r0, r0
	...

080079e0 <cos>:
 80079e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079e2:	ec53 2b10 	vmov	r2, r3, d0
 80079e6:	4826      	ldr	r0, [pc, #152]	; (8007a80 <cos+0xa0>)
 80079e8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80079ec:	4281      	cmp	r1, r0
 80079ee:	dc06      	bgt.n	80079fe <cos+0x1e>
 80079f0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007a78 <cos+0x98>
 80079f4:	b005      	add	sp, #20
 80079f6:	f85d eb04 	ldr.w	lr, [sp], #4
 80079fa:	f000 b89d 	b.w	8007b38 <__kernel_cos>
 80079fe:	4821      	ldr	r0, [pc, #132]	; (8007a84 <cos+0xa4>)
 8007a00:	4281      	cmp	r1, r0
 8007a02:	dd09      	ble.n	8007a18 <cos+0x38>
 8007a04:	ee10 0a10 	vmov	r0, s0
 8007a08:	4619      	mov	r1, r3
 8007a0a:	f7f8 fc45 	bl	8000298 <__aeabi_dsub>
 8007a0e:	ec41 0b10 	vmov	d0, r0, r1
 8007a12:	b005      	add	sp, #20
 8007a14:	f85d fb04 	ldr.w	pc, [sp], #4
 8007a18:	4668      	mov	r0, sp
 8007a1a:	f000 fa15 	bl	8007e48 <__ieee754_rem_pio2>
 8007a1e:	f000 0003 	and.w	r0, r0, #3
 8007a22:	2801      	cmp	r0, #1
 8007a24:	d00b      	beq.n	8007a3e <cos+0x5e>
 8007a26:	2802      	cmp	r0, #2
 8007a28:	d016      	beq.n	8007a58 <cos+0x78>
 8007a2a:	b9e0      	cbnz	r0, 8007a66 <cos+0x86>
 8007a2c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a30:	ed9d 0b00 	vldr	d0, [sp]
 8007a34:	f000 f880 	bl	8007b38 <__kernel_cos>
 8007a38:	ec51 0b10 	vmov	r0, r1, d0
 8007a3c:	e7e7      	b.n	8007a0e <cos+0x2e>
 8007a3e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a42:	ed9d 0b00 	vldr	d0, [sp]
 8007a46:	f000 f93f 	bl	8007cc8 <__kernel_sin>
 8007a4a:	ec53 2b10 	vmov	r2, r3, d0
 8007a4e:	ee10 0a10 	vmov	r0, s0
 8007a52:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007a56:	e7da      	b.n	8007a0e <cos+0x2e>
 8007a58:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a5c:	ed9d 0b00 	vldr	d0, [sp]
 8007a60:	f000 f86a 	bl	8007b38 <__kernel_cos>
 8007a64:	e7f1      	b.n	8007a4a <cos+0x6a>
 8007a66:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a6a:	ed9d 0b00 	vldr	d0, [sp]
 8007a6e:	2001      	movs	r0, #1
 8007a70:	f000 f92a 	bl	8007cc8 <__kernel_sin>
 8007a74:	e7e0      	b.n	8007a38 <cos+0x58>
 8007a76:	bf00      	nop
	...
 8007a80:	3fe921fb 	.word	0x3fe921fb
 8007a84:	7fefffff 	.word	0x7fefffff

08007a88 <sin>:
 8007a88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a8a:	ec53 2b10 	vmov	r2, r3, d0
 8007a8e:	4828      	ldr	r0, [pc, #160]	; (8007b30 <sin+0xa8>)
 8007a90:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007a94:	4281      	cmp	r1, r0
 8007a96:	dc07      	bgt.n	8007aa8 <sin+0x20>
 8007a98:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8007b28 <sin+0xa0>
 8007a9c:	2000      	movs	r0, #0
 8007a9e:	b005      	add	sp, #20
 8007aa0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007aa4:	f000 b910 	b.w	8007cc8 <__kernel_sin>
 8007aa8:	4822      	ldr	r0, [pc, #136]	; (8007b34 <sin+0xac>)
 8007aaa:	4281      	cmp	r1, r0
 8007aac:	dd09      	ble.n	8007ac2 <sin+0x3a>
 8007aae:	ee10 0a10 	vmov	r0, s0
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	f7f8 fbf0 	bl	8000298 <__aeabi_dsub>
 8007ab8:	ec41 0b10 	vmov	d0, r0, r1
 8007abc:	b005      	add	sp, #20
 8007abe:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ac2:	4668      	mov	r0, sp
 8007ac4:	f000 f9c0 	bl	8007e48 <__ieee754_rem_pio2>
 8007ac8:	f000 0003 	and.w	r0, r0, #3
 8007acc:	2801      	cmp	r0, #1
 8007ace:	d00c      	beq.n	8007aea <sin+0x62>
 8007ad0:	2802      	cmp	r0, #2
 8007ad2:	d011      	beq.n	8007af8 <sin+0x70>
 8007ad4:	b9f0      	cbnz	r0, 8007b14 <sin+0x8c>
 8007ad6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ada:	ed9d 0b00 	vldr	d0, [sp]
 8007ade:	2001      	movs	r0, #1
 8007ae0:	f000 f8f2 	bl	8007cc8 <__kernel_sin>
 8007ae4:	ec51 0b10 	vmov	r0, r1, d0
 8007ae8:	e7e6      	b.n	8007ab8 <sin+0x30>
 8007aea:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007aee:	ed9d 0b00 	vldr	d0, [sp]
 8007af2:	f000 f821 	bl	8007b38 <__kernel_cos>
 8007af6:	e7f5      	b.n	8007ae4 <sin+0x5c>
 8007af8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007afc:	ed9d 0b00 	vldr	d0, [sp]
 8007b00:	2001      	movs	r0, #1
 8007b02:	f000 f8e1 	bl	8007cc8 <__kernel_sin>
 8007b06:	ec53 2b10 	vmov	r2, r3, d0
 8007b0a:	ee10 0a10 	vmov	r0, s0
 8007b0e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007b12:	e7d1      	b.n	8007ab8 <sin+0x30>
 8007b14:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007b18:	ed9d 0b00 	vldr	d0, [sp]
 8007b1c:	f000 f80c 	bl	8007b38 <__kernel_cos>
 8007b20:	e7f1      	b.n	8007b06 <sin+0x7e>
 8007b22:	bf00      	nop
 8007b24:	f3af 8000 	nop.w
	...
 8007b30:	3fe921fb 	.word	0x3fe921fb
 8007b34:	7fefffff 	.word	0x7fefffff

08007b38 <__kernel_cos>:
 8007b38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b3c:	ec57 6b10 	vmov	r6, r7, d0
 8007b40:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007b44:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007b48:	ed8d 1b00 	vstr	d1, [sp]
 8007b4c:	da07      	bge.n	8007b5e <__kernel_cos+0x26>
 8007b4e:	ee10 0a10 	vmov	r0, s0
 8007b52:	4639      	mov	r1, r7
 8007b54:	f7f9 f808 	bl	8000b68 <__aeabi_d2iz>
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	f000 8088 	beq.w	8007c6e <__kernel_cos+0x136>
 8007b5e:	4632      	mov	r2, r6
 8007b60:	463b      	mov	r3, r7
 8007b62:	4630      	mov	r0, r6
 8007b64:	4639      	mov	r1, r7
 8007b66:	f7f8 fd4f 	bl	8000608 <__aeabi_dmul>
 8007b6a:	4b51      	ldr	r3, [pc, #324]	; (8007cb0 <__kernel_cos+0x178>)
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	4604      	mov	r4, r0
 8007b70:	460d      	mov	r5, r1
 8007b72:	f7f8 fd49 	bl	8000608 <__aeabi_dmul>
 8007b76:	a340      	add	r3, pc, #256	; (adr r3, 8007c78 <__kernel_cos+0x140>)
 8007b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7c:	4682      	mov	sl, r0
 8007b7e:	468b      	mov	fp, r1
 8007b80:	4620      	mov	r0, r4
 8007b82:	4629      	mov	r1, r5
 8007b84:	f7f8 fd40 	bl	8000608 <__aeabi_dmul>
 8007b88:	a33d      	add	r3, pc, #244	; (adr r3, 8007c80 <__kernel_cos+0x148>)
 8007b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8e:	f7f8 fb85 	bl	800029c <__adddf3>
 8007b92:	4622      	mov	r2, r4
 8007b94:	462b      	mov	r3, r5
 8007b96:	f7f8 fd37 	bl	8000608 <__aeabi_dmul>
 8007b9a:	a33b      	add	r3, pc, #236	; (adr r3, 8007c88 <__kernel_cos+0x150>)
 8007b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba0:	f7f8 fb7a 	bl	8000298 <__aeabi_dsub>
 8007ba4:	4622      	mov	r2, r4
 8007ba6:	462b      	mov	r3, r5
 8007ba8:	f7f8 fd2e 	bl	8000608 <__aeabi_dmul>
 8007bac:	a338      	add	r3, pc, #224	; (adr r3, 8007c90 <__kernel_cos+0x158>)
 8007bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb2:	f7f8 fb73 	bl	800029c <__adddf3>
 8007bb6:	4622      	mov	r2, r4
 8007bb8:	462b      	mov	r3, r5
 8007bba:	f7f8 fd25 	bl	8000608 <__aeabi_dmul>
 8007bbe:	a336      	add	r3, pc, #216	; (adr r3, 8007c98 <__kernel_cos+0x160>)
 8007bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc4:	f7f8 fb68 	bl	8000298 <__aeabi_dsub>
 8007bc8:	4622      	mov	r2, r4
 8007bca:	462b      	mov	r3, r5
 8007bcc:	f7f8 fd1c 	bl	8000608 <__aeabi_dmul>
 8007bd0:	a333      	add	r3, pc, #204	; (adr r3, 8007ca0 <__kernel_cos+0x168>)
 8007bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd6:	f7f8 fb61 	bl	800029c <__adddf3>
 8007bda:	4622      	mov	r2, r4
 8007bdc:	462b      	mov	r3, r5
 8007bde:	f7f8 fd13 	bl	8000608 <__aeabi_dmul>
 8007be2:	4622      	mov	r2, r4
 8007be4:	462b      	mov	r3, r5
 8007be6:	f7f8 fd0f 	bl	8000608 <__aeabi_dmul>
 8007bea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bee:	4604      	mov	r4, r0
 8007bf0:	460d      	mov	r5, r1
 8007bf2:	4630      	mov	r0, r6
 8007bf4:	4639      	mov	r1, r7
 8007bf6:	f7f8 fd07 	bl	8000608 <__aeabi_dmul>
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	4629      	mov	r1, r5
 8007c00:	4620      	mov	r0, r4
 8007c02:	f7f8 fb49 	bl	8000298 <__aeabi_dsub>
 8007c06:	4b2b      	ldr	r3, [pc, #172]	; (8007cb4 <__kernel_cos+0x17c>)
 8007c08:	4598      	cmp	r8, r3
 8007c0a:	4606      	mov	r6, r0
 8007c0c:	460f      	mov	r7, r1
 8007c0e:	dc10      	bgt.n	8007c32 <__kernel_cos+0xfa>
 8007c10:	4602      	mov	r2, r0
 8007c12:	460b      	mov	r3, r1
 8007c14:	4650      	mov	r0, sl
 8007c16:	4659      	mov	r1, fp
 8007c18:	f7f8 fb3e 	bl	8000298 <__aeabi_dsub>
 8007c1c:	460b      	mov	r3, r1
 8007c1e:	4926      	ldr	r1, [pc, #152]	; (8007cb8 <__kernel_cos+0x180>)
 8007c20:	4602      	mov	r2, r0
 8007c22:	2000      	movs	r0, #0
 8007c24:	f7f8 fb38 	bl	8000298 <__aeabi_dsub>
 8007c28:	ec41 0b10 	vmov	d0, r0, r1
 8007c2c:	b003      	add	sp, #12
 8007c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c32:	4b22      	ldr	r3, [pc, #136]	; (8007cbc <__kernel_cos+0x184>)
 8007c34:	4920      	ldr	r1, [pc, #128]	; (8007cb8 <__kernel_cos+0x180>)
 8007c36:	4598      	cmp	r8, r3
 8007c38:	bfcc      	ite	gt
 8007c3a:	4d21      	ldrgt	r5, [pc, #132]	; (8007cc0 <__kernel_cos+0x188>)
 8007c3c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007c40:	2400      	movs	r4, #0
 8007c42:	4622      	mov	r2, r4
 8007c44:	462b      	mov	r3, r5
 8007c46:	2000      	movs	r0, #0
 8007c48:	f7f8 fb26 	bl	8000298 <__aeabi_dsub>
 8007c4c:	4622      	mov	r2, r4
 8007c4e:	4680      	mov	r8, r0
 8007c50:	4689      	mov	r9, r1
 8007c52:	462b      	mov	r3, r5
 8007c54:	4650      	mov	r0, sl
 8007c56:	4659      	mov	r1, fp
 8007c58:	f7f8 fb1e 	bl	8000298 <__aeabi_dsub>
 8007c5c:	4632      	mov	r2, r6
 8007c5e:	463b      	mov	r3, r7
 8007c60:	f7f8 fb1a 	bl	8000298 <__aeabi_dsub>
 8007c64:	4602      	mov	r2, r0
 8007c66:	460b      	mov	r3, r1
 8007c68:	4640      	mov	r0, r8
 8007c6a:	4649      	mov	r1, r9
 8007c6c:	e7da      	b.n	8007c24 <__kernel_cos+0xec>
 8007c6e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007ca8 <__kernel_cos+0x170>
 8007c72:	e7db      	b.n	8007c2c <__kernel_cos+0xf4>
 8007c74:	f3af 8000 	nop.w
 8007c78:	be8838d4 	.word	0xbe8838d4
 8007c7c:	bda8fae9 	.word	0xbda8fae9
 8007c80:	bdb4b1c4 	.word	0xbdb4b1c4
 8007c84:	3e21ee9e 	.word	0x3e21ee9e
 8007c88:	809c52ad 	.word	0x809c52ad
 8007c8c:	3e927e4f 	.word	0x3e927e4f
 8007c90:	19cb1590 	.word	0x19cb1590
 8007c94:	3efa01a0 	.word	0x3efa01a0
 8007c98:	16c15177 	.word	0x16c15177
 8007c9c:	3f56c16c 	.word	0x3f56c16c
 8007ca0:	5555554c 	.word	0x5555554c
 8007ca4:	3fa55555 	.word	0x3fa55555
 8007ca8:	00000000 	.word	0x00000000
 8007cac:	3ff00000 	.word	0x3ff00000
 8007cb0:	3fe00000 	.word	0x3fe00000
 8007cb4:	3fd33332 	.word	0x3fd33332
 8007cb8:	3ff00000 	.word	0x3ff00000
 8007cbc:	3fe90000 	.word	0x3fe90000
 8007cc0:	3fd20000 	.word	0x3fd20000
 8007cc4:	00000000 	.word	0x00000000

08007cc8 <__kernel_sin>:
 8007cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ccc:	ed2d 8b04 	vpush	{d8-d9}
 8007cd0:	eeb0 8a41 	vmov.f32	s16, s2
 8007cd4:	eef0 8a61 	vmov.f32	s17, s3
 8007cd8:	ec55 4b10 	vmov	r4, r5, d0
 8007cdc:	b083      	sub	sp, #12
 8007cde:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007ce2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007ce6:	9001      	str	r0, [sp, #4]
 8007ce8:	da06      	bge.n	8007cf8 <__kernel_sin+0x30>
 8007cea:	ee10 0a10 	vmov	r0, s0
 8007cee:	4629      	mov	r1, r5
 8007cf0:	f7f8 ff3a 	bl	8000b68 <__aeabi_d2iz>
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	d051      	beq.n	8007d9c <__kernel_sin+0xd4>
 8007cf8:	4622      	mov	r2, r4
 8007cfa:	462b      	mov	r3, r5
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	4629      	mov	r1, r5
 8007d00:	f7f8 fc82 	bl	8000608 <__aeabi_dmul>
 8007d04:	4682      	mov	sl, r0
 8007d06:	468b      	mov	fp, r1
 8007d08:	4602      	mov	r2, r0
 8007d0a:	460b      	mov	r3, r1
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	4629      	mov	r1, r5
 8007d10:	f7f8 fc7a 	bl	8000608 <__aeabi_dmul>
 8007d14:	a341      	add	r3, pc, #260	; (adr r3, 8007e1c <__kernel_sin+0x154>)
 8007d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1a:	4680      	mov	r8, r0
 8007d1c:	4689      	mov	r9, r1
 8007d1e:	4650      	mov	r0, sl
 8007d20:	4659      	mov	r1, fp
 8007d22:	f7f8 fc71 	bl	8000608 <__aeabi_dmul>
 8007d26:	a33f      	add	r3, pc, #252	; (adr r3, 8007e24 <__kernel_sin+0x15c>)
 8007d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2c:	f7f8 fab4 	bl	8000298 <__aeabi_dsub>
 8007d30:	4652      	mov	r2, sl
 8007d32:	465b      	mov	r3, fp
 8007d34:	f7f8 fc68 	bl	8000608 <__aeabi_dmul>
 8007d38:	a33c      	add	r3, pc, #240	; (adr r3, 8007e2c <__kernel_sin+0x164>)
 8007d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d3e:	f7f8 faad 	bl	800029c <__adddf3>
 8007d42:	4652      	mov	r2, sl
 8007d44:	465b      	mov	r3, fp
 8007d46:	f7f8 fc5f 	bl	8000608 <__aeabi_dmul>
 8007d4a:	a33a      	add	r3, pc, #232	; (adr r3, 8007e34 <__kernel_sin+0x16c>)
 8007d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d50:	f7f8 faa2 	bl	8000298 <__aeabi_dsub>
 8007d54:	4652      	mov	r2, sl
 8007d56:	465b      	mov	r3, fp
 8007d58:	f7f8 fc56 	bl	8000608 <__aeabi_dmul>
 8007d5c:	a337      	add	r3, pc, #220	; (adr r3, 8007e3c <__kernel_sin+0x174>)
 8007d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d62:	f7f8 fa9b 	bl	800029c <__adddf3>
 8007d66:	9b01      	ldr	r3, [sp, #4]
 8007d68:	4606      	mov	r6, r0
 8007d6a:	460f      	mov	r7, r1
 8007d6c:	b9eb      	cbnz	r3, 8007daa <__kernel_sin+0xe2>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	460b      	mov	r3, r1
 8007d72:	4650      	mov	r0, sl
 8007d74:	4659      	mov	r1, fp
 8007d76:	f7f8 fc47 	bl	8000608 <__aeabi_dmul>
 8007d7a:	a325      	add	r3, pc, #148	; (adr r3, 8007e10 <__kernel_sin+0x148>)
 8007d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d80:	f7f8 fa8a 	bl	8000298 <__aeabi_dsub>
 8007d84:	4642      	mov	r2, r8
 8007d86:	464b      	mov	r3, r9
 8007d88:	f7f8 fc3e 	bl	8000608 <__aeabi_dmul>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	460b      	mov	r3, r1
 8007d90:	4620      	mov	r0, r4
 8007d92:	4629      	mov	r1, r5
 8007d94:	f7f8 fa82 	bl	800029c <__adddf3>
 8007d98:	4604      	mov	r4, r0
 8007d9a:	460d      	mov	r5, r1
 8007d9c:	ec45 4b10 	vmov	d0, r4, r5
 8007da0:	b003      	add	sp, #12
 8007da2:	ecbd 8b04 	vpop	{d8-d9}
 8007da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007daa:	4b1b      	ldr	r3, [pc, #108]	; (8007e18 <__kernel_sin+0x150>)
 8007dac:	ec51 0b18 	vmov	r0, r1, d8
 8007db0:	2200      	movs	r2, #0
 8007db2:	f7f8 fc29 	bl	8000608 <__aeabi_dmul>
 8007db6:	4632      	mov	r2, r6
 8007db8:	ec41 0b19 	vmov	d9, r0, r1
 8007dbc:	463b      	mov	r3, r7
 8007dbe:	4640      	mov	r0, r8
 8007dc0:	4649      	mov	r1, r9
 8007dc2:	f7f8 fc21 	bl	8000608 <__aeabi_dmul>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	460b      	mov	r3, r1
 8007dca:	ec51 0b19 	vmov	r0, r1, d9
 8007dce:	f7f8 fa63 	bl	8000298 <__aeabi_dsub>
 8007dd2:	4652      	mov	r2, sl
 8007dd4:	465b      	mov	r3, fp
 8007dd6:	f7f8 fc17 	bl	8000608 <__aeabi_dmul>
 8007dda:	ec53 2b18 	vmov	r2, r3, d8
 8007dde:	f7f8 fa5b 	bl	8000298 <__aeabi_dsub>
 8007de2:	a30b      	add	r3, pc, #44	; (adr r3, 8007e10 <__kernel_sin+0x148>)
 8007de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de8:	4606      	mov	r6, r0
 8007dea:	460f      	mov	r7, r1
 8007dec:	4640      	mov	r0, r8
 8007dee:	4649      	mov	r1, r9
 8007df0:	f7f8 fc0a 	bl	8000608 <__aeabi_dmul>
 8007df4:	4602      	mov	r2, r0
 8007df6:	460b      	mov	r3, r1
 8007df8:	4630      	mov	r0, r6
 8007dfa:	4639      	mov	r1, r7
 8007dfc:	f7f8 fa4e 	bl	800029c <__adddf3>
 8007e00:	4602      	mov	r2, r0
 8007e02:	460b      	mov	r3, r1
 8007e04:	4620      	mov	r0, r4
 8007e06:	4629      	mov	r1, r5
 8007e08:	f7f8 fa46 	bl	8000298 <__aeabi_dsub>
 8007e0c:	e7c4      	b.n	8007d98 <__kernel_sin+0xd0>
 8007e0e:	bf00      	nop
 8007e10:	55555549 	.word	0x55555549
 8007e14:	3fc55555 	.word	0x3fc55555
 8007e18:	3fe00000 	.word	0x3fe00000
 8007e1c:	5acfd57c 	.word	0x5acfd57c
 8007e20:	3de5d93a 	.word	0x3de5d93a
 8007e24:	8a2b9ceb 	.word	0x8a2b9ceb
 8007e28:	3e5ae5e6 	.word	0x3e5ae5e6
 8007e2c:	57b1fe7d 	.word	0x57b1fe7d
 8007e30:	3ec71de3 	.word	0x3ec71de3
 8007e34:	19c161d5 	.word	0x19c161d5
 8007e38:	3f2a01a0 	.word	0x3f2a01a0
 8007e3c:	1110f8a6 	.word	0x1110f8a6
 8007e40:	3f811111 	.word	0x3f811111
 8007e44:	00000000 	.word	0x00000000

08007e48 <__ieee754_rem_pio2>:
 8007e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e4c:	ed2d 8b02 	vpush	{d8}
 8007e50:	ec55 4b10 	vmov	r4, r5, d0
 8007e54:	4bca      	ldr	r3, [pc, #808]	; (8008180 <__ieee754_rem_pio2+0x338>)
 8007e56:	b08b      	sub	sp, #44	; 0x2c
 8007e58:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8007e5c:	4598      	cmp	r8, r3
 8007e5e:	4682      	mov	sl, r0
 8007e60:	9502      	str	r5, [sp, #8]
 8007e62:	dc08      	bgt.n	8007e76 <__ieee754_rem_pio2+0x2e>
 8007e64:	2200      	movs	r2, #0
 8007e66:	2300      	movs	r3, #0
 8007e68:	ed80 0b00 	vstr	d0, [r0]
 8007e6c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007e70:	f04f 0b00 	mov.w	fp, #0
 8007e74:	e028      	b.n	8007ec8 <__ieee754_rem_pio2+0x80>
 8007e76:	4bc3      	ldr	r3, [pc, #780]	; (8008184 <__ieee754_rem_pio2+0x33c>)
 8007e78:	4598      	cmp	r8, r3
 8007e7a:	dc78      	bgt.n	8007f6e <__ieee754_rem_pio2+0x126>
 8007e7c:	9b02      	ldr	r3, [sp, #8]
 8007e7e:	4ec2      	ldr	r6, [pc, #776]	; (8008188 <__ieee754_rem_pio2+0x340>)
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	ee10 0a10 	vmov	r0, s0
 8007e86:	a3b0      	add	r3, pc, #704	; (adr r3, 8008148 <__ieee754_rem_pio2+0x300>)
 8007e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8c:	4629      	mov	r1, r5
 8007e8e:	dd39      	ble.n	8007f04 <__ieee754_rem_pio2+0xbc>
 8007e90:	f7f8 fa02 	bl	8000298 <__aeabi_dsub>
 8007e94:	45b0      	cmp	r8, r6
 8007e96:	4604      	mov	r4, r0
 8007e98:	460d      	mov	r5, r1
 8007e9a:	d01b      	beq.n	8007ed4 <__ieee754_rem_pio2+0x8c>
 8007e9c:	a3ac      	add	r3, pc, #688	; (adr r3, 8008150 <__ieee754_rem_pio2+0x308>)
 8007e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea2:	f7f8 f9f9 	bl	8000298 <__aeabi_dsub>
 8007ea6:	4602      	mov	r2, r0
 8007ea8:	460b      	mov	r3, r1
 8007eaa:	e9ca 2300 	strd	r2, r3, [sl]
 8007eae:	4620      	mov	r0, r4
 8007eb0:	4629      	mov	r1, r5
 8007eb2:	f7f8 f9f1 	bl	8000298 <__aeabi_dsub>
 8007eb6:	a3a6      	add	r3, pc, #664	; (adr r3, 8008150 <__ieee754_rem_pio2+0x308>)
 8007eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ebc:	f7f8 f9ec 	bl	8000298 <__aeabi_dsub>
 8007ec0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007ec4:	f04f 0b01 	mov.w	fp, #1
 8007ec8:	4658      	mov	r0, fp
 8007eca:	b00b      	add	sp, #44	; 0x2c
 8007ecc:	ecbd 8b02 	vpop	{d8}
 8007ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ed4:	a3a0      	add	r3, pc, #640	; (adr r3, 8008158 <__ieee754_rem_pio2+0x310>)
 8007ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eda:	f7f8 f9dd 	bl	8000298 <__aeabi_dsub>
 8007ede:	a3a0      	add	r3, pc, #640	; (adr r3, 8008160 <__ieee754_rem_pio2+0x318>)
 8007ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee4:	4604      	mov	r4, r0
 8007ee6:	460d      	mov	r5, r1
 8007ee8:	f7f8 f9d6 	bl	8000298 <__aeabi_dsub>
 8007eec:	4602      	mov	r2, r0
 8007eee:	460b      	mov	r3, r1
 8007ef0:	e9ca 2300 	strd	r2, r3, [sl]
 8007ef4:	4620      	mov	r0, r4
 8007ef6:	4629      	mov	r1, r5
 8007ef8:	f7f8 f9ce 	bl	8000298 <__aeabi_dsub>
 8007efc:	a398      	add	r3, pc, #608	; (adr r3, 8008160 <__ieee754_rem_pio2+0x318>)
 8007efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f02:	e7db      	b.n	8007ebc <__ieee754_rem_pio2+0x74>
 8007f04:	f7f8 f9ca 	bl	800029c <__adddf3>
 8007f08:	45b0      	cmp	r8, r6
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	460d      	mov	r5, r1
 8007f0e:	d016      	beq.n	8007f3e <__ieee754_rem_pio2+0xf6>
 8007f10:	a38f      	add	r3, pc, #572	; (adr r3, 8008150 <__ieee754_rem_pio2+0x308>)
 8007f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f16:	f7f8 f9c1 	bl	800029c <__adddf3>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	e9ca 2300 	strd	r2, r3, [sl]
 8007f22:	4620      	mov	r0, r4
 8007f24:	4629      	mov	r1, r5
 8007f26:	f7f8 f9b7 	bl	8000298 <__aeabi_dsub>
 8007f2a:	a389      	add	r3, pc, #548	; (adr r3, 8008150 <__ieee754_rem_pio2+0x308>)
 8007f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f30:	f7f8 f9b4 	bl	800029c <__adddf3>
 8007f34:	f04f 3bff 	mov.w	fp, #4294967295
 8007f38:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007f3c:	e7c4      	b.n	8007ec8 <__ieee754_rem_pio2+0x80>
 8007f3e:	a386      	add	r3, pc, #536	; (adr r3, 8008158 <__ieee754_rem_pio2+0x310>)
 8007f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f44:	f7f8 f9aa 	bl	800029c <__adddf3>
 8007f48:	a385      	add	r3, pc, #532	; (adr r3, 8008160 <__ieee754_rem_pio2+0x318>)
 8007f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4e:	4604      	mov	r4, r0
 8007f50:	460d      	mov	r5, r1
 8007f52:	f7f8 f9a3 	bl	800029c <__adddf3>
 8007f56:	4602      	mov	r2, r0
 8007f58:	460b      	mov	r3, r1
 8007f5a:	e9ca 2300 	strd	r2, r3, [sl]
 8007f5e:	4620      	mov	r0, r4
 8007f60:	4629      	mov	r1, r5
 8007f62:	f7f8 f999 	bl	8000298 <__aeabi_dsub>
 8007f66:	a37e      	add	r3, pc, #504	; (adr r3, 8008160 <__ieee754_rem_pio2+0x318>)
 8007f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f6c:	e7e0      	b.n	8007f30 <__ieee754_rem_pio2+0xe8>
 8007f6e:	4b87      	ldr	r3, [pc, #540]	; (800818c <__ieee754_rem_pio2+0x344>)
 8007f70:	4598      	cmp	r8, r3
 8007f72:	f300 80d8 	bgt.w	8008126 <__ieee754_rem_pio2+0x2de>
 8007f76:	f000 f96d 	bl	8008254 <fabs>
 8007f7a:	ec55 4b10 	vmov	r4, r5, d0
 8007f7e:	ee10 0a10 	vmov	r0, s0
 8007f82:	a379      	add	r3, pc, #484	; (adr r3, 8008168 <__ieee754_rem_pio2+0x320>)
 8007f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f88:	4629      	mov	r1, r5
 8007f8a:	f7f8 fb3d 	bl	8000608 <__aeabi_dmul>
 8007f8e:	4b80      	ldr	r3, [pc, #512]	; (8008190 <__ieee754_rem_pio2+0x348>)
 8007f90:	2200      	movs	r2, #0
 8007f92:	f7f8 f983 	bl	800029c <__adddf3>
 8007f96:	f7f8 fde7 	bl	8000b68 <__aeabi_d2iz>
 8007f9a:	4683      	mov	fp, r0
 8007f9c:	f7f8 faca 	bl	8000534 <__aeabi_i2d>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	460b      	mov	r3, r1
 8007fa4:	ec43 2b18 	vmov	d8, r2, r3
 8007fa8:	a367      	add	r3, pc, #412	; (adr r3, 8008148 <__ieee754_rem_pio2+0x300>)
 8007faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fae:	f7f8 fb2b 	bl	8000608 <__aeabi_dmul>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	4629      	mov	r1, r5
 8007fba:	f7f8 f96d 	bl	8000298 <__aeabi_dsub>
 8007fbe:	a364      	add	r3, pc, #400	; (adr r3, 8008150 <__ieee754_rem_pio2+0x308>)
 8007fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc4:	4606      	mov	r6, r0
 8007fc6:	460f      	mov	r7, r1
 8007fc8:	ec51 0b18 	vmov	r0, r1, d8
 8007fcc:	f7f8 fb1c 	bl	8000608 <__aeabi_dmul>
 8007fd0:	f1bb 0f1f 	cmp.w	fp, #31
 8007fd4:	4604      	mov	r4, r0
 8007fd6:	460d      	mov	r5, r1
 8007fd8:	dc0d      	bgt.n	8007ff6 <__ieee754_rem_pio2+0x1ae>
 8007fda:	4b6e      	ldr	r3, [pc, #440]	; (8008194 <__ieee754_rem_pio2+0x34c>)
 8007fdc:	f10b 32ff 	add.w	r2, fp, #4294967295
 8007fe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fe4:	4543      	cmp	r3, r8
 8007fe6:	d006      	beq.n	8007ff6 <__ieee754_rem_pio2+0x1ae>
 8007fe8:	4622      	mov	r2, r4
 8007fea:	462b      	mov	r3, r5
 8007fec:	4630      	mov	r0, r6
 8007fee:	4639      	mov	r1, r7
 8007ff0:	f7f8 f952 	bl	8000298 <__aeabi_dsub>
 8007ff4:	e00e      	b.n	8008014 <__ieee754_rem_pio2+0x1cc>
 8007ff6:	462b      	mov	r3, r5
 8007ff8:	4622      	mov	r2, r4
 8007ffa:	4630      	mov	r0, r6
 8007ffc:	4639      	mov	r1, r7
 8007ffe:	f7f8 f94b 	bl	8000298 <__aeabi_dsub>
 8008002:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008006:	9303      	str	r3, [sp, #12]
 8008008:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800800c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8008010:	2b10      	cmp	r3, #16
 8008012:	dc02      	bgt.n	800801a <__ieee754_rem_pio2+0x1d2>
 8008014:	e9ca 0100 	strd	r0, r1, [sl]
 8008018:	e039      	b.n	800808e <__ieee754_rem_pio2+0x246>
 800801a:	a34f      	add	r3, pc, #316	; (adr r3, 8008158 <__ieee754_rem_pio2+0x310>)
 800801c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008020:	ec51 0b18 	vmov	r0, r1, d8
 8008024:	f7f8 faf0 	bl	8000608 <__aeabi_dmul>
 8008028:	4604      	mov	r4, r0
 800802a:	460d      	mov	r5, r1
 800802c:	4602      	mov	r2, r0
 800802e:	460b      	mov	r3, r1
 8008030:	4630      	mov	r0, r6
 8008032:	4639      	mov	r1, r7
 8008034:	f7f8 f930 	bl	8000298 <__aeabi_dsub>
 8008038:	4602      	mov	r2, r0
 800803a:	460b      	mov	r3, r1
 800803c:	4680      	mov	r8, r0
 800803e:	4689      	mov	r9, r1
 8008040:	4630      	mov	r0, r6
 8008042:	4639      	mov	r1, r7
 8008044:	f7f8 f928 	bl	8000298 <__aeabi_dsub>
 8008048:	4622      	mov	r2, r4
 800804a:	462b      	mov	r3, r5
 800804c:	f7f8 f924 	bl	8000298 <__aeabi_dsub>
 8008050:	a343      	add	r3, pc, #268	; (adr r3, 8008160 <__ieee754_rem_pio2+0x318>)
 8008052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008056:	4604      	mov	r4, r0
 8008058:	460d      	mov	r5, r1
 800805a:	ec51 0b18 	vmov	r0, r1, d8
 800805e:	f7f8 fad3 	bl	8000608 <__aeabi_dmul>
 8008062:	4622      	mov	r2, r4
 8008064:	462b      	mov	r3, r5
 8008066:	f7f8 f917 	bl	8000298 <__aeabi_dsub>
 800806a:	4602      	mov	r2, r0
 800806c:	460b      	mov	r3, r1
 800806e:	4604      	mov	r4, r0
 8008070:	460d      	mov	r5, r1
 8008072:	4640      	mov	r0, r8
 8008074:	4649      	mov	r1, r9
 8008076:	f7f8 f90f 	bl	8000298 <__aeabi_dsub>
 800807a:	9a03      	ldr	r2, [sp, #12]
 800807c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008080:	1ad3      	subs	r3, r2, r3
 8008082:	2b31      	cmp	r3, #49	; 0x31
 8008084:	dc24      	bgt.n	80080d0 <__ieee754_rem_pio2+0x288>
 8008086:	e9ca 0100 	strd	r0, r1, [sl]
 800808a:	4646      	mov	r6, r8
 800808c:	464f      	mov	r7, r9
 800808e:	e9da 8900 	ldrd	r8, r9, [sl]
 8008092:	4630      	mov	r0, r6
 8008094:	4642      	mov	r2, r8
 8008096:	464b      	mov	r3, r9
 8008098:	4639      	mov	r1, r7
 800809a:	f7f8 f8fd 	bl	8000298 <__aeabi_dsub>
 800809e:	462b      	mov	r3, r5
 80080a0:	4622      	mov	r2, r4
 80080a2:	f7f8 f8f9 	bl	8000298 <__aeabi_dsub>
 80080a6:	9b02      	ldr	r3, [sp, #8]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80080ae:	f6bf af0b 	bge.w	8007ec8 <__ieee754_rem_pio2+0x80>
 80080b2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80080b6:	f8ca 3004 	str.w	r3, [sl, #4]
 80080ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80080be:	f8ca 8000 	str.w	r8, [sl]
 80080c2:	f8ca 0008 	str.w	r0, [sl, #8]
 80080c6:	f8ca 300c 	str.w	r3, [sl, #12]
 80080ca:	f1cb 0b00 	rsb	fp, fp, #0
 80080ce:	e6fb      	b.n	8007ec8 <__ieee754_rem_pio2+0x80>
 80080d0:	a327      	add	r3, pc, #156	; (adr r3, 8008170 <__ieee754_rem_pio2+0x328>)
 80080d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d6:	ec51 0b18 	vmov	r0, r1, d8
 80080da:	f7f8 fa95 	bl	8000608 <__aeabi_dmul>
 80080de:	4604      	mov	r4, r0
 80080e0:	460d      	mov	r5, r1
 80080e2:	4602      	mov	r2, r0
 80080e4:	460b      	mov	r3, r1
 80080e6:	4640      	mov	r0, r8
 80080e8:	4649      	mov	r1, r9
 80080ea:	f7f8 f8d5 	bl	8000298 <__aeabi_dsub>
 80080ee:	4602      	mov	r2, r0
 80080f0:	460b      	mov	r3, r1
 80080f2:	4606      	mov	r6, r0
 80080f4:	460f      	mov	r7, r1
 80080f6:	4640      	mov	r0, r8
 80080f8:	4649      	mov	r1, r9
 80080fa:	f7f8 f8cd 	bl	8000298 <__aeabi_dsub>
 80080fe:	4622      	mov	r2, r4
 8008100:	462b      	mov	r3, r5
 8008102:	f7f8 f8c9 	bl	8000298 <__aeabi_dsub>
 8008106:	a31c      	add	r3, pc, #112	; (adr r3, 8008178 <__ieee754_rem_pio2+0x330>)
 8008108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810c:	4604      	mov	r4, r0
 800810e:	460d      	mov	r5, r1
 8008110:	ec51 0b18 	vmov	r0, r1, d8
 8008114:	f7f8 fa78 	bl	8000608 <__aeabi_dmul>
 8008118:	4622      	mov	r2, r4
 800811a:	462b      	mov	r3, r5
 800811c:	f7f8 f8bc 	bl	8000298 <__aeabi_dsub>
 8008120:	4604      	mov	r4, r0
 8008122:	460d      	mov	r5, r1
 8008124:	e760      	b.n	8007fe8 <__ieee754_rem_pio2+0x1a0>
 8008126:	4b1c      	ldr	r3, [pc, #112]	; (8008198 <__ieee754_rem_pio2+0x350>)
 8008128:	4598      	cmp	r8, r3
 800812a:	dd37      	ble.n	800819c <__ieee754_rem_pio2+0x354>
 800812c:	ee10 2a10 	vmov	r2, s0
 8008130:	462b      	mov	r3, r5
 8008132:	4620      	mov	r0, r4
 8008134:	4629      	mov	r1, r5
 8008136:	f7f8 f8af 	bl	8000298 <__aeabi_dsub>
 800813a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800813e:	e9ca 0100 	strd	r0, r1, [sl]
 8008142:	e695      	b.n	8007e70 <__ieee754_rem_pio2+0x28>
 8008144:	f3af 8000 	nop.w
 8008148:	54400000 	.word	0x54400000
 800814c:	3ff921fb 	.word	0x3ff921fb
 8008150:	1a626331 	.word	0x1a626331
 8008154:	3dd0b461 	.word	0x3dd0b461
 8008158:	1a600000 	.word	0x1a600000
 800815c:	3dd0b461 	.word	0x3dd0b461
 8008160:	2e037073 	.word	0x2e037073
 8008164:	3ba3198a 	.word	0x3ba3198a
 8008168:	6dc9c883 	.word	0x6dc9c883
 800816c:	3fe45f30 	.word	0x3fe45f30
 8008170:	2e000000 	.word	0x2e000000
 8008174:	3ba3198a 	.word	0x3ba3198a
 8008178:	252049c1 	.word	0x252049c1
 800817c:	397b839a 	.word	0x397b839a
 8008180:	3fe921fb 	.word	0x3fe921fb
 8008184:	4002d97b 	.word	0x4002d97b
 8008188:	3ff921fb 	.word	0x3ff921fb
 800818c:	413921fb 	.word	0x413921fb
 8008190:	3fe00000 	.word	0x3fe00000
 8008194:	08008f24 	.word	0x08008f24
 8008198:	7fefffff 	.word	0x7fefffff
 800819c:	ea4f 5628 	mov.w	r6, r8, asr #20
 80081a0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 80081a4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 80081a8:	4620      	mov	r0, r4
 80081aa:	460d      	mov	r5, r1
 80081ac:	f7f8 fcdc 	bl	8000b68 <__aeabi_d2iz>
 80081b0:	f7f8 f9c0 	bl	8000534 <__aeabi_i2d>
 80081b4:	4602      	mov	r2, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	4620      	mov	r0, r4
 80081ba:	4629      	mov	r1, r5
 80081bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80081c0:	f7f8 f86a 	bl	8000298 <__aeabi_dsub>
 80081c4:	4b21      	ldr	r3, [pc, #132]	; (800824c <__ieee754_rem_pio2+0x404>)
 80081c6:	2200      	movs	r2, #0
 80081c8:	f7f8 fa1e 	bl	8000608 <__aeabi_dmul>
 80081cc:	460d      	mov	r5, r1
 80081ce:	4604      	mov	r4, r0
 80081d0:	f7f8 fcca 	bl	8000b68 <__aeabi_d2iz>
 80081d4:	f7f8 f9ae 	bl	8000534 <__aeabi_i2d>
 80081d8:	4602      	mov	r2, r0
 80081da:	460b      	mov	r3, r1
 80081dc:	4620      	mov	r0, r4
 80081de:	4629      	mov	r1, r5
 80081e0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80081e4:	f7f8 f858 	bl	8000298 <__aeabi_dsub>
 80081e8:	4b18      	ldr	r3, [pc, #96]	; (800824c <__ieee754_rem_pio2+0x404>)
 80081ea:	2200      	movs	r2, #0
 80081ec:	f7f8 fa0c 	bl	8000608 <__aeabi_dmul>
 80081f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80081f4:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 80081f8:	2703      	movs	r7, #3
 80081fa:	2400      	movs	r4, #0
 80081fc:	2500      	movs	r5, #0
 80081fe:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8008202:	4622      	mov	r2, r4
 8008204:	462b      	mov	r3, r5
 8008206:	46b9      	mov	r9, r7
 8008208:	3f01      	subs	r7, #1
 800820a:	f7f8 fc65 	bl	8000ad8 <__aeabi_dcmpeq>
 800820e:	2800      	cmp	r0, #0
 8008210:	d1f5      	bne.n	80081fe <__ieee754_rem_pio2+0x3b6>
 8008212:	4b0f      	ldr	r3, [pc, #60]	; (8008250 <__ieee754_rem_pio2+0x408>)
 8008214:	9301      	str	r3, [sp, #4]
 8008216:	2302      	movs	r3, #2
 8008218:	9300      	str	r3, [sp, #0]
 800821a:	4632      	mov	r2, r6
 800821c:	464b      	mov	r3, r9
 800821e:	4651      	mov	r1, sl
 8008220:	a804      	add	r0, sp, #16
 8008222:	f000 f821 	bl	8008268 <__kernel_rem_pio2>
 8008226:	9b02      	ldr	r3, [sp, #8]
 8008228:	2b00      	cmp	r3, #0
 800822a:	4683      	mov	fp, r0
 800822c:	f6bf ae4c 	bge.w	8007ec8 <__ieee754_rem_pio2+0x80>
 8008230:	e9da 2100 	ldrd	r2, r1, [sl]
 8008234:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008238:	e9ca 2300 	strd	r2, r3, [sl]
 800823c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8008240:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008244:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8008248:	e73f      	b.n	80080ca <__ieee754_rem_pio2+0x282>
 800824a:	bf00      	nop
 800824c:	41700000 	.word	0x41700000
 8008250:	08008fa4 	.word	0x08008fa4

08008254 <fabs>:
 8008254:	ec51 0b10 	vmov	r0, r1, d0
 8008258:	ee10 2a10 	vmov	r2, s0
 800825c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008260:	ec43 2b10 	vmov	d0, r2, r3
 8008264:	4770      	bx	lr
	...

08008268 <__kernel_rem_pio2>:
 8008268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800826c:	ed2d 8b02 	vpush	{d8}
 8008270:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8008274:	f112 0f14 	cmn.w	r2, #20
 8008278:	9306      	str	r3, [sp, #24]
 800827a:	9104      	str	r1, [sp, #16]
 800827c:	4bc2      	ldr	r3, [pc, #776]	; (8008588 <__kernel_rem_pio2+0x320>)
 800827e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8008280:	9009      	str	r0, [sp, #36]	; 0x24
 8008282:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008286:	9300      	str	r3, [sp, #0]
 8008288:	9b06      	ldr	r3, [sp, #24]
 800828a:	f103 33ff 	add.w	r3, r3, #4294967295
 800828e:	bfa8      	it	ge
 8008290:	1ed4      	subge	r4, r2, #3
 8008292:	9305      	str	r3, [sp, #20]
 8008294:	bfb2      	itee	lt
 8008296:	2400      	movlt	r4, #0
 8008298:	2318      	movge	r3, #24
 800829a:	fb94 f4f3 	sdivge	r4, r4, r3
 800829e:	f06f 0317 	mvn.w	r3, #23
 80082a2:	fb04 3303 	mla	r3, r4, r3, r3
 80082a6:	eb03 0a02 	add.w	sl, r3, r2
 80082aa:	9b00      	ldr	r3, [sp, #0]
 80082ac:	9a05      	ldr	r2, [sp, #20]
 80082ae:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8008578 <__kernel_rem_pio2+0x310>
 80082b2:	eb03 0802 	add.w	r8, r3, r2
 80082b6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80082b8:	1aa7      	subs	r7, r4, r2
 80082ba:	ae20      	add	r6, sp, #128	; 0x80
 80082bc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80082c0:	2500      	movs	r5, #0
 80082c2:	4545      	cmp	r5, r8
 80082c4:	dd13      	ble.n	80082ee <__kernel_rem_pio2+0x86>
 80082c6:	9b06      	ldr	r3, [sp, #24]
 80082c8:	aa20      	add	r2, sp, #128	; 0x80
 80082ca:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80082ce:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80082d2:	f04f 0800 	mov.w	r8, #0
 80082d6:	9b00      	ldr	r3, [sp, #0]
 80082d8:	4598      	cmp	r8, r3
 80082da:	dc31      	bgt.n	8008340 <__kernel_rem_pio2+0xd8>
 80082dc:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8008578 <__kernel_rem_pio2+0x310>
 80082e0:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80082e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80082e8:	462f      	mov	r7, r5
 80082ea:	2600      	movs	r6, #0
 80082ec:	e01b      	b.n	8008326 <__kernel_rem_pio2+0xbe>
 80082ee:	42ef      	cmn	r7, r5
 80082f0:	d407      	bmi.n	8008302 <__kernel_rem_pio2+0x9a>
 80082f2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80082f6:	f7f8 f91d 	bl	8000534 <__aeabi_i2d>
 80082fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 80082fe:	3501      	adds	r5, #1
 8008300:	e7df      	b.n	80082c2 <__kernel_rem_pio2+0x5a>
 8008302:	ec51 0b18 	vmov	r0, r1, d8
 8008306:	e7f8      	b.n	80082fa <__kernel_rem_pio2+0x92>
 8008308:	e9d7 2300 	ldrd	r2, r3, [r7]
 800830c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008310:	f7f8 f97a 	bl	8000608 <__aeabi_dmul>
 8008314:	4602      	mov	r2, r0
 8008316:	460b      	mov	r3, r1
 8008318:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800831c:	f7f7 ffbe 	bl	800029c <__adddf3>
 8008320:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008324:	3601      	adds	r6, #1
 8008326:	9b05      	ldr	r3, [sp, #20]
 8008328:	429e      	cmp	r6, r3
 800832a:	f1a7 0708 	sub.w	r7, r7, #8
 800832e:	ddeb      	ble.n	8008308 <__kernel_rem_pio2+0xa0>
 8008330:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008334:	f108 0801 	add.w	r8, r8, #1
 8008338:	ecab 7b02 	vstmia	fp!, {d7}
 800833c:	3508      	adds	r5, #8
 800833e:	e7ca      	b.n	80082d6 <__kernel_rem_pio2+0x6e>
 8008340:	9b00      	ldr	r3, [sp, #0]
 8008342:	aa0c      	add	r2, sp, #48	; 0x30
 8008344:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008348:	930b      	str	r3, [sp, #44]	; 0x2c
 800834a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800834c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008350:	9c00      	ldr	r4, [sp, #0]
 8008352:	930a      	str	r3, [sp, #40]	; 0x28
 8008354:	00e3      	lsls	r3, r4, #3
 8008356:	9308      	str	r3, [sp, #32]
 8008358:	ab98      	add	r3, sp, #608	; 0x260
 800835a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800835e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8008362:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 8008366:	ab70      	add	r3, sp, #448	; 0x1c0
 8008368:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800836c:	46c3      	mov	fp, r8
 800836e:	46a1      	mov	r9, r4
 8008370:	f1b9 0f00 	cmp.w	r9, #0
 8008374:	f1a5 0508 	sub.w	r5, r5, #8
 8008378:	dc77      	bgt.n	800846a <__kernel_rem_pio2+0x202>
 800837a:	ec47 6b10 	vmov	d0, r6, r7
 800837e:	4650      	mov	r0, sl
 8008380:	f000 fac2 	bl	8008908 <scalbn>
 8008384:	ec57 6b10 	vmov	r6, r7, d0
 8008388:	2200      	movs	r2, #0
 800838a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800838e:	ee10 0a10 	vmov	r0, s0
 8008392:	4639      	mov	r1, r7
 8008394:	f7f8 f938 	bl	8000608 <__aeabi_dmul>
 8008398:	ec41 0b10 	vmov	d0, r0, r1
 800839c:	f000 fb34 	bl	8008a08 <floor>
 80083a0:	4b7a      	ldr	r3, [pc, #488]	; (800858c <__kernel_rem_pio2+0x324>)
 80083a2:	ec51 0b10 	vmov	r0, r1, d0
 80083a6:	2200      	movs	r2, #0
 80083a8:	f7f8 f92e 	bl	8000608 <__aeabi_dmul>
 80083ac:	4602      	mov	r2, r0
 80083ae:	460b      	mov	r3, r1
 80083b0:	4630      	mov	r0, r6
 80083b2:	4639      	mov	r1, r7
 80083b4:	f7f7 ff70 	bl	8000298 <__aeabi_dsub>
 80083b8:	460f      	mov	r7, r1
 80083ba:	4606      	mov	r6, r0
 80083bc:	f7f8 fbd4 	bl	8000b68 <__aeabi_d2iz>
 80083c0:	9002      	str	r0, [sp, #8]
 80083c2:	f7f8 f8b7 	bl	8000534 <__aeabi_i2d>
 80083c6:	4602      	mov	r2, r0
 80083c8:	460b      	mov	r3, r1
 80083ca:	4630      	mov	r0, r6
 80083cc:	4639      	mov	r1, r7
 80083ce:	f7f7 ff63 	bl	8000298 <__aeabi_dsub>
 80083d2:	f1ba 0f00 	cmp.w	sl, #0
 80083d6:	4606      	mov	r6, r0
 80083d8:	460f      	mov	r7, r1
 80083da:	dd6d      	ble.n	80084b8 <__kernel_rem_pio2+0x250>
 80083dc:	1e61      	subs	r1, r4, #1
 80083de:	ab0c      	add	r3, sp, #48	; 0x30
 80083e0:	9d02      	ldr	r5, [sp, #8]
 80083e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80083e6:	f1ca 0018 	rsb	r0, sl, #24
 80083ea:	fa43 f200 	asr.w	r2, r3, r0
 80083ee:	4415      	add	r5, r2
 80083f0:	4082      	lsls	r2, r0
 80083f2:	1a9b      	subs	r3, r3, r2
 80083f4:	aa0c      	add	r2, sp, #48	; 0x30
 80083f6:	9502      	str	r5, [sp, #8]
 80083f8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80083fc:	f1ca 0217 	rsb	r2, sl, #23
 8008400:	fa43 fb02 	asr.w	fp, r3, r2
 8008404:	f1bb 0f00 	cmp.w	fp, #0
 8008408:	dd65      	ble.n	80084d6 <__kernel_rem_pio2+0x26e>
 800840a:	9b02      	ldr	r3, [sp, #8]
 800840c:	2200      	movs	r2, #0
 800840e:	3301      	adds	r3, #1
 8008410:	9302      	str	r3, [sp, #8]
 8008412:	4615      	mov	r5, r2
 8008414:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008418:	4294      	cmp	r4, r2
 800841a:	f300 809f 	bgt.w	800855c <__kernel_rem_pio2+0x2f4>
 800841e:	f1ba 0f00 	cmp.w	sl, #0
 8008422:	dd07      	ble.n	8008434 <__kernel_rem_pio2+0x1cc>
 8008424:	f1ba 0f01 	cmp.w	sl, #1
 8008428:	f000 80c1 	beq.w	80085ae <__kernel_rem_pio2+0x346>
 800842c:	f1ba 0f02 	cmp.w	sl, #2
 8008430:	f000 80c7 	beq.w	80085c2 <__kernel_rem_pio2+0x35a>
 8008434:	f1bb 0f02 	cmp.w	fp, #2
 8008438:	d14d      	bne.n	80084d6 <__kernel_rem_pio2+0x26e>
 800843a:	4632      	mov	r2, r6
 800843c:	463b      	mov	r3, r7
 800843e:	4954      	ldr	r1, [pc, #336]	; (8008590 <__kernel_rem_pio2+0x328>)
 8008440:	2000      	movs	r0, #0
 8008442:	f7f7 ff29 	bl	8000298 <__aeabi_dsub>
 8008446:	4606      	mov	r6, r0
 8008448:	460f      	mov	r7, r1
 800844a:	2d00      	cmp	r5, #0
 800844c:	d043      	beq.n	80084d6 <__kernel_rem_pio2+0x26e>
 800844e:	4650      	mov	r0, sl
 8008450:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8008580 <__kernel_rem_pio2+0x318>
 8008454:	f000 fa58 	bl	8008908 <scalbn>
 8008458:	4630      	mov	r0, r6
 800845a:	4639      	mov	r1, r7
 800845c:	ec53 2b10 	vmov	r2, r3, d0
 8008460:	f7f7 ff1a 	bl	8000298 <__aeabi_dsub>
 8008464:	4606      	mov	r6, r0
 8008466:	460f      	mov	r7, r1
 8008468:	e035      	b.n	80084d6 <__kernel_rem_pio2+0x26e>
 800846a:	4b4a      	ldr	r3, [pc, #296]	; (8008594 <__kernel_rem_pio2+0x32c>)
 800846c:	2200      	movs	r2, #0
 800846e:	4630      	mov	r0, r6
 8008470:	4639      	mov	r1, r7
 8008472:	f7f8 f8c9 	bl	8000608 <__aeabi_dmul>
 8008476:	f7f8 fb77 	bl	8000b68 <__aeabi_d2iz>
 800847a:	f7f8 f85b 	bl	8000534 <__aeabi_i2d>
 800847e:	4602      	mov	r2, r0
 8008480:	460b      	mov	r3, r1
 8008482:	ec43 2b18 	vmov	d8, r2, r3
 8008486:	4b44      	ldr	r3, [pc, #272]	; (8008598 <__kernel_rem_pio2+0x330>)
 8008488:	2200      	movs	r2, #0
 800848a:	f7f8 f8bd 	bl	8000608 <__aeabi_dmul>
 800848e:	4602      	mov	r2, r0
 8008490:	460b      	mov	r3, r1
 8008492:	4630      	mov	r0, r6
 8008494:	4639      	mov	r1, r7
 8008496:	f7f7 feff 	bl	8000298 <__aeabi_dsub>
 800849a:	f7f8 fb65 	bl	8000b68 <__aeabi_d2iz>
 800849e:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084a2:	f84b 0b04 	str.w	r0, [fp], #4
 80084a6:	ec51 0b18 	vmov	r0, r1, d8
 80084aa:	f7f7 fef7 	bl	800029c <__adddf3>
 80084ae:	f109 39ff 	add.w	r9, r9, #4294967295
 80084b2:	4606      	mov	r6, r0
 80084b4:	460f      	mov	r7, r1
 80084b6:	e75b      	b.n	8008370 <__kernel_rem_pio2+0x108>
 80084b8:	d106      	bne.n	80084c8 <__kernel_rem_pio2+0x260>
 80084ba:	1e63      	subs	r3, r4, #1
 80084bc:	aa0c      	add	r2, sp, #48	; 0x30
 80084be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084c2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 80084c6:	e79d      	b.n	8008404 <__kernel_rem_pio2+0x19c>
 80084c8:	4b34      	ldr	r3, [pc, #208]	; (800859c <__kernel_rem_pio2+0x334>)
 80084ca:	2200      	movs	r2, #0
 80084cc:	f7f8 fb22 	bl	8000b14 <__aeabi_dcmpge>
 80084d0:	2800      	cmp	r0, #0
 80084d2:	d140      	bne.n	8008556 <__kernel_rem_pio2+0x2ee>
 80084d4:	4683      	mov	fp, r0
 80084d6:	2200      	movs	r2, #0
 80084d8:	2300      	movs	r3, #0
 80084da:	4630      	mov	r0, r6
 80084dc:	4639      	mov	r1, r7
 80084de:	f7f8 fafb 	bl	8000ad8 <__aeabi_dcmpeq>
 80084e2:	2800      	cmp	r0, #0
 80084e4:	f000 80c1 	beq.w	800866a <__kernel_rem_pio2+0x402>
 80084e8:	1e65      	subs	r5, r4, #1
 80084ea:	462b      	mov	r3, r5
 80084ec:	2200      	movs	r2, #0
 80084ee:	9900      	ldr	r1, [sp, #0]
 80084f0:	428b      	cmp	r3, r1
 80084f2:	da6d      	bge.n	80085d0 <__kernel_rem_pio2+0x368>
 80084f4:	2a00      	cmp	r2, #0
 80084f6:	f000 808a 	beq.w	800860e <__kernel_rem_pio2+0x3a6>
 80084fa:	ab0c      	add	r3, sp, #48	; 0x30
 80084fc:	f1aa 0a18 	sub.w	sl, sl, #24
 8008500:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8008504:	2b00      	cmp	r3, #0
 8008506:	f000 80ae 	beq.w	8008666 <__kernel_rem_pio2+0x3fe>
 800850a:	4650      	mov	r0, sl
 800850c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8008580 <__kernel_rem_pio2+0x318>
 8008510:	f000 f9fa 	bl	8008908 <scalbn>
 8008514:	1c6b      	adds	r3, r5, #1
 8008516:	00da      	lsls	r2, r3, #3
 8008518:	9205      	str	r2, [sp, #20]
 800851a:	ec57 6b10 	vmov	r6, r7, d0
 800851e:	aa70      	add	r2, sp, #448	; 0x1c0
 8008520:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8008594 <__kernel_rem_pio2+0x32c>
 8008524:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8008528:	462c      	mov	r4, r5
 800852a:	f04f 0800 	mov.w	r8, #0
 800852e:	2c00      	cmp	r4, #0
 8008530:	f280 80d4 	bge.w	80086dc <__kernel_rem_pio2+0x474>
 8008534:	462c      	mov	r4, r5
 8008536:	2c00      	cmp	r4, #0
 8008538:	f2c0 8102 	blt.w	8008740 <__kernel_rem_pio2+0x4d8>
 800853c:	4b18      	ldr	r3, [pc, #96]	; (80085a0 <__kernel_rem_pio2+0x338>)
 800853e:	461e      	mov	r6, r3
 8008540:	ab70      	add	r3, sp, #448	; 0x1c0
 8008542:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8008546:	1b2b      	subs	r3, r5, r4
 8008548:	f04f 0900 	mov.w	r9, #0
 800854c:	f04f 0a00 	mov.w	sl, #0
 8008550:	2700      	movs	r7, #0
 8008552:	9306      	str	r3, [sp, #24]
 8008554:	e0e6      	b.n	8008724 <__kernel_rem_pio2+0x4bc>
 8008556:	f04f 0b02 	mov.w	fp, #2
 800855a:	e756      	b.n	800840a <__kernel_rem_pio2+0x1a2>
 800855c:	f8d8 3000 	ldr.w	r3, [r8]
 8008560:	bb05      	cbnz	r5, 80085a4 <__kernel_rem_pio2+0x33c>
 8008562:	b123      	cbz	r3, 800856e <__kernel_rem_pio2+0x306>
 8008564:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8008568:	f8c8 3000 	str.w	r3, [r8]
 800856c:	2301      	movs	r3, #1
 800856e:	3201      	adds	r2, #1
 8008570:	f108 0804 	add.w	r8, r8, #4
 8008574:	461d      	mov	r5, r3
 8008576:	e74f      	b.n	8008418 <__kernel_rem_pio2+0x1b0>
	...
 8008584:	3ff00000 	.word	0x3ff00000
 8008588:	080090f0 	.word	0x080090f0
 800858c:	40200000 	.word	0x40200000
 8008590:	3ff00000 	.word	0x3ff00000
 8008594:	3e700000 	.word	0x3e700000
 8008598:	41700000 	.word	0x41700000
 800859c:	3fe00000 	.word	0x3fe00000
 80085a0:	080090b0 	.word	0x080090b0
 80085a4:	1acb      	subs	r3, r1, r3
 80085a6:	f8c8 3000 	str.w	r3, [r8]
 80085aa:	462b      	mov	r3, r5
 80085ac:	e7df      	b.n	800856e <__kernel_rem_pio2+0x306>
 80085ae:	1e62      	subs	r2, r4, #1
 80085b0:	ab0c      	add	r3, sp, #48	; 0x30
 80085b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085b6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80085ba:	a90c      	add	r1, sp, #48	; 0x30
 80085bc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80085c0:	e738      	b.n	8008434 <__kernel_rem_pio2+0x1cc>
 80085c2:	1e62      	subs	r2, r4, #1
 80085c4:	ab0c      	add	r3, sp, #48	; 0x30
 80085c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ca:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80085ce:	e7f4      	b.n	80085ba <__kernel_rem_pio2+0x352>
 80085d0:	a90c      	add	r1, sp, #48	; 0x30
 80085d2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80085d6:	3b01      	subs	r3, #1
 80085d8:	430a      	orrs	r2, r1
 80085da:	e788      	b.n	80084ee <__kernel_rem_pio2+0x286>
 80085dc:	3301      	adds	r3, #1
 80085de:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80085e2:	2900      	cmp	r1, #0
 80085e4:	d0fa      	beq.n	80085dc <__kernel_rem_pio2+0x374>
 80085e6:	9a08      	ldr	r2, [sp, #32]
 80085e8:	f502 7218 	add.w	r2, r2, #608	; 0x260
 80085ec:	446a      	add	r2, sp
 80085ee:	3a98      	subs	r2, #152	; 0x98
 80085f0:	9208      	str	r2, [sp, #32]
 80085f2:	9a06      	ldr	r2, [sp, #24]
 80085f4:	a920      	add	r1, sp, #128	; 0x80
 80085f6:	18a2      	adds	r2, r4, r2
 80085f8:	18e3      	adds	r3, r4, r3
 80085fa:	f104 0801 	add.w	r8, r4, #1
 80085fe:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8008602:	9302      	str	r3, [sp, #8]
 8008604:	9b02      	ldr	r3, [sp, #8]
 8008606:	4543      	cmp	r3, r8
 8008608:	da04      	bge.n	8008614 <__kernel_rem_pio2+0x3ac>
 800860a:	461c      	mov	r4, r3
 800860c:	e6a2      	b.n	8008354 <__kernel_rem_pio2+0xec>
 800860e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008610:	2301      	movs	r3, #1
 8008612:	e7e4      	b.n	80085de <__kernel_rem_pio2+0x376>
 8008614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008616:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800861a:	f7f7 ff8b 	bl	8000534 <__aeabi_i2d>
 800861e:	e8e5 0102 	strd	r0, r1, [r5], #8
 8008622:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008624:	46ab      	mov	fp, r5
 8008626:	461c      	mov	r4, r3
 8008628:	f04f 0900 	mov.w	r9, #0
 800862c:	2600      	movs	r6, #0
 800862e:	2700      	movs	r7, #0
 8008630:	9b05      	ldr	r3, [sp, #20]
 8008632:	4599      	cmp	r9, r3
 8008634:	dd06      	ble.n	8008644 <__kernel_rem_pio2+0x3dc>
 8008636:	9b08      	ldr	r3, [sp, #32]
 8008638:	e8e3 6702 	strd	r6, r7, [r3], #8
 800863c:	f108 0801 	add.w	r8, r8, #1
 8008640:	9308      	str	r3, [sp, #32]
 8008642:	e7df      	b.n	8008604 <__kernel_rem_pio2+0x39c>
 8008644:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8008648:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800864c:	f7f7 ffdc 	bl	8000608 <__aeabi_dmul>
 8008650:	4602      	mov	r2, r0
 8008652:	460b      	mov	r3, r1
 8008654:	4630      	mov	r0, r6
 8008656:	4639      	mov	r1, r7
 8008658:	f7f7 fe20 	bl	800029c <__adddf3>
 800865c:	f109 0901 	add.w	r9, r9, #1
 8008660:	4606      	mov	r6, r0
 8008662:	460f      	mov	r7, r1
 8008664:	e7e4      	b.n	8008630 <__kernel_rem_pio2+0x3c8>
 8008666:	3d01      	subs	r5, #1
 8008668:	e747      	b.n	80084fa <__kernel_rem_pio2+0x292>
 800866a:	ec47 6b10 	vmov	d0, r6, r7
 800866e:	f1ca 0000 	rsb	r0, sl, #0
 8008672:	f000 f949 	bl	8008908 <scalbn>
 8008676:	ec57 6b10 	vmov	r6, r7, d0
 800867a:	4ba0      	ldr	r3, [pc, #640]	; (80088fc <__kernel_rem_pio2+0x694>)
 800867c:	ee10 0a10 	vmov	r0, s0
 8008680:	2200      	movs	r2, #0
 8008682:	4639      	mov	r1, r7
 8008684:	f7f8 fa46 	bl	8000b14 <__aeabi_dcmpge>
 8008688:	b1f8      	cbz	r0, 80086ca <__kernel_rem_pio2+0x462>
 800868a:	4b9d      	ldr	r3, [pc, #628]	; (8008900 <__kernel_rem_pio2+0x698>)
 800868c:	2200      	movs	r2, #0
 800868e:	4630      	mov	r0, r6
 8008690:	4639      	mov	r1, r7
 8008692:	f7f7 ffb9 	bl	8000608 <__aeabi_dmul>
 8008696:	f7f8 fa67 	bl	8000b68 <__aeabi_d2iz>
 800869a:	4680      	mov	r8, r0
 800869c:	f7f7 ff4a 	bl	8000534 <__aeabi_i2d>
 80086a0:	4b96      	ldr	r3, [pc, #600]	; (80088fc <__kernel_rem_pio2+0x694>)
 80086a2:	2200      	movs	r2, #0
 80086a4:	f7f7 ffb0 	bl	8000608 <__aeabi_dmul>
 80086a8:	460b      	mov	r3, r1
 80086aa:	4602      	mov	r2, r0
 80086ac:	4639      	mov	r1, r7
 80086ae:	4630      	mov	r0, r6
 80086b0:	f7f7 fdf2 	bl	8000298 <__aeabi_dsub>
 80086b4:	f7f8 fa58 	bl	8000b68 <__aeabi_d2iz>
 80086b8:	1c65      	adds	r5, r4, #1
 80086ba:	ab0c      	add	r3, sp, #48	; 0x30
 80086bc:	f10a 0a18 	add.w	sl, sl, #24
 80086c0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80086c4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80086c8:	e71f      	b.n	800850a <__kernel_rem_pio2+0x2a2>
 80086ca:	4630      	mov	r0, r6
 80086cc:	4639      	mov	r1, r7
 80086ce:	f7f8 fa4b 	bl	8000b68 <__aeabi_d2iz>
 80086d2:	ab0c      	add	r3, sp, #48	; 0x30
 80086d4:	4625      	mov	r5, r4
 80086d6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80086da:	e716      	b.n	800850a <__kernel_rem_pio2+0x2a2>
 80086dc:	ab0c      	add	r3, sp, #48	; 0x30
 80086de:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80086e2:	f7f7 ff27 	bl	8000534 <__aeabi_i2d>
 80086e6:	4632      	mov	r2, r6
 80086e8:	463b      	mov	r3, r7
 80086ea:	f7f7 ff8d 	bl	8000608 <__aeabi_dmul>
 80086ee:	4642      	mov	r2, r8
 80086f0:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80086f4:	464b      	mov	r3, r9
 80086f6:	4630      	mov	r0, r6
 80086f8:	4639      	mov	r1, r7
 80086fa:	f7f7 ff85 	bl	8000608 <__aeabi_dmul>
 80086fe:	3c01      	subs	r4, #1
 8008700:	4606      	mov	r6, r0
 8008702:	460f      	mov	r7, r1
 8008704:	e713      	b.n	800852e <__kernel_rem_pio2+0x2c6>
 8008706:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800870a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800870e:	f7f7 ff7b 	bl	8000608 <__aeabi_dmul>
 8008712:	4602      	mov	r2, r0
 8008714:	460b      	mov	r3, r1
 8008716:	4648      	mov	r0, r9
 8008718:	4651      	mov	r1, sl
 800871a:	f7f7 fdbf 	bl	800029c <__adddf3>
 800871e:	3701      	adds	r7, #1
 8008720:	4681      	mov	r9, r0
 8008722:	468a      	mov	sl, r1
 8008724:	9b00      	ldr	r3, [sp, #0]
 8008726:	429f      	cmp	r7, r3
 8008728:	dc02      	bgt.n	8008730 <__kernel_rem_pio2+0x4c8>
 800872a:	9b06      	ldr	r3, [sp, #24]
 800872c:	429f      	cmp	r7, r3
 800872e:	ddea      	ble.n	8008706 <__kernel_rem_pio2+0x49e>
 8008730:	9a06      	ldr	r2, [sp, #24]
 8008732:	ab48      	add	r3, sp, #288	; 0x120
 8008734:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8008738:	e9c6 9a00 	strd	r9, sl, [r6]
 800873c:	3c01      	subs	r4, #1
 800873e:	e6fa      	b.n	8008536 <__kernel_rem_pio2+0x2ce>
 8008740:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008742:	2b02      	cmp	r3, #2
 8008744:	dc0b      	bgt.n	800875e <__kernel_rem_pio2+0x4f6>
 8008746:	2b00      	cmp	r3, #0
 8008748:	dc39      	bgt.n	80087be <__kernel_rem_pio2+0x556>
 800874a:	d05d      	beq.n	8008808 <__kernel_rem_pio2+0x5a0>
 800874c:	9b02      	ldr	r3, [sp, #8]
 800874e:	f003 0007 	and.w	r0, r3, #7
 8008752:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8008756:	ecbd 8b02 	vpop	{d8}
 800875a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800875e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008760:	2b03      	cmp	r3, #3
 8008762:	d1f3      	bne.n	800874c <__kernel_rem_pio2+0x4e4>
 8008764:	9b05      	ldr	r3, [sp, #20]
 8008766:	9500      	str	r5, [sp, #0]
 8008768:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800876c:	eb0d 0403 	add.w	r4, sp, r3
 8008770:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8008774:	46a2      	mov	sl, r4
 8008776:	9b00      	ldr	r3, [sp, #0]
 8008778:	2b00      	cmp	r3, #0
 800877a:	f1aa 0a08 	sub.w	sl, sl, #8
 800877e:	dc69      	bgt.n	8008854 <__kernel_rem_pio2+0x5ec>
 8008780:	46aa      	mov	sl, r5
 8008782:	f1ba 0f01 	cmp.w	sl, #1
 8008786:	f1a4 0408 	sub.w	r4, r4, #8
 800878a:	f300 8083 	bgt.w	8008894 <__kernel_rem_pio2+0x62c>
 800878e:	9c05      	ldr	r4, [sp, #20]
 8008790:	ab48      	add	r3, sp, #288	; 0x120
 8008792:	441c      	add	r4, r3
 8008794:	2000      	movs	r0, #0
 8008796:	2100      	movs	r1, #0
 8008798:	2d01      	cmp	r5, #1
 800879a:	f300 809a 	bgt.w	80088d2 <__kernel_rem_pio2+0x66a>
 800879e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 80087a2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80087a6:	f1bb 0f00 	cmp.w	fp, #0
 80087aa:	f040 8098 	bne.w	80088de <__kernel_rem_pio2+0x676>
 80087ae:	9b04      	ldr	r3, [sp, #16]
 80087b0:	e9c3 7800 	strd	r7, r8, [r3]
 80087b4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80087b8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80087bc:	e7c6      	b.n	800874c <__kernel_rem_pio2+0x4e4>
 80087be:	9e05      	ldr	r6, [sp, #20]
 80087c0:	ab48      	add	r3, sp, #288	; 0x120
 80087c2:	441e      	add	r6, r3
 80087c4:	462c      	mov	r4, r5
 80087c6:	2000      	movs	r0, #0
 80087c8:	2100      	movs	r1, #0
 80087ca:	2c00      	cmp	r4, #0
 80087cc:	da33      	bge.n	8008836 <__kernel_rem_pio2+0x5ce>
 80087ce:	f1bb 0f00 	cmp.w	fp, #0
 80087d2:	d036      	beq.n	8008842 <__kernel_rem_pio2+0x5da>
 80087d4:	4602      	mov	r2, r0
 80087d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80087da:	9c04      	ldr	r4, [sp, #16]
 80087dc:	e9c4 2300 	strd	r2, r3, [r4]
 80087e0:	4602      	mov	r2, r0
 80087e2:	460b      	mov	r3, r1
 80087e4:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80087e8:	f7f7 fd56 	bl	8000298 <__aeabi_dsub>
 80087ec:	ae4a      	add	r6, sp, #296	; 0x128
 80087ee:	2401      	movs	r4, #1
 80087f0:	42a5      	cmp	r5, r4
 80087f2:	da29      	bge.n	8008848 <__kernel_rem_pio2+0x5e0>
 80087f4:	f1bb 0f00 	cmp.w	fp, #0
 80087f8:	d002      	beq.n	8008800 <__kernel_rem_pio2+0x598>
 80087fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80087fe:	4619      	mov	r1, r3
 8008800:	9b04      	ldr	r3, [sp, #16]
 8008802:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008806:	e7a1      	b.n	800874c <__kernel_rem_pio2+0x4e4>
 8008808:	9c05      	ldr	r4, [sp, #20]
 800880a:	ab48      	add	r3, sp, #288	; 0x120
 800880c:	441c      	add	r4, r3
 800880e:	2000      	movs	r0, #0
 8008810:	2100      	movs	r1, #0
 8008812:	2d00      	cmp	r5, #0
 8008814:	da09      	bge.n	800882a <__kernel_rem_pio2+0x5c2>
 8008816:	f1bb 0f00 	cmp.w	fp, #0
 800881a:	d002      	beq.n	8008822 <__kernel_rem_pio2+0x5ba>
 800881c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008820:	4619      	mov	r1, r3
 8008822:	9b04      	ldr	r3, [sp, #16]
 8008824:	e9c3 0100 	strd	r0, r1, [r3]
 8008828:	e790      	b.n	800874c <__kernel_rem_pio2+0x4e4>
 800882a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800882e:	f7f7 fd35 	bl	800029c <__adddf3>
 8008832:	3d01      	subs	r5, #1
 8008834:	e7ed      	b.n	8008812 <__kernel_rem_pio2+0x5aa>
 8008836:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800883a:	f7f7 fd2f 	bl	800029c <__adddf3>
 800883e:	3c01      	subs	r4, #1
 8008840:	e7c3      	b.n	80087ca <__kernel_rem_pio2+0x562>
 8008842:	4602      	mov	r2, r0
 8008844:	460b      	mov	r3, r1
 8008846:	e7c8      	b.n	80087da <__kernel_rem_pio2+0x572>
 8008848:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800884c:	f7f7 fd26 	bl	800029c <__adddf3>
 8008850:	3401      	adds	r4, #1
 8008852:	e7cd      	b.n	80087f0 <__kernel_rem_pio2+0x588>
 8008854:	e9da 8900 	ldrd	r8, r9, [sl]
 8008858:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800885c:	9b00      	ldr	r3, [sp, #0]
 800885e:	3b01      	subs	r3, #1
 8008860:	9300      	str	r3, [sp, #0]
 8008862:	4632      	mov	r2, r6
 8008864:	463b      	mov	r3, r7
 8008866:	4640      	mov	r0, r8
 8008868:	4649      	mov	r1, r9
 800886a:	f7f7 fd17 	bl	800029c <__adddf3>
 800886e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008872:	4602      	mov	r2, r0
 8008874:	460b      	mov	r3, r1
 8008876:	4640      	mov	r0, r8
 8008878:	4649      	mov	r1, r9
 800887a:	f7f7 fd0d 	bl	8000298 <__aeabi_dsub>
 800887e:	4632      	mov	r2, r6
 8008880:	463b      	mov	r3, r7
 8008882:	f7f7 fd0b 	bl	800029c <__adddf3>
 8008886:	ed9d 7b06 	vldr	d7, [sp, #24]
 800888a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800888e:	ed8a 7b00 	vstr	d7, [sl]
 8008892:	e770      	b.n	8008776 <__kernel_rem_pio2+0x50e>
 8008894:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008898:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800889c:	4640      	mov	r0, r8
 800889e:	4632      	mov	r2, r6
 80088a0:	463b      	mov	r3, r7
 80088a2:	4649      	mov	r1, r9
 80088a4:	f7f7 fcfa 	bl	800029c <__adddf3>
 80088a8:	e9cd 0100 	strd	r0, r1, [sp]
 80088ac:	4602      	mov	r2, r0
 80088ae:	460b      	mov	r3, r1
 80088b0:	4640      	mov	r0, r8
 80088b2:	4649      	mov	r1, r9
 80088b4:	f7f7 fcf0 	bl	8000298 <__aeabi_dsub>
 80088b8:	4632      	mov	r2, r6
 80088ba:	463b      	mov	r3, r7
 80088bc:	f7f7 fcee 	bl	800029c <__adddf3>
 80088c0:	ed9d 7b00 	vldr	d7, [sp]
 80088c4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80088c8:	ed84 7b00 	vstr	d7, [r4]
 80088cc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088d0:	e757      	b.n	8008782 <__kernel_rem_pio2+0x51a>
 80088d2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80088d6:	f7f7 fce1 	bl	800029c <__adddf3>
 80088da:	3d01      	subs	r5, #1
 80088dc:	e75c      	b.n	8008798 <__kernel_rem_pio2+0x530>
 80088de:	9b04      	ldr	r3, [sp, #16]
 80088e0:	9a04      	ldr	r2, [sp, #16]
 80088e2:	601f      	str	r7, [r3, #0]
 80088e4:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80088e8:	605c      	str	r4, [r3, #4]
 80088ea:	609d      	str	r5, [r3, #8]
 80088ec:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80088f0:	60d3      	str	r3, [r2, #12]
 80088f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80088f6:	6110      	str	r0, [r2, #16]
 80088f8:	6153      	str	r3, [r2, #20]
 80088fa:	e727      	b.n	800874c <__kernel_rem_pio2+0x4e4>
 80088fc:	41700000 	.word	0x41700000
 8008900:	3e700000 	.word	0x3e700000
 8008904:	00000000 	.word	0x00000000

08008908 <scalbn>:
 8008908:	b570      	push	{r4, r5, r6, lr}
 800890a:	ec55 4b10 	vmov	r4, r5, d0
 800890e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8008912:	4606      	mov	r6, r0
 8008914:	462b      	mov	r3, r5
 8008916:	b999      	cbnz	r1, 8008940 <scalbn+0x38>
 8008918:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800891c:	4323      	orrs	r3, r4
 800891e:	d03f      	beq.n	80089a0 <scalbn+0x98>
 8008920:	4b35      	ldr	r3, [pc, #212]	; (80089f8 <scalbn+0xf0>)
 8008922:	4629      	mov	r1, r5
 8008924:	ee10 0a10 	vmov	r0, s0
 8008928:	2200      	movs	r2, #0
 800892a:	f7f7 fe6d 	bl	8000608 <__aeabi_dmul>
 800892e:	4b33      	ldr	r3, [pc, #204]	; (80089fc <scalbn+0xf4>)
 8008930:	429e      	cmp	r6, r3
 8008932:	4604      	mov	r4, r0
 8008934:	460d      	mov	r5, r1
 8008936:	da10      	bge.n	800895a <scalbn+0x52>
 8008938:	a327      	add	r3, pc, #156	; (adr r3, 80089d8 <scalbn+0xd0>)
 800893a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800893e:	e01f      	b.n	8008980 <scalbn+0x78>
 8008940:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8008944:	4291      	cmp	r1, r2
 8008946:	d10c      	bne.n	8008962 <scalbn+0x5a>
 8008948:	ee10 2a10 	vmov	r2, s0
 800894c:	4620      	mov	r0, r4
 800894e:	4629      	mov	r1, r5
 8008950:	f7f7 fca4 	bl	800029c <__adddf3>
 8008954:	4604      	mov	r4, r0
 8008956:	460d      	mov	r5, r1
 8008958:	e022      	b.n	80089a0 <scalbn+0x98>
 800895a:	460b      	mov	r3, r1
 800895c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008960:	3936      	subs	r1, #54	; 0x36
 8008962:	f24c 3250 	movw	r2, #50000	; 0xc350
 8008966:	4296      	cmp	r6, r2
 8008968:	dd0d      	ble.n	8008986 <scalbn+0x7e>
 800896a:	2d00      	cmp	r5, #0
 800896c:	a11c      	add	r1, pc, #112	; (adr r1, 80089e0 <scalbn+0xd8>)
 800896e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008972:	da02      	bge.n	800897a <scalbn+0x72>
 8008974:	a11c      	add	r1, pc, #112	; (adr r1, 80089e8 <scalbn+0xe0>)
 8008976:	e9d1 0100 	ldrd	r0, r1, [r1]
 800897a:	a319      	add	r3, pc, #100	; (adr r3, 80089e0 <scalbn+0xd8>)
 800897c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008980:	f7f7 fe42 	bl	8000608 <__aeabi_dmul>
 8008984:	e7e6      	b.n	8008954 <scalbn+0x4c>
 8008986:	1872      	adds	r2, r6, r1
 8008988:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800898c:	428a      	cmp	r2, r1
 800898e:	dcec      	bgt.n	800896a <scalbn+0x62>
 8008990:	2a00      	cmp	r2, #0
 8008992:	dd08      	ble.n	80089a6 <scalbn+0x9e>
 8008994:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008998:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800899c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80089a0:	ec45 4b10 	vmov	d0, r4, r5
 80089a4:	bd70      	pop	{r4, r5, r6, pc}
 80089a6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80089aa:	da08      	bge.n	80089be <scalbn+0xb6>
 80089ac:	2d00      	cmp	r5, #0
 80089ae:	a10a      	add	r1, pc, #40	; (adr r1, 80089d8 <scalbn+0xd0>)
 80089b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089b4:	dac0      	bge.n	8008938 <scalbn+0x30>
 80089b6:	a10e      	add	r1, pc, #56	; (adr r1, 80089f0 <scalbn+0xe8>)
 80089b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089bc:	e7bc      	b.n	8008938 <scalbn+0x30>
 80089be:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80089c2:	3236      	adds	r2, #54	; 0x36
 80089c4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80089c8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80089cc:	4620      	mov	r0, r4
 80089ce:	4b0c      	ldr	r3, [pc, #48]	; (8008a00 <scalbn+0xf8>)
 80089d0:	2200      	movs	r2, #0
 80089d2:	e7d5      	b.n	8008980 <scalbn+0x78>
 80089d4:	f3af 8000 	nop.w
 80089d8:	c2f8f359 	.word	0xc2f8f359
 80089dc:	01a56e1f 	.word	0x01a56e1f
 80089e0:	8800759c 	.word	0x8800759c
 80089e4:	7e37e43c 	.word	0x7e37e43c
 80089e8:	8800759c 	.word	0x8800759c
 80089ec:	fe37e43c 	.word	0xfe37e43c
 80089f0:	c2f8f359 	.word	0xc2f8f359
 80089f4:	81a56e1f 	.word	0x81a56e1f
 80089f8:	43500000 	.word	0x43500000
 80089fc:	ffff3cb0 	.word	0xffff3cb0
 8008a00:	3c900000 	.word	0x3c900000
 8008a04:	00000000 	.word	0x00000000

08008a08 <floor>:
 8008a08:	ec51 0b10 	vmov	r0, r1, d0
 8008a0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a14:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8008a18:	2e13      	cmp	r6, #19
 8008a1a:	ee10 5a10 	vmov	r5, s0
 8008a1e:	ee10 8a10 	vmov	r8, s0
 8008a22:	460c      	mov	r4, r1
 8008a24:	dc31      	bgt.n	8008a8a <floor+0x82>
 8008a26:	2e00      	cmp	r6, #0
 8008a28:	da14      	bge.n	8008a54 <floor+0x4c>
 8008a2a:	a333      	add	r3, pc, #204	; (adr r3, 8008af8 <floor+0xf0>)
 8008a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a30:	f7f7 fc34 	bl	800029c <__adddf3>
 8008a34:	2200      	movs	r2, #0
 8008a36:	2300      	movs	r3, #0
 8008a38:	f7f8 f876 	bl	8000b28 <__aeabi_dcmpgt>
 8008a3c:	b138      	cbz	r0, 8008a4e <floor+0x46>
 8008a3e:	2c00      	cmp	r4, #0
 8008a40:	da53      	bge.n	8008aea <floor+0xe2>
 8008a42:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8008a46:	4325      	orrs	r5, r4
 8008a48:	d052      	beq.n	8008af0 <floor+0xe8>
 8008a4a:	4c2d      	ldr	r4, [pc, #180]	; (8008b00 <floor+0xf8>)
 8008a4c:	2500      	movs	r5, #0
 8008a4e:	4621      	mov	r1, r4
 8008a50:	4628      	mov	r0, r5
 8008a52:	e024      	b.n	8008a9e <floor+0x96>
 8008a54:	4f2b      	ldr	r7, [pc, #172]	; (8008b04 <floor+0xfc>)
 8008a56:	4137      	asrs	r7, r6
 8008a58:	ea01 0307 	and.w	r3, r1, r7
 8008a5c:	4303      	orrs	r3, r0
 8008a5e:	d01e      	beq.n	8008a9e <floor+0x96>
 8008a60:	a325      	add	r3, pc, #148	; (adr r3, 8008af8 <floor+0xf0>)
 8008a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a66:	f7f7 fc19 	bl	800029c <__adddf3>
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	f7f8 f85b 	bl	8000b28 <__aeabi_dcmpgt>
 8008a72:	2800      	cmp	r0, #0
 8008a74:	d0eb      	beq.n	8008a4e <floor+0x46>
 8008a76:	2c00      	cmp	r4, #0
 8008a78:	bfbe      	ittt	lt
 8008a7a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008a7e:	4133      	asrlt	r3, r6
 8008a80:	18e4      	addlt	r4, r4, r3
 8008a82:	ea24 0407 	bic.w	r4, r4, r7
 8008a86:	2500      	movs	r5, #0
 8008a88:	e7e1      	b.n	8008a4e <floor+0x46>
 8008a8a:	2e33      	cmp	r6, #51	; 0x33
 8008a8c:	dd0b      	ble.n	8008aa6 <floor+0x9e>
 8008a8e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008a92:	d104      	bne.n	8008a9e <floor+0x96>
 8008a94:	ee10 2a10 	vmov	r2, s0
 8008a98:	460b      	mov	r3, r1
 8008a9a:	f7f7 fbff 	bl	800029c <__adddf3>
 8008a9e:	ec41 0b10 	vmov	d0, r0, r1
 8008aa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008aa6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8008aaa:	f04f 37ff 	mov.w	r7, #4294967295
 8008aae:	40df      	lsrs	r7, r3
 8008ab0:	4238      	tst	r0, r7
 8008ab2:	d0f4      	beq.n	8008a9e <floor+0x96>
 8008ab4:	a310      	add	r3, pc, #64	; (adr r3, 8008af8 <floor+0xf0>)
 8008ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aba:	f7f7 fbef 	bl	800029c <__adddf3>
 8008abe:	2200      	movs	r2, #0
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	f7f8 f831 	bl	8000b28 <__aeabi_dcmpgt>
 8008ac6:	2800      	cmp	r0, #0
 8008ac8:	d0c1      	beq.n	8008a4e <floor+0x46>
 8008aca:	2c00      	cmp	r4, #0
 8008acc:	da0a      	bge.n	8008ae4 <floor+0xdc>
 8008ace:	2e14      	cmp	r6, #20
 8008ad0:	d101      	bne.n	8008ad6 <floor+0xce>
 8008ad2:	3401      	adds	r4, #1
 8008ad4:	e006      	b.n	8008ae4 <floor+0xdc>
 8008ad6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008ada:	2301      	movs	r3, #1
 8008adc:	40b3      	lsls	r3, r6
 8008ade:	441d      	add	r5, r3
 8008ae0:	45a8      	cmp	r8, r5
 8008ae2:	d8f6      	bhi.n	8008ad2 <floor+0xca>
 8008ae4:	ea25 0507 	bic.w	r5, r5, r7
 8008ae8:	e7b1      	b.n	8008a4e <floor+0x46>
 8008aea:	2500      	movs	r5, #0
 8008aec:	462c      	mov	r4, r5
 8008aee:	e7ae      	b.n	8008a4e <floor+0x46>
 8008af0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008af4:	e7ab      	b.n	8008a4e <floor+0x46>
 8008af6:	bf00      	nop
 8008af8:	8800759c 	.word	0x8800759c
 8008afc:	7e37e43c 	.word	0x7e37e43c
 8008b00:	bff00000 	.word	0xbff00000
 8008b04:	000fffff 	.word	0x000fffff

08008b08 <_init>:
 8008b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b0a:	bf00      	nop
 8008b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b0e:	bc08      	pop	{r3}
 8008b10:	469e      	mov	lr, r3
 8008b12:	4770      	bx	lr

08008b14 <_fini>:
 8008b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b16:	bf00      	nop
 8008b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b1a:	bc08      	pop	{r3}
 8008b1c:	469e      	mov	lr, r3
 8008b1e:	4770      	bx	lr
