// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Thu Feb 12 12:12:53 2026
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v"
// file 1 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v"
// file 2 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd"
// file 3 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd"
// file 4 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd"
// file 5 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd"
// file 6 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd"
// file 7 "c:/users/david/desktop/wifiheadstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd"
// file 8 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 9 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 10 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 11 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 25 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 26 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 27 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 28 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 29 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 30 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 31 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 32 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 33 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 34 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 35 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 39 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 40 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 41 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 42 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 43 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 44 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 56 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 57 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 58 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 59 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top_level
//

module top_level (input i_clk, inout o_STM32_SPI4_MOSI, output i_STM32_SPI4_MISO, 
            inout o_STM32_SPI4_Clk, inout o_STM32_SPI4_CS_n, output o_RHD2132_SPI_MOSI, 
            input i_RHD2132_SPI_MISO, output o_RHD2132_SPI_Clk, output o_RHD2132_SPI_CS_n, 
            output o_RHD2216_SPI_MOSI, input i_RHD2216_SPI_MISO, output o_RHD2216_SPI_Clk, 
            output o_RHD2216_SPI_CS_n, input CTRL0_IN, output o_BOOST_ENABLE, 
            output RGB0_OUT, output RGB1_OUT, output RGB2_OUT, output LED1_OUT, 
            output LED2_OUT, output LED3_OUT, output LED4_OUT, output [3:0]o_Controller_Mode, 
            output o_reset);
    
    (* is_clock=1, lineinfo="@7(65[9],65[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    wire GND_net, VCC_net, i_STM32_SPI4_MISO_c, o_RHD2132_SPI_MOSI_c, 
        i_RHD2132_SPI_MISO_c, o_RHD2132_SPI_Clk_c, o_RHD2132_SPI_CS_n_c, 
        o_RHD2216_SPI_MOSI_c, i_RHD2216_SPI_MISO_c, o_RHD2216_SPI_Clk_c, 
        o_RHD2216_SPI_CS_n_c, o_reset_c, o_Controller_Mode_c_1, o_Controller_Mode_c_0;
    (* lineinfo="@7(132[9],132[22])" *) wire [27:0]reset_counter;
    
    wire RGB0_OUT_c, RGB1_OUT_c, stop_counting, int_RHD2132_SPI_MISO, 
        int_RHD2216_SPI_MOSI, int_RHD2216_SPI_MISO, int_RHD2216_SPI_CS_n, 
        int_RHD2216_SPI_Clk, int_STM32_SPI_MOSI, int_STM32_SPI_Clk, int_STM32_SPI_CS_n, 
        o_reset_c_N_2069, n4391, n19280;
    (* lineinfo="@3(244[9],244[18])" *) wire [31:0]rhd_state;
    
    wire rhd_done_config, n1378, n26505, n19278, n17, n16, n19268, 
        n20, n33, n16_adj_2345, n36, maxfan_replicated_net_1104, n26475, 
        n6891, n26502, maxfan_replicated_net_999, n19266, n20621, 
        n7, n14, n19264, n26442, n9, o_RHD2216_SPI_CS_n_c_N_2067, 
        n26499, n11664, n11618, n11457, n11615, n11612, o_RHD2216_SPI_Clk_c_N_2064, 
        o_RHD2216_SPI_MOSI_c_N_2061, n26472, n21, n26496, n20_adj_2346, 
        n19, n19256, n15, n11489, n11482, n6893, n19254, n7791, 
        n4, n5, n21888, n10, n12941, n21866, n21858, n51, n56, 
        n26493, n21817, n26490, n4_adj_2347, n26469, n10501;
    wire [27:0]reset_counter_27__N_1;
    
    wire n26487, n12, n20691, n6848, n10_adj_2348, n2154, n12501, 
        n11289, n26484, n26346, n19276, n19274, n22743, n19260, 
        n19272, n22745, n19270, n26481, n6889, n19262, n12538, 
        n12536, n26478, n19258;
    
    VHI i2 (.Z(VCC_net));
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(353[22],353[35])" *) LUT4 i3_4_lut (.A(reset_counter[25]), 
            .B(reset_counter[16]), .C(reset_counter[12]), .D(reset_counter[21]), 
            .Z(n33));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C)))", lineinfo="@7(353[22],353[35])" *) LUT4 i2_3_lut (.A(reset_counter[22]), 
            .B(reset_counter[19]), .C(reset_counter[17]), .Z(n36));
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(353[22],353[35])" *) LUT4 i6_4_lut (.A(reset_counter[18]), 
            .B(reset_counter[16]), .C(reset_counter[21]), .D(reset_counter[25]), 
            .Z(n16));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@7(353[22],353[35])" *) LUT4 i7_4_lut (.A(reset_counter[7]), 
            .B(reset_counter[12]), .C(reset_counter[13]), .D(reset_counter[9]), 
            .Z(n17));
    defparam i7_4_lut.INIT = "0x0004";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(353[22],353[35])" *) LUT4 i9_4_lut (.A(n17), 
            .B(reset_counter[8]), .C(n16), .D(reset_counter[14]), .Z(n20621));
    defparam i9_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i7_4_lut_adj_103 (.A(n15), 
            .B(reset_counter[18]), .C(reset_counter[15]), .D(reset_counter[7]), 
            .Z(n16_adj_2345));
    defparam i7_4_lut_adj_103.INIT = "0x0010";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i14579_4_lut (.A(n36), 
            .B(reset_counter[9]), .C(reset_counter[13]), .D(n33), .Z(n22745));
    defparam i14579_4_lut.INIT = "0x0080";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i14591_4_lut (.A(reset_counter[19]), 
            .B(reset_counter[15]), .C(n20621), .D(n10), .Z(n22743));
    defparam i14591_4_lut.INIT = "0x0010";
    (* lut_function="(A+(B))" *) LUT4 i13818_2_lut (.A(reset_counter[11]), 
            .B(reset_counter[1]), .Z(n21817));
    defparam i13818_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13858_4_lut (.A(reset_counter[24]), 
            .B(reset_counter[4]), .C(reset_counter[5]), .D(reset_counter[0]), 
            .Z(n21858));
    defparam i13858_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i31_4_lut (.A(n22743), 
            .B(n22745), .C(reset_counter[26]), .D(n16_adj_2345), .Z(n20));
    defparam i31_4_lut.INIT = "0xca0a";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13866_4_lut (.A(reset_counter[2]), 
            .B(reset_counter[6]), .C(reset_counter[10]), .D(reset_counter[23]), 
            .Z(n21866));
    defparam i13866_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13888_4_lut (.A(reset_counter[20]), 
            .B(n21858), .C(n21817), .D(reset_counter[3]), .Z(n21888));
    defparam i13888_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i13_4_lut (.A(reset_counter[27]), 
            .B(n21888), .C(n21866), .D(n20), .Z(n4391));
    defparam i13_4_lut.INIT = "0x0100";
    (* lut_function="(A+(B))", lineinfo="@7(353[22],353[35])" *) LUT4 i1_2_lut (.A(reset_counter[17]), 
            .B(reset_counter[22]), .Z(n10));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@7(353[22],353[35])" *) LUT4 i3_2_lut (.A(reset_counter[8]), 
            .B(reset_counter[14]), .Z(n15));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(353[22],353[35])" *) LUT4 i7_4_lut_adj_104 (.A(reset_counter[11]), 
            .B(reset_counter[10]), .C(reset_counter[6]), .D(reset_counter[20]), 
            .Z(n19));
    defparam i7_4_lut_adj_104.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(353[22],353[35])" *) LUT4 i9_4_lut_adj_105 (.A(reset_counter[5]), 
            .B(reset_counter[23]), .C(reset_counter[7]), .D(reset_counter[24]), 
            .Z(n21));
    defparam i9_4_lut_adj_105.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(353[22],353[35])" *) LUT4 i1_4_lut (.A(n33), 
            .B(n21), .C(n19), .D(n20_adj_2346), .Z(n11289));
    defparam i1_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_106 (.A(reset_counter[9]), 
            .B(reset_counter[26]), .C(reset_counter[19]), .D(n11289), 
            .Z(n14));
    defparam i6_4_lut_adj_106.INIT = "0xfffe";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1_4_lut_adj_107 (.A(reset_counter[2]), 
            .B(reset_counter[13]), .C(reset_counter[4]), .D(reset_counter[3]), 
            .Z(n9));
    defparam i1_4_lut_adj_107.INIT = "0xfcec";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i14994_4_lut (.A(n9), .B(n14), 
            .C(reset_counter[15]), .D(n10), .Z(o_reset_c_N_2069));
    defparam i14994_4_lut.INIT = "0x0001";
    (* lut_function="(A+(B))", lineinfo="@7(318[9],356[16])" *) LUT4 i5722_2_lut (.A(n4391), 
            .B(o_reset_c_N_2069), .Z(n12538));
    defparam i5722_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B (C+!(D))+!B (C (D))))", lineinfo="@7(318[9],356[16])" *) LUT4 i1_4_lut_adj_108 (.A(o_Controller_Mode_c_1), 
            .B(o_RHD2132_SPI_CS_n_c), .C(o_RHD2216_SPI_CS_n_c_N_2067), .D(o_Controller_Mode_c_0), 
            .Z(o_RHD2132_SPI_CS_n_c));
    defparam i1_4_lut_adj_108.INIT = "0xfaee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(129[12],129[29])" *) LUT4 i6083_3_lut (.A(o_RHD2132_SPI_Clk_c), 
            .B(o_RHD2216_SPI_Clk_c_N_2064), .C(o_Controller_Mode_c_0), .Z(n12941));
    defparam i6083_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))", lineinfo="@7(318[9],356[16])" *) LUT4 i1_4_lut_adj_109 (.A(o_Controller_Mode_c_1), 
            .B(o_RHD2132_SPI_MOSI_c), .C(o_RHD2216_SPI_MOSI_c_N_2061), .D(o_Controller_Mode_c_0), 
            .Z(o_RHD2132_SPI_MOSI_c));
    defparam i1_4_lut_adj_109.INIT = "0x5044";
    (* lse_init_val=0, lineinfo="@7(318[9],356[16])" *) FD1P3XZ w_Controller_Mode__i1 (.D(reset_counter[8]), 
            .SP(n12538), .CK(pll_clk_int), .SR(o_reset_c_N_2069), .Q(o_Controller_Mode_c_0));
    defparam w_Controller_Mode__i1.REGSET = "RESET";
    defparam w_Controller_Mode__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@7(273[3],310[10])" *) LUT4 i21_4_lut (.A(i_STM32_SPI4_MISO_c), 
            .B(i_RHD2132_SPI_MISO_c), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(n7));
    defparam i21_4_lut.INIT = "0xacaa";
    (* lut_function="(A (B+(C+(D)))+!A !((C+(D))+!B))", lineinfo="@7(273[3],310[10])" *) LUT4 o_RHD2216_SPI_CS_n_c_I_0_4_lut (.A(int_RHD2216_SPI_CS_n), 
            .B(o_RHD2216_SPI_CS_n_c_N_2067), .C(o_Controller_Mode_c_1), 
            .D(o_Controller_Mode_c_0), .Z(n11612));
    defparam o_RHD2216_SPI_CS_n_c_I_0_4_lut.INIT = "0xaaac";
    (* lut_function="(A (B+(C+(D)))+!A !((C+(D))+!B))", lineinfo="@7(273[3],310[10])" *) LUT4 o_RHD2216_SPI_MOSI_c_I_0_4_lut (.A(int_RHD2216_SPI_MOSI), 
            .B(o_RHD2216_SPI_MOSI_c_N_2061), .C(o_Controller_Mode_c_1), 
            .D(o_Controller_Mode_c_0), .Z(n11618));
    defparam o_RHD2216_SPI_MOSI_c_I_0_4_lut.INIT = "0xaaac";
    (* lut_function="(A (B+(C+(D)))+!A !((C+(D))+!B))", lineinfo="@7(273[3],310[10])" *) LUT4 o_RHD2216_SPI_Clk_c_I_0_4_lut (.A(int_RHD2216_SPI_Clk), 
            .B(o_RHD2216_SPI_Clk_c_N_2064), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(n11615));
    defparam o_RHD2216_SPI_Clk_c_I_0_4_lut.INIT = "0xaaac";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i3_4_lut_adj_110 (.A(n56), 
            .B(o_Controller_Mode_c_0), .C(o_Controller_Mode_c_1), .D(rhd_done_config), 
            .Z(n6891));
    defparam i3_4_lut_adj_110.INIT = "0x0020";
    (* lut_function="(!((B+(C (D)))+!A))", lineinfo="@7(318[9],356[16])" *) LUT4 i4_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(n11489), .D(n11482), .Z(n4_adj_2347));
    defparam i4_2_lut_3_lut_4_lut.INIT = "0x0222";
    (* lut_function="(!((B (C)+!B !((D)+!C))+!A))" *) LUT4 i1_4_lut_adj_111 (.A(n4), 
            .B(n7791), .C(n2154), .D(rhd_done_config), .Z(n5));
    defparam i1_4_lut_adj_111.INIT = "0x2a0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(273[3],310[10])" *) LUT4 i2917_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(i_RHD2132_SPI_MISO_c), .C(o_Controller_Mode_c_1), .Z(int_RHD2132_SPI_MISO));
    defparam i2917_4_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_112 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .Z(n51));
    defparam i1_2_lut_adj_112.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(273[3],310[10])" *) LUT4 i2919_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(i_RHD2216_SPI_MISO_c), .C(o_Controller_Mode_c_1), .Z(int_RHD2216_SPI_MISO));
    defparam i2919_4_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i1 (.D(reset_counter_27__N_1[1]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[1]));
    defparam reset_counter_1255__i1.REGSET = "RESET";
    defparam reset_counter_1255__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[25]), .D0(n19278), .CI0(n19278), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[26]), .D1(n26502), 
            .CI1(n26502), .CO0(n26502), .CO1(n19280), .S0(reset_counter_27__N_1[25]), 
            .S1(reset_counter_27__N_1[26]));
    defparam reset_counter_1255_add_4_27.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[21]), .D0(n19274), .CI0(n19274), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[22]), .D1(n26496), 
            .CI1(n26496), .CO0(n26496), .CO1(n19276), .S0(reset_counter_27__N_1[21]), 
            .S1(reset_counter_27__N_1[22]));
    defparam reset_counter_1255_add_4_23.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[19]), .D0(n19272), .CI0(n19272), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[20]), .D1(n26493), 
            .CI1(n26493), .CO0(n26493), .CO1(n19274), .S0(reset_counter_27__N_1[19]), 
            .S1(reset_counter_27__N_1[20]));
    defparam reset_counter_1255_add_4_21.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i5_4_lut (.A(reset_counter[3]), 
            .B(reset_counter[13]), .C(o_reset_c_N_2069), .D(reset_counter[4]), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0xfffb";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[7]), .D0(n19260), .CI0(n19260), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[8]), .D1(n26475), 
            .CI1(n26475), .CO0(n26475), .CO1(n19262), .S0(reset_counter_27__N_1[7]), 
            .S1(reset_counter_27__N_1[8]));
    defparam reset_counter_1255_add_4_9.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_113 (.A(reset_counter[2]), 
            .B(n12), .C(reset_counter[0]), .D(n11289), .Z(n20691));
    defparam i6_4_lut_adj_113.INIT = "0xfffe";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i4_4_lut (.A(reset_counter[15]), 
            .B(reset_counter[9]), .C(reset_counter[1]), .D(reset_counter[26]), 
            .Z(n10_adj_2348));
    defparam i4_4_lut.INIT = "0xf7ff";
    (* lut_function="(A (B+!(C+(D)))+!A (B))", lineinfo="@7(132[9],132[22])" *) LUT4 i1_4_lut_adj_114 (.A(n36), 
            .B(stop_counting), .C(n10_adj_2348), .D(n20691), .Z(n12501));
    defparam i1_4_lut_adj_114.INIT = "0xccce";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[5]), .D0(n19258), .CI0(n19258), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[6]), .D1(n26472), 
            .CI1(n26472), .CO0(n26472), .CO1(n19260), .S0(reset_counter_27__N_1[5]), 
            .S1(reset_counter_27__N_1[6]));
    defparam reset_counter_1255_add_4_7.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_7.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[17]), .D0(n19270), .CI0(n19270), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[18]), .D1(n26490), 
            .CI1(n26490), .CO0(n26490), .CO1(n19272), .S0(reset_counter_27__N_1[17]), 
            .S1(reset_counter_27__N_1[18]));
    defparam reset_counter_1255_add_4_19.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@7(318[9],356[16])" *) LUT4 i1248_1_lut (.A(stop_counting), 
            .Z(n6848));
    defparam i1248_1_lut.INIT = "0x5555";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[3]), .D0(n19256), .CI0(n19256), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[4]), .D1(n26469), 
            .CI1(n26469), .CO0(n26469), .CO1(n19258), .S0(reset_counter_27__N_1[3]), 
            .S1(reset_counter_27__N_1[4]));
    defparam reset_counter_1255_add_4_5.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[15]), .D0(n19268), .CI0(n19268), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[16]), .D1(n26487), 
            .CI1(n26487), .CO0(n26487), .CO1(n19270), .S0(reset_counter_27__N_1[15]), 
            .S1(reset_counter_27__N_1[16]));
    defparam reset_counter_1255_add_4_17.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[1]), .D0(n19254), .CI0(n19254), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[2]), .D1(n26442), 
            .CI1(n26442), .CO0(n26442), .CO1(n19256), .S0(reset_counter_27__N_1[1]), 
            .S1(reset_counter_27__N_1[2]));
    defparam reset_counter_1255_add_4_3.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[13]), .D0(n19266), .CI0(n19266), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[14]), .D1(n26484), 
            .CI1(n26484), .CO0(n26484), .CO1(n19268), .S0(reset_counter_27__N_1[13]), 
            .S1(reset_counter_27__N_1[14]));
    defparam reset_counter_1255_add_4_15.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_15.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i2 (.D(reset_counter_27__N_1[2]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[2]));
    defparam reset_counter_1255__i2.REGSET = "RESET";
    defparam reset_counter_1255__i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(80[3],80[21])" *) IB i_RHD2216_SPI_MISO_pad (.I(i_RHD2216_SPI_MISO), 
            .O(i_RHD2216_SPI_MISO_c));
    (* lineinfo="@7(75[3],75[21])" *) IB i_RHD2132_SPI_MISO_pad (.I(i_RHD2132_SPI_MISO), 
            .O(i_RHD2132_SPI_MISO_c));
    (* lineinfo="@7(65[9],65[14])" *) IB i_clk_pad (.I(i_clk), .O(i_clk_c));
    (* lineinfo="@7(119[3],119[10])" *) OB o_reset_pad (.I(o_reset_c), .O(o_reset));
    (* lineinfo="@7(118[3],118[20])" *) OB \o_Controller_Mode_pad[0]  (.I(o_Controller_Mode_c_0), 
            .O(o_Controller_Mode[0]));
    (* lineinfo="@7(118[3],118[20])" *) OB \o_Controller_Mode_pad[1]  (.I(o_Controller_Mode_c_1), 
            .O(o_Controller_Mode[1]));
    (* lineinfo="@7(118[3],118[20])" *) OB \o_Controller_Mode_pad[2]  (.I(GND_net), 
            .O(o_Controller_Mode[2]));
    (* lineinfo="@7(118[3],118[20])" *) OB \o_Controller_Mode_pad[3]  (.I(GND_net), 
            .O(o_Controller_Mode[3]));
    (* lineinfo="@7(116[3],116[11])" *) OB LED4_OUT_pad (.I(VCC_net), .O(LED4_OUT));
    (* lineinfo="@7(115[3],115[11])" *) OB LED3_OUT_pad (.I(VCC_net), .O(LED3_OUT));
    (* lineinfo="@7(114[3],114[11])" *) OB LED2_OUT_pad (.I(VCC_net), .O(LED2_OUT));
    (* lineinfo="@7(113[3],113[11])" *) OB LED1_OUT_pad (.I(VCC_net), .O(LED1_OUT));
    (* lineinfo="@7(111[9],111[17])" *) OB RGB2_OUT_pad (.I(VCC_net), .O(RGB2_OUT));
    (* lineinfo="@7(110[9],110[17])" *) OB RGB1_OUT_pad (.I(RGB1_OUT_c), .O(RGB1_OUT));
    (* lineinfo="@7(109[9],109[17])" *) OB RGB0_OUT_pad (.I(RGB0_OUT_c), .O(RGB0_OUT));
    (* lineinfo="@7(107[3],107[17])" *) OB o_BOOST_ENABLE_pad (.I(VCC_net), 
            .O(o_BOOST_ENABLE));
    (* lineinfo="@7(82[9],82[27])" *) OB o_RHD2216_SPI_CS_n_pad (.I(o_RHD2216_SPI_CS_n_c), 
            .O(o_RHD2216_SPI_CS_n));
    (* lineinfo="@7(81[9],81[26])" *) OB o_RHD2216_SPI_Clk_pad (.I(o_RHD2216_SPI_Clk_c), 
            .O(o_RHD2216_SPI_Clk));
    (* lineinfo="@7(79[3],79[21])" *) OB o_RHD2216_SPI_MOSI_pad (.I(o_RHD2216_SPI_MOSI_c), 
            .O(o_RHD2216_SPI_MOSI));
    (* lineinfo="@7(77[9],77[27])" *) OB o_RHD2132_SPI_CS_n_pad (.I(o_RHD2132_SPI_CS_n_c), 
            .O(o_RHD2132_SPI_CS_n));
    (* lineinfo="@7(76[9],76[26])" *) OB o_RHD2132_SPI_Clk_pad (.I(o_RHD2132_SPI_Clk_c), 
            .O(o_RHD2132_SPI_Clk));
    (* lineinfo="@7(74[9],74[27])" *) OB o_RHD2132_SPI_MOSI_pad (.I(o_RHD2132_SPI_MOSI_c), 
            .O(o_RHD2132_SPI_MOSI));
    (* lineinfo="@7(69[9],69[26])" *) OB i_STM32_SPI4_MISO_pad (.I(i_STM32_SPI4_MISO_c), 
            .O(i_STM32_SPI4_MISO));
    (* lineinfo="@7(271[2],312[14])" *) BB_B o_STM32_SPI4_CS_n_pad (.T_N(o_Controller_Mode_c_1), 
            .I(int_STM32_SPI_CS_n), .O(o_RHD2216_SPI_CS_n_c_N_2067), .B(o_STM32_SPI4_CS_n));
    (* lineinfo="@7(271[2],312[14])" *) BB_B o_STM32_SPI4_Clk_pad (.T_N(o_Controller_Mode_c_1), 
            .I(int_STM32_SPI_Clk), .O(o_RHD2216_SPI_Clk_c_N_2064), .B(o_STM32_SPI4_Clk));
    (* lineinfo="@7(271[2],312[14])" *) BB_B o_STM32_SPI4_MOSI_pad (.T_N(o_Controller_Mode_c_1), 
            .I(int_STM32_SPI_MOSI), .O(o_RHD2216_SPI_MOSI_c_N_2061), .B(o_STM32_SPI4_MOSI));
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i3 (.D(reset_counter_27__N_1[3]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[3]));
    defparam reset_counter_1255__i3.REGSET = "RESET";
    defparam reset_counter_1255__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))", lineinfo="@7(318[9],356[16])" *) LUT4 i5720_4_lut (.A(o_reset_c_N_2069), 
            .B(o_Controller_Mode_c_1), .C(reset_counter[8]), .D(n4391), 
            .Z(n12536));
    defparam i5720_4_lut.INIT = "0x0544";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@7(273[3],310[10])" *) LUT4 i20_3_lut_4_lut (.A(i_RHD2216_SPI_MISO_c), 
            .B(n7), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(i_STM32_SPI4_MISO_c));
    defparam i20_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@7(273[3],310[10])" *) LUT4 i5073_3_lut_4_lut (.A(o_RHD2216_SPI_MOSI_c), 
            .B(n11618), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(o_RHD2216_SPI_MOSI_c));
    defparam i5073_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@7(273[3],310[10])" *) LUT4 i5071_3_lut_4_lut (.A(o_RHD2216_SPI_Clk_c), 
            .B(n11615), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(o_RHD2216_SPI_Clk_c));
    defparam i5071_3_lut_4_lut.INIT = "0xcacc";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[27]), .D0(n19280), .CI0(n19280), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26505), .CI1(n26505), 
            .CO0(n26505), .S0(reset_counter_27__N_1[27]));
    defparam reset_counter_1255_add_4_29.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@7(318[9],356[16])" *) LUT4 i1_2_lut_3_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(n11457), .Z(n6889));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@7(318[9],356[16])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(rhd_state[0]), .D(rhd_state[1]), 
            .Z(n4));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@7(318[9],356[16])" *) LUT4 i1_3_lut_4_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(rhd_state[1]), .D(rhd_state[0]), 
            .Z(n6893));
    defparam i1_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@7(318[9],356[16])" *) LUT4 i2_3_lut_4_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(n10501), .D(n1378), .Z(n11664));
    defparam i2_3_lut_4_lut.INIT = "0x2000";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i4 (.D(reset_counter_27__N_1[4]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[4]));
    defparam reset_counter_1255__i4.REGSET = "RESET";
    defparam reset_counter_1255__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i5 (.D(reset_counter_27__N_1[5]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[5]));
    defparam reset_counter_1255__i5.REGSET = "RESET";
    defparam reset_counter_1255__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i6 (.D(reset_counter_27__N_1[6]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[6]));
    defparam reset_counter_1255__i6.REGSET = "RESET";
    defparam reset_counter_1255__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i7 (.D(reset_counter_27__N_1[7]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[7]));
    defparam reset_counter_1255__i7.REGSET = "RESET";
    defparam reset_counter_1255__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i8 (.D(reset_counter_27__N_1[8]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[8]));
    defparam reset_counter_1255__i8.REGSET = "RESET";
    defparam reset_counter_1255__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i9 (.D(reset_counter_27__N_1[9]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[9]));
    defparam reset_counter_1255__i9.REGSET = "RESET";
    defparam reset_counter_1255__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i10 (.D(reset_counter_27__N_1[10]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[10]));
    defparam reset_counter_1255__i10.REGSET = "RESET";
    defparam reset_counter_1255__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i11 (.D(reset_counter_27__N_1[11]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[11]));
    defparam reset_counter_1255__i11.REGSET = "RESET";
    defparam reset_counter_1255__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i12 (.D(reset_counter_27__N_1[12]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[12]));
    defparam reset_counter_1255__i12.REGSET = "RESET";
    defparam reset_counter_1255__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i13 (.D(reset_counter_27__N_1[13]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[13]));
    defparam reset_counter_1255__i13.REGSET = "RESET";
    defparam reset_counter_1255__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i14 (.D(reset_counter_27__N_1[14]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[14]));
    defparam reset_counter_1255__i14.REGSET = "RESET";
    defparam reset_counter_1255__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i15 (.D(reset_counter_27__N_1[15]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[15]));
    defparam reset_counter_1255__i15.REGSET = "RESET";
    defparam reset_counter_1255__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i16 (.D(reset_counter_27__N_1[16]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[16]));
    defparam reset_counter_1255__i16.REGSET = "RESET";
    defparam reset_counter_1255__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i17 (.D(reset_counter_27__N_1[17]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[17]));
    defparam reset_counter_1255__i17.REGSET = "RESET";
    defparam reset_counter_1255__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i18 (.D(reset_counter_27__N_1[18]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[18]));
    defparam reset_counter_1255__i18.REGSET = "RESET";
    defparam reset_counter_1255__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i19 (.D(reset_counter_27__N_1[19]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[19]));
    defparam reset_counter_1255__i19.REGSET = "RESET";
    defparam reset_counter_1255__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i20 (.D(reset_counter_27__N_1[20]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[20]));
    defparam reset_counter_1255__i20.REGSET = "RESET";
    defparam reset_counter_1255__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i21 (.D(reset_counter_27__N_1[21]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[21]));
    defparam reset_counter_1255__i21.REGSET = "RESET";
    defparam reset_counter_1255__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i22 (.D(reset_counter_27__N_1[22]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[22]));
    defparam reset_counter_1255__i22.REGSET = "RESET";
    defparam reset_counter_1255__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i23 (.D(reset_counter_27__N_1[23]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[23]));
    defparam reset_counter_1255__i23.REGSET = "RESET";
    defparam reset_counter_1255__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i24 (.D(reset_counter_27__N_1[24]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[24]));
    defparam reset_counter_1255__i24.REGSET = "RESET";
    defparam reset_counter_1255__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i25 (.D(reset_counter_27__N_1[25]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[25]));
    defparam reset_counter_1255__i25.REGSET = "RESET";
    defparam reset_counter_1255__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i26 (.D(reset_counter_27__N_1[26]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[26]));
    defparam reset_counter_1255__i26.REGSET = "RESET";
    defparam reset_counter_1255__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i27 (.D(reset_counter_27__N_1[27]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[27]));
    defparam reset_counter_1255__i27.REGSET = "RESET";
    defparam reset_counter_1255__i27.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@7(318[9],356[16])" *) FD1P3XZ stop_counting_c (.D(n12501), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(stop_counting));
    defparam stop_counting_c.REGSET = "RESET";
    defparam stop_counting_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_115 (.A(rhd_state[1]), 
            .B(rhd_state[0]), .C(n7791), .Z(n56));
    defparam i1_2_lut_3_lut_adj_115.INIT = "0x0202";
    (* lse_init_val=0, lineinfo="@7(318[9],356[16])" *) FD1P3XZ w_Controller_Mode__i2 (.D(n12536), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_Controller_Mode_c_1));
    defparam w_Controller_Mode__i2.REGSET = "RESET";
    defparam w_Controller_Mode__i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[11]), .D0(n19264), .CI0(n19264), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[12]), .D1(n26481), 
            .CI1(n26481), .CO0(n26481), .CO1(n19266), .S0(reset_counter_27__N_1[11]), 
            .S1(reset_counter_27__N_1[12]));
    defparam reset_counter_1255_add_4_13.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@7(200[12],200[28])" *) CLK_48MHz pll_inst (GND_net, i_clk_c, 
            VCC_net, pll_clk_int);
    (* lineinfo="@7(318[9],356[16])" *) FD1P3XZ w_reset (.D(o_reset_c_N_2069), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_c));
    defparam w_reset.REGSET = "RESET";
    defparam w_reset.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@7(318[9],356[16])" *) FD1P3XZ w_reset_rep_201 (.D(o_reset_c_N_2069), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(maxfan_replicated_net_1104));
    defparam w_reset_rep_201.REGSET = "RESET";
    defparam w_reset_rep_201.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@7(273[3],310[10])" *) LUT4 i5067_3_lut_4_lut (.A(o_RHD2216_SPI_CS_n_c), 
            .B(n11612), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(o_RHD2216_SPI_CS_n_c));
    defparam i5067_3_lut_4_lut.INIT = "0xcacc";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[9]), .D0(n19262), .CI0(n19262), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[10]), .D1(n26478), 
            .CI1(n26478), .CO0(n26478), .CO1(n19264), .S0(reset_counter_27__N_1[9]), 
            .S1(reset_counter_27__N_1[10]));
    defparam reset_counter_1255_add_4_11.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@7(207[23],207[58])" *) \Controller_RHD_Sampling(stm32_clks_per_half_bit=2,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=16,rhd2132_spi_ddr_mode=0,rhd2132_clks_per_half_bit=2,rhd2132_cs_inactive_clks=64,rhd2216_clks_per_half_bit=32,rhd2216_cs_inactive_clks=128,rhd_sampling_mode=1) Controller_inst (GND_net, 
            n6889, pll_clk_int, o_reset_c, maxfan_replicated_net_999, 
            n1378, n10501, rhd_done_config, RGB1_OUT_c, int_RHD2216_SPI_CS_n, 
            rhd_state[0], rhd_state[1], maxfan_replicated_net_1104, n11489, 
            n11457, n7791, o_Controller_Mode_c_1, o_Controller_Mode_c_0, 
            n11664, n11482, n56, VCC_net, n2154, RGB0_OUT_c, n51, 
            n6893, n5, n6891, n4, n4_adj_2347, int_STM32_SPI_CS_n, 
            int_STM32_SPI_Clk, int_STM32_SPI_MOSI, int_RHD2216_SPI_MISO, 
            int_RHD2216_SPI_MOSI, int_RHD2216_SPI_Clk, n12941, o_RHD2132_SPI_Clk_c, 
            int_RHD2132_SPI_MISO);
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[23]), .D0(n19276), .CI0(n19276), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[24]), .D1(n26499), 
            .CI1(n26499), .CO0(n26499), .CO1(n19278), .S0(reset_counter_27__N_1[23]), 
            .S1(reset_counter_27__N_1[24]));
    defparam reset_counter_1255_add_4_25.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_25.INIT1 = "0xc33c";
    (* maxfan_replicated_inst=1, lineinfo="@7(318[9],356[16])" *) FD1P3XZ w_reset_rep_200 (.D(o_reset_c_N_2069), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(maxfan_replicated_net_999));
    defparam w_reset_rep_200.REGSET = "RESET";
    defparam w_reset_rep_200.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(353[22],353[35])" *) FA2 reset_counter_1255_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n6848), .C1(reset_counter[0]), 
            .D1(n26346), .CI1(n26346), .CO0(n26346), .CO1(n19254), .S1(reset_counter_27__N_1[0]));
    defparam reset_counter_1255_add_4_1.INIT0 = "0xc33c";
    defparam reset_counter_1255_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@7(353[22],353[35])" *) FD1P3XZ reset_counter_1255__i0 (.D(reset_counter_27__N_1[0]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[0]));
    defparam reset_counter_1255__i0.REGSET = "RESET";
    defparam reset_counter_1255__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(353[22],353[35])" *) LUT4 i8_3_lut_4_lut (.A(reset_counter[8]), 
            .B(reset_counter[14]), .C(reset_counter[27]), .D(reset_counter[18]), 
            .Z(n20_adj_2346));
    defparam i8_3_lut_4_lut.INIT = "0xfffe";
    
endmodule

//
// Verilog Description of module CLK_48MHz
//

module CLK_48MHz (input GND_net, input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@7(65[9],65[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    (* lineinfo="@0(35[41],48[26])" *) \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            i_clk_c, VCC_net, pll_clk_int);
    
endmodule

//
// Verilog Description of module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@7(65[9],65[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=72, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@0(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(i_clk_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTGLOBAL(pll_clk_int));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "55";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module \Controller_RHD_Sampling(stm32_clks_per_half_bit=2,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=16,rhd2132_spi_ddr_mode=0,rhd2132_clks_per_half_bit=2,rhd2132_cs_inactive_clks=64,rhd2216_clks_per_half_bit=32,rhd2216_cs_inactive_clks=128,rhd_sampling_mode=1) 
//

module \Controller_RHD_Sampling(stm32_clks_per_half_bit=2,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=16,rhd2132_spi_ddr_mode=0,rhd2132_clks_per_half_bit=2,rhd2132_cs_inactive_clks=64,rhd2216_clks_per_half_bit=32,rhd2216_cs_inactive_clks=128,rhd_sampling_mode=1) (input GND_net, 
            input n6889, input pll_clk_int, input o_reset_c, input maxfan_replicated_net_999, 
            output n1378, output n10501, output rhd_done_config, output RGB1_OUT_c, 
            output int_RHD2216_SPI_CS_n, output \rhd_state[0] , output \rhd_state[1] , 
            input maxfan_replicated_net_1104, output n11489, output n11457, 
            output n7791, input o_Controller_Mode_c_1, input o_Controller_Mode_c_0, 
            input n11664, output n11482, input n56, input VCC_net, output n2154, 
            output RGB0_OUT_c, input n51, input n6893, input n5, input n6891, 
            input n4, input n4_adj_2, output int_STM32_SPI_CS_n, output int_STM32_SPI_Clk, 
            output int_STM32_SPI_MOSI, input int_RHD2216_SPI_MISO, output int_RHD2216_SPI_MOSI, 
            output int_RHD2216_SPI_Clk, input n12941, output o_RHD2132_SPI_Clk_c, 
            input int_RHD2132_SPI_MISO);
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    wire n19299, n26280;
    (* lineinfo="@3(228[9],228[17])" *) wire [31:0]NUM_DATA;
    
    wire n19301, n37, n39;
    (* lineinfo="@3(232[9],232[20])" *) wire [511:0]temp_buffer;
    (* lineinfo="@3(194[9],194[26])" *) wire [511:0]int_STM32_TX_Byte;
    
    wire n26433, n16021;
    (* lineinfo="@3(249[11],249[32])" *) wire [6:0]data_array_send_count;
    
    wire n19453;
    wire [3:0]n21_2;
    
    wire n20627, n12469, int_RHD2216_TX_DV;
    (* lineinfo="@3(224[9],224[20])" *) wire [31:0]stm32_state;
    
    wire n6276, n19450, n26640;
    (* lineinfo="@3(491[9],491[25])" *) wire [31:0]full_cycle_count;
    wire [31:0]n133;
    
    wire n19448, n26637;
    (* lineinfo="@3(221[9],221[22])" *) wire [31:0]stm32_counter;
    
    wire n10954, n19446, n26634, n22759, n15628, n19297, n26271, 
        n33, n35, n19444, n26631, n19295, n26262, n29, n31, 
        n19442, n26628, n9971, RGB1_OUT_c_N_2073, n20895, first_rhd2216_packet, 
        n9386, n20891, int_FIFO_RHD2216_RE, n59, int_RHD2216_TX_Ready, 
        n15652;
    (* lineinfo="@3(243[9],243[18])" *) wire [31:0]rhd_index;
    
    wire n15955, n19440, n26625, n19293, n26253, n25_adj_2149, n27, 
        n19291, n26244, n21, n23, n4_c, n1362, n11448, n6, n4_adj_2150, 
        n21856, n18, n25536, n11471, n15947, n6_adj_2151, n21152, 
        n25535, n19289, n26235, n17, n19, n11468, n16007, n10, 
        n19438, n26622;
    wire [31:0]n133_adj_2341;
    wire [31:0]n167;
    wire [31:0]n133_adj_2342;
    wire [31:0]n167_adj_2343;
    
    wire n15557, n5_c, n2697, n25534, n11478, n11445, n6_adj_2154, 
        n40, n16015, n25533, n19436, n26619, n7847;
    wire [31:0]n167_adj_2344;
    
    wire n44, n42, n43, n41;
    wire [5:0]n37_2;
    
    wire n12490, n12492, n12494;
    (* lineinfo="@3(204[9],204[27])" *) wire [31:0]int_FIFO_RHD2216_Q;
    (* lineinfo="@3(173[9],173[27])" *) wire [31:0]int_FIFO_RHD2132_Q;
    
    wire n9920, n46, n9918, n19434, n26616, n2245, n17111, n12496, 
        n9916, n50, n45, n19432, n26613, n9914;
    (* lineinfo="@3(201[9],201[31])" *) wire [7:0]int_FIFO_RHD2216_COUNT;
    
    wire n4_adj_2159, n6_adj_2160, n9912, n9910, n8, n10_adj_2161, 
        n12, n9908, n19430, n26610, n14, n16, n21874, n21878, 
        n15685, n21876, init_FIFO_RHD2216_Read, n12498, n37_adj_2162, 
        n21882, n9906, n46_adj_2163, n11473, n11453, n9904, n21872, 
        n9902, n21713, n47, n9900, n11466, n15902, n15550, n9898, 
        n21147, n9896, n15523, n9894, n19287, n26226;
    wire [30:0]n162;
    
    wire n9892, n9406, n11648, n16_adj_2164, n12_adj_2165, n4_adj_2166, 
        n35_adj_2167, n42_adj_2168, n30, n3, n10541, n4_adj_2169, 
        n11450, n29_adj_2170, n44_adj_2171, n1354, n21109, n19283, 
        n26208, n19285, n21159, n4_adj_2172, n21110, n26202, int_STM32_TX_DV, 
        n11447, int_STM32_TX_Ready_N_2091, n6_adj_2173, n7, n25532, 
        n21142, n19428, n26607, n18_adj_2176, n30_adj_2177, n12499, 
        n28, n29_adj_2178, n27_adj_2179, n20640, int_FIFO_RHD2132_RE, 
        n12500, n8_adj_2180, n6_adj_2181, n5_adj_2182, n20715, n20659, 
        n22755, n19426, n26604, n19424, n26601, n19422, n26598, 
        n19420, n26595, n26430;
    (* lineinfo="@3(214[9],214[28])" *) wire [15:0]int_RHD2216_TX_Byte;
    
    wire n21130, n11377, n6_adj_2186, n8_adj_2187, n10_adj_2189, n12_adj_2191, 
        n14_adj_2192, n16_adj_2193, n47_adj_2194, n21920, n41_adj_2195, 
        n21914, n57, n53, n21918, n61, n43_adj_2196, n59_adj_2197, 
        n37_adj_2198, n55, n49, n21926, n46_adj_2199, n45_adj_2200, 
        n51_adj_2201, n21922, n42_adj_2205, n40_adj_2206, n41_adj_2207, 
        n39_adj_2208, n38, n43_adj_2209, n48, n181, n20651, n47_adj_2210, 
        n19521, n26742, n19519, n26739, n19517, n26736, n19515, 
        n26733, n19513, n26730, n19511, n26727, n19509, n26724, 
        n19507, n26721, n19505, n26718, n19503, n26715, n19501, 
        n26712, n19499, n26709, n19497, n26706, n19495, n26703, 
        n19493, n26700, n28_adj_2238, n19491, n26697, n26439, n19488, 
        n26694, n12470, n15, n18_adj_2244, n19_adj_2245, n19486, 
        n26691, n19484, n26688, n19482, n26685, n19480, n26682, 
        n19478, n26679, n19476, n26676, n19474, n26673, n19472, 
        n26670, n19470, n26667, n19468, n26664, n19466, n26661, 
        n19464, n26658, n19462, n26655, n19460, n26652, n19458, 
        n26649, n13523;
    wire [3:0]n1868;
    (* lineinfo="@5(43[10],43[25])" *) wire [5:0]r_SPI_Clk_Count;
    
    wire r_Trailing_Edge_N_2106, n46_adj_2314, n15960, n26436, n19455, 
        n26646, n26217, n19311, n26334, n19309, n26325, n26643, 
        n19307, n26316, n19305, n26307, n19303, n26298, n26289, 
        n6922, VCC_net_2;
    
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_19 (.A0(GND_net), 
            .B0(NUM_DATA[18]), .C0(GND_net), .D0(n19299), .CI0(n19299), 
            .A1(GND_net), .B1(NUM_DATA[19]), .C1(GND_net), .D1(n26280), 
            .CI1(n26280), .CO0(n26280), .CO1(n19301), .S0(n37), .S1(n39));
    defparam add_1254_add_5_19.INIT0 = "0xc33c";
    defparam add_1254_add_5_19.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i433 (.D(temp_buffer[433]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[433]));
    defparam int_STM32_TX_Byte_i0_i433.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i432 (.D(temp_buffer[432]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[432]));
    defparam int_STM32_TX_Byte_i0_i432.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i431 (.D(temp_buffer[431]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[431]));
    defparam int_STM32_TX_Byte_i0_i431.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* lineinfo="@3(857[36],857[57])" *) FA2 data_array_send_count_1258_1259_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n16021), .C1(data_array_send_count[0]), 
            .D1(n26433), .CI1(n26433), .CO0(n26433), .CO1(n19453), .S1(n21_2[0]));
    defparam data_array_send_count_1258_1259_add_4_1.INIT0 = "0xc33c";
    defparam data_array_send_count_1258_1259_add_4_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(761[3],893[10])" *) FD1P3XZ int_RHD2216_TX_DV_c (.D(n20627), 
            .SP(n12469), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD2216_TX_DV));
    defparam int_RHD2216_TX_DV_c.REGSET = "RESET";
    defparam int_RHD2216_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i430 (.D(temp_buffer[430]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[430]));
    defparam int_STM32_TX_Byte_i0_i430.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i429 (.D(temp_buffer[429]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[429]));
    defparam int_STM32_TX_Byte_i0_i429.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8751_2_lut (.A(NUM_DATA[23]), 
            .B(o_reset_c), .Z(NUM_DATA[23]));
    defparam i8751_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i428 (.D(temp_buffer[428]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[428]));
    defparam int_STM32_TX_Byte_i0_i428.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i427 (.D(temp_buffer[427]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[427]));
    defparam int_STM32_TX_Byte_i0_i427.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i1187_2_lut (.A(stm32_state[0]), .B(n1378), 
            .Z(n6276));
    defparam i1187_2_lut.INIT = "0x8888";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[31]), .D0(n19450), .CI0(n19450), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26640), .CI1(n26640), 
            .CO0(n26640), .S0(n133[31]));
    defparam full_cycle_count_1261_add_4_33.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[29]), .D0(n19448), .CI0(n19448), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[30]), .D1(n26637), 
            .CI1(n26637), .CO0(n26637), .CO1(n19450), .S0(n133[29]), 
            .S1(n133[30]));
    defparam full_cycle_count_1261_add_4_31.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8750_2_lut (.A(NUM_DATA[24]), 
            .B(o_reset_c), .Z(NUM_DATA[24]));
    defparam i8750_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(687[10],687[36])" *) LUT4 i3_4_lut (.A(stm32_counter[0]), 
            .B(stm32_counter[2]), .C(stm32_counter[1]), .D(stm32_counter[3]), 
            .Z(n10954));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[27]), .D0(n19446), .CI0(n19446), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[28]), .D1(n26634), 
            .CI1(n26634), .CO0(n26634), .CO1(n19448), .S0(n133[27]), 
            .S1(n133[28]));
    defparam full_cycle_count_1261_add_4_29.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B+!(C (D)))))" *) LUT4 i5343_4_lut (.A(n22759), 
            .B(n15628), .C(stm32_state[4]), .D(stm32_state[1]), .Z(n10501));
    defparam i5343_4_lut.INIT = "0x300a";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8749_2_lut (.A(NUM_DATA[25]), 
            .B(o_reset_c), .Z(NUM_DATA[25]));
    defparam i8749_2_lut.INIT = "0x2222";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_17 (.A0(GND_net), 
            .B0(NUM_DATA[16]), .C0(GND_net), .D0(n19297), .CI0(n19297), 
            .A1(GND_net), .B1(NUM_DATA[17]), .C1(GND_net), .D1(n26271), 
            .CI1(n26271), .CO0(n26271), .CO1(n19299), .S0(n33), .S1(n35));
    defparam add_1254_add_5_17.INIT0 = "0xc33c";
    defparam add_1254_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[25]), .D0(n19444), .CI0(n19444), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[26]), .D1(n26631), 
            .CI1(n26631), .CO0(n26631), .CO1(n19446), .S0(n133[25]), 
            .S1(n133[26]));
    defparam full_cycle_count_1261_add_4_27.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_15 (.A0(GND_net), 
            .B0(NUM_DATA[14]), .C0(GND_net), .D0(n19295), .CI0(n19295), 
            .A1(GND_net), .B1(NUM_DATA[15]), .C1(GND_net), .D1(n26262), 
            .CI1(n26262), .CO0(n26262), .CO1(n19297), .S0(n29), .S1(n31));
    defparam add_1254_add_5_15.INIT0 = "0xc33c";
    defparam add_1254_add_5_15.INIT1 = "0xc33c";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[23]), .D0(n19442), .CI0(n19442), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[24]), .D1(n26628), 
            .CI1(n26628), .CO0(n26628), .CO1(n19444), .S0(n133[23]), 
            .S1(n133[24]));
    defparam full_cycle_count_1261_add_4_25.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_25.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i426 (.D(temp_buffer[426]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[426]));
    defparam int_STM32_TX_Byte_i0_i426.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i425 (.D(temp_buffer[425]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[425]));
    defparam int_STM32_TX_Byte_i0_i425.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i424 (.D(temp_buffer[424]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[424]));
    defparam int_STM32_TX_Byte_i0_i424.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i43 (.D(temp_buffer[43]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[43]));
    defparam int_STM32_TX_Byte_i0_i43.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8748_2_lut (.A(NUM_DATA[26]), 
            .B(o_reset_c), .Z(NUM_DATA[26]));
    defparam i8748_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8747_2_lut (.A(NUM_DATA[27]), 
            .B(o_reset_c), .Z(NUM_DATA[27]));
    defparam i8747_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8623_2_lut (.A(NUM_DATA[0]), 
            .B(o_reset_c), .Z(NUM_DATA[0]));
    defparam i8623_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8746_2_lut (.A(NUM_DATA[28]), 
            .B(o_reset_c), .Z(NUM_DATA[28]));
    defparam i8746_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i423 (.D(temp_buffer[423]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[423]));
    defparam int_STM32_TX_Byte_i0_i423.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(761[3],893[10])" *) FD1P3XZ rhd_done_config_c (.D(n9971), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_done_config));
    defparam rhd_done_config_c.REGSET = "RESET";
    defparam rhd_done_config_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(761[3],893[10])" *) FD1P3XZ rgd_info_sig_blue (.D(RGB1_OUT_c_N_2073), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(RGB1_OUT_c));
    defparam rgd_info_sig_blue.REGSET = "SET";
    defparam rgd_info_sig_blue.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ first_rhd2216_packet_c (.D(n20895), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(first_rhd2216_packet));
    defparam first_rhd2216_packet_c.REGSET = "RESET";
    defparam first_rhd2216_packet_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i422 (.D(temp_buffer[422]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[422]));
    defparam int_STM32_TX_Byte_i0_i422.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_FIFO_RHD2216_RE_c (.D(n9386), 
            .SP(n20891), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_FIFO_RHD2216_RE));
    defparam int_FIFO_RHD2216_RE_c.REGSET = "RESET";
    defparam int_FIFO_RHD2216_RE_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i421 (.D(temp_buffer[421]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[421]));
    defparam int_STM32_TX_Byte_i0_i421.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i420 (.D(temp_buffer[420]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[420]));
    defparam int_STM32_TX_Byte_i0_i420.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8745_2_lut (.A(NUM_DATA[29]), 
            .B(o_reset_c), .Z(NUM_DATA[29]));
    defparam i8745_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i2 (.D(temp_buffer[2]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[2]));
    defparam int_STM32_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1 (.D(temp_buffer[1]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[1]));
    defparam int_STM32_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i419 (.D(temp_buffer[419]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[419]));
    defparam int_STM32_TX_Byte_i0_i419.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8744_2_lut (.A(NUM_DATA[30]), 
            .B(o_reset_c), .Z(NUM_DATA[30]));
    defparam i8744_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(int_RHD2216_TX_DV), .B(int_RHD2216_SPI_CS_n), 
            .Z(n59));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i14981_3_lut (.A(int_RHD2216_TX_Ready), 
            .B(\rhd_state[0] ), .C(\rhd_state[1] ), .Z(n15652));
    defparam i14981_3_lut.INIT = "0x0404";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8743_2_lut (.A(NUM_DATA[31]), 
            .B(o_reset_c), .Z(NUM_DATA[31]));
    defparam i8743_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8788_2_lut (.A(NUM_DATA[1]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[1]));
    defparam i8788_2_lut.INIT = "0x2222";
    (* lut_function="(A (B)+!A !((C (D))+!B))", lineinfo="@3(243[9],243[18])" *) LUT4 i1_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .D(rhd_index[2]), .Z(n15955));
    defparam i1_4_lut.INIT = "0x8ccc";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[21]), .D0(n19440), .CI0(n19440), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[22]), .D1(n26625), 
            .CI1(n26625), .CO0(n26625), .CO1(n19442), .S0(n133[21]), 
            .S1(n133[22]));
    defparam full_cycle_count_1261_add_4_23.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_13 (.A0(GND_net), 
            .B0(NUM_DATA[12]), .C0(GND_net), .D0(n19293), .CI0(n19293), 
            .A1(GND_net), .B1(NUM_DATA[13]), .C1(GND_net), .D1(n26253), 
            .CI1(n26253), .CO0(n26253), .CO1(n19295), .S0(n25_adj_2149), 
            .S1(n27));
    defparam add_1254_add_5_13.INIT0 = "0xc33c";
    defparam add_1254_add_5_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i418 (.D(temp_buffer[418]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[418]));
    defparam int_STM32_TX_Byte_i0_i418.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_11 (.A0(GND_net), 
            .B0(NUM_DATA[10]), .C0(GND_net), .D0(n19291), .CI0(n19291), 
            .A1(GND_net), .B1(NUM_DATA[11]), .C1(GND_net), .D1(n26244), 
            .CI1(n26244), .CO0(n26244), .CO1(n19293), .S0(n21), .S1(n23));
    defparam add_1254_add_5_11.INIT0 = "0xc33c";
    defparam add_1254_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!(A (B ((D)+!C))+!A (B)))" *) LUT4 i2_4_lut (.A(first_rhd2216_packet), 
            .B(n4_c), .C(n1362), .D(n11448), .Z(n6));
    defparam i2_4_lut.INIT = "0x33b3";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@3(676[10],676[11])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(stm32_state[0]), 
            .B(stm32_state[3]), .C(stm32_state[1]), .D(n4_adj_2150), .Z(n11489));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="((B+(C (D)))+!A)" *) LUT4 i3_4_lut_adj_39 (.A(n21856), 
            .B(n6), .C(stm32_state[4]), .D(n18), .Z(n25536));
    defparam i3_4_lut_adj_39.INIT = "0xfddd";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B (D)))" *) LUT4 i2_4_lut_adj_40 (.A(stm32_state[3]), 
            .B(n11471), .C(n18), .D(n15947), .Z(n6_adj_2151));
    defparam i2_4_lut_adj_40.INIT = "0xb3ff";
    (* lut_function="(A+(B+!(C)))" *) LUT4 i3_3_lut (.A(n21152), .B(n6_adj_2151), 
            .C(n11457), .Z(n25535));
    defparam i3_3_lut.INIT = "0xefef";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_9 (.A0(GND_net), 
            .B0(NUM_DATA[8]), .C0(GND_net), .D0(n19289), .CI0(n19289), 
            .A1(GND_net), .B1(NUM_DATA[9]), .C1(GND_net), .D1(n26235), 
            .CI1(n26235), .CO0(n26235), .CO1(n19291), .S0(n17), .S1(n19));
    defparam add_1254_add_5_9.INIT0 = "0xc33c";
    defparam add_1254_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i417 (.D(temp_buffer[417]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(int_STM32_TX_Byte[417]));
    defparam int_STM32_TX_Byte_i0_i417.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))+!B (D))+!A (D))", lineinfo="@3(703[10],703[12])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_41 (.A(stm32_state[1]), 
            .B(stm32_state[3]), .C(n11468), .D(n16007), .Z(n10));
    defparam i1_2_lut_3_lut_4_lut_adj_41.INIT = "0xf700";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[19]), .D0(n19438), .CI0(n19438), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[20]), .D1(n26622), 
            .CI1(n26622), .CO0(n26622), .CO1(n19440), .S0(n133[19]), 
            .S1(n133[20]));
    defparam full_cycle_count_1261_add_4_21.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8762_2_lut (.A(n133_adj_2341[0]), 
            .B(n1378), .Z(n167[0]));
    defparam i8762_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8761_2_lut (.A(n133_adj_2342[0]), 
            .B(n7791), .Z(n167_adj_2343[0]));
    defparam i8761_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B+!(C+(D))))", lineinfo="@3(590[4],755[12])" *) LUT4 i1_4_lut_adj_42 (.A(stm32_state[2]), 
            .B(n21152), .C(n15557), .D(n1378), .Z(n5_c));
    defparam i1_4_lut_adj_42.INIT = "0xcecf";
    (* lut_function="(A+((C (D))+!B))", lineinfo="@3(590[4],755[12])" *) LUT4 i3_4_lut_adj_43 (.A(n5_c), 
            .B(n16007), .C(stm32_state[2]), .D(n2697), .Z(n25534));
    defparam i3_4_lut_adj_43.INIT = "0xfbbb";
    (* lut_function="(A ((D)+!B)+!A ((C)+!B))", lineinfo="@3(738[10],738[11])" *) LUT4 i9057_3_lut_4_lut_4_lut (.A(stm32_state[1]), 
            .B(stm32_state[3]), .C(n11478), .D(n11445), .Z(n15947));
    defparam i9057_3_lut_4_lut_4_lut.INIT = "0xfb73";
    (* lut_function="(A (C+!(D))+!A !(B+(D)))", lineinfo="@3(590[4],755[12])" *) LUT4 i2_4_lut_adj_44 (.A(stm32_state[1]), 
            .B(n1378), .C(n2697), .D(n15557), .Z(n6_adj_2154));
    defparam i2_4_lut_adj_44.INIT = "0xa0bb";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(stm32_counter[5]), 
            .B(stm32_counter[7]), .C(stm32_counter[10]), .D(stm32_counter[22]), 
            .Z(n40));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="((B+(C))+!A)", lineinfo="@3(590[4],755[12])" *) LUT4 i3_3_lut_adj_45 (.A(n16015), 
            .B(n6_adj_2154), .C(n21152), .Z(n25533));
    defparam i3_3_lut_adj_45.INIT = "0xfdfd";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[17]), .D0(n19436), .CI0(n19436), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[18]), .D1(n26619), 
            .CI1(n26619), .CO0(n26619), .CO1(n19438), .S0(n133[17]), 
            .S1(n133[18]));
    defparam full_cycle_count_1261_add_4_19.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8759_2_lut (.A(n133[0]), 
            .B(n7847), .Z(n167_adj_2344[0]));
    defparam i8759_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(stm32_counter[9]), 
            .B(stm32_counter[17]), .C(stm32_counter[11]), .D(stm32_counter[6]), 
            .Z(n44));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A !(B))", lineinfo="@3(761[3],893[10])" *) LUT4 i5653_3_lut_3_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(\rhd_state[1] ), .Z(n12469));
    defparam i5653_3_lut_3_lut.INIT = "0x9b9b";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(stm32_counter[19]), 
            .B(stm32_counter[30]), .C(stm32_counter[23]), .D(stm32_counter[14]), 
            .Z(n42));
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(stm32_counter[26]), 
            .B(stm32_counter[24]), .C(stm32_counter[20]), .D(stm32_counter[25]), 
            .Z(n43));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(stm32_counter[28]), 
            .B(stm32_counter[27]), .C(stm32_counter[29]), .D(stm32_counter[16]), 
            .Z(n41));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(761[3],893[10])" *) LUT4 i1_2_lut_adj_46 (.A(int_RHD2216_TX_DV), 
            .B(n37_2[1]), .Z(n12490));
    defparam i1_2_lut_adj_46.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(761[3],893[10])" *) LUT4 i1_2_lut_adj_47 (.A(int_RHD2216_TX_DV), 
            .B(n37_2[2]), .Z(n12492));
    defparam i1_2_lut_adj_47.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i416 (.D(temp_buffer[416]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[416]));
    defparam int_STM32_TX_Byte_i0_i416.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i415 (.D(temp_buffer[415]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[415]));
    defparam int_STM32_TX_Byte_i0_i415.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i414 (.D(temp_buffer[414]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[414]));
    defparam int_STM32_TX_Byte_i0_i414.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(761[3],893[10])" *) LUT4 i1_2_lut_adj_48 (.A(int_RHD2216_TX_DV), 
            .B(n37_2[3]), .Z(n12494));
    defparam i1_2_lut_adj_48.INIT = "0x4444";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8838_4_lut (.A(int_FIFO_RHD2216_Q[15]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[15]), .D(n6276), .Z(n9920));
    defparam i8838_4_lut.INIT = "0xc088";
    (* lut_function="(A+(B+(C)))" *) LUT4 i20_3_lut (.A(stm32_counter[15]), 
            .B(n40), .C(stm32_counter[12]), .Z(n46));
    defparam i20_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8839_4_lut (.A(int_FIFO_RHD2216_Q[14]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[14]), .D(n6276), .Z(n9918));
    defparam i8839_4_lut.INIT = "0xc088";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[15]), .D0(n19434), .CI0(n19434), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[16]), .D1(n26616), 
            .CI1(n26616), .CO0(n26616), .CO1(n19436), .S0(n133[15]), 
            .S1(n133[16]));
    defparam full_cycle_count_1261_add_4_17.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@3(761[3],893[10])" *) LUT4 i1_2_lut_adj_49 (.A(int_RHD2216_TX_DV), 
            .B(n2245), .Z(n17111));
    defparam i1_2_lut_adj_49.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(761[3],893[10])" *) LUT4 i1_2_lut_adj_50 (.A(int_RHD2216_TX_DV), 
            .B(n37_2[4]), .Z(n12496));
    defparam i1_2_lut_adj_50.INIT = "0x4444";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8840_4_lut (.A(int_FIFO_RHD2216_Q[13]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[13]), .D(n6276), .Z(n9916));
    defparam i8840_4_lut.INIT = "0xc088";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i24_4_lut (.A(n41), .B(n43), 
            .C(n42), .D(n44), .Z(n50));
    defparam i24_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i337 (.D(temp_buffer[337]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[337]));
    defparam int_STM32_TX_Byte_i0_i337.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut (.A(stm32_counter[13]), 
            .B(stm32_counter[21]), .C(stm32_counter[18]), .D(stm32_counter[8]), 
            .Z(n45));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i1456_4_lut (.A(n45), 
            .B(stm32_counter[31]), .C(n50), .D(n46), .Z(n1378));
    defparam i1456_4_lut.INIT = "0xcccd";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[13]), .D0(n19432), .CI0(n19432), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[14]), .D1(n26613), 
            .CI1(n26613), .CO0(n26613), .CO1(n19434), .S0(n133[13]), 
            .S1(n133[14]));
    defparam full_cycle_count_1261_add_4_15.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_15.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i413 (.D(temp_buffer[413]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[413]));
    defparam int_STM32_TX_Byte_i0_i413.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8841_4_lut (.A(int_FIFO_RHD2216_Q[12]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[12]), .D(n6276), .Z(n9914));
    defparam i8841_4_lut.INIT = "0xc088";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))", lineinfo="@3(667[11],667[67])" *) LUT4 LessThan_15_i4_4_lut (.A(int_FIFO_RHD2216_COUNT[0]), 
            .B(int_FIFO_RHD2216_COUNT[1]), .C(NUM_DATA[1]), .D(NUM_DATA[0]), 
            .Z(n4_adj_2159));
    defparam LessThan_15_i4_4_lut.INIT = "0x8ecf";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i412 (.D(temp_buffer[412]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[412]));
    defparam int_STM32_TX_Byte_i0_i412.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i411 (.D(temp_buffer[411]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[411]));
    defparam int_STM32_TX_Byte_i0_i411.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(667[11],667[67])" *) LUT4 LessThan_15_i6_3_lut (.A(n4_adj_2159), 
            .B(int_FIFO_RHD2216_COUNT[2]), .C(NUM_DATA[2]), .Z(n6_adj_2160));
    defparam LessThan_15_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8842_4_lut (.A(int_FIFO_RHD2216_Q[11]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[11]), .D(n6276), .Z(n9912));
    defparam i8842_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8843_4_lut (.A(int_FIFO_RHD2216_Q[10]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[10]), .D(n6276), .Z(n9910));
    defparam i8843_4_lut.INIT = "0xc088";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(667[11],667[67])" *) LUT4 LessThan_15_i8_3_lut (.A(n6_adj_2160), 
            .B(int_FIFO_RHD2216_COUNT[3]), .C(NUM_DATA[3]), .Z(n8));
    defparam LessThan_15_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(667[11],667[67])" *) LUT4 LessThan_15_i10_3_lut (.A(n8), 
            .B(int_FIFO_RHD2216_COUNT[4]), .C(NUM_DATA[4]), .Z(n10_adj_2161));
    defparam LessThan_15_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(667[11],667[67])" *) LUT4 LessThan_15_i12_3_lut (.A(n10_adj_2161), 
            .B(int_FIFO_RHD2216_COUNT[5]), .C(NUM_DATA[5]), .Z(n12));
    defparam LessThan_15_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8844_4_lut (.A(int_FIFO_RHD2216_Q[9]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[9]), .D(n6276), .Z(n9908));
    defparam i8844_4_lut.INIT = "0xc088";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i410 (.D(temp_buffer[410]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[410]));
    defparam int_STM32_TX_Byte_i0_i410.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[11]), .D0(n19430), .CI0(n19430), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[12]), .D1(n26610), 
            .CI1(n26610), .CO0(n26610), .CO1(n19432), .S0(n133[11]), 
            .S1(n133[12]));
    defparam full_cycle_count_1261_add_4_13.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i336 (.D(temp_buffer[336]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[336]));
    defparam int_STM32_TX_Byte_i0_i336.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(667[11],667[67])" *) LUT4 LessThan_15_i14_3_lut (.A(n12), 
            .B(int_FIFO_RHD2216_COUNT[6]), .C(NUM_DATA[6]), .Z(n14));
    defparam LessThan_15_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(667[11],667[67])" *) LUT4 LessThan_15_i16_3_lut (.A(n14), 
            .B(int_FIFO_RHD2216_COUNT[7]), .C(NUM_DATA[7]), .Z(n16));
    defparam LessThan_15_i16_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i409 (.D(temp_buffer[409]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[409]));
    defparam int_STM32_TX_Byte_i0_i409.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i0 (.D(n15685), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[0]));
    defparam temp_buffer__i0.REGSET = "RESET";
    defparam temp_buffer__i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13874_4_lut (.A(NUM_DATA[10]), 
            .B(NUM_DATA[16]), .C(NUM_DATA[13]), .D(NUM_DATA[23]), .Z(n21874));
    defparam i13874_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13878_4_lut (.A(NUM_DATA[18]), 
            .B(NUM_DATA[17]), .C(NUM_DATA[20]), .D(NUM_DATA[11]), .Z(n21878));
    defparam i13878_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i209 (.D(temp_buffer[209]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[209]));
    defparam int_STM32_TX_Byte_i0_i209.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13876_4_lut (.A(NUM_DATA[8]), 
            .B(NUM_DATA[28]), .C(NUM_DATA[26]), .D(NUM_DATA[14]), .Z(n21876));
    defparam i13876_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B+(C)))", lineinfo="@3(590[4],755[12])" *) LUT4 i9016_2_lut_3_lut (.A(init_FIFO_RHD2216_Read), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .Z(n12498));
    defparam i9016_2_lut_3_lut.INIT = "0xabab";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i13_4_lut (.A(n16), .B(NUM_DATA[30]), 
            .C(NUM_DATA[21]), .D(NUM_DATA[29]), .Z(n37_adj_2162));
    defparam i13_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13882_4_lut (.A(NUM_DATA[27]), 
            .B(NUM_DATA[19]), .C(NUM_DATA[12]), .D(NUM_DATA[24]), .Z(n21882));
    defparam i13882_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i335 (.D(temp_buffer[335]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[335]));
    defparam int_STM32_TX_Byte_i0_i335.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8845_4_lut (.A(int_FIFO_RHD2216_Q[8]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[8]), .D(n6276), .Z(n9906));
    defparam i8845_4_lut.INIT = "0xc088";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i22_4_lut (.A(n37_adj_2162), 
            .B(n21876), .C(n21878), .D(n21874), .Z(n46_adj_2163));
    defparam i22_4_lut.INIT = "0x0002";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_51 (.A(n4_c), .B(n11473), 
            .C(n11453), .D(n15947), .Z(n16015));
    defparam i3_4_lut_adj_51.INIT = "0x8000";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8846_4_lut (.A(int_FIFO_RHD2216_Q[7]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[7]), .D(n6276), .Z(n9904));
    defparam i8846_4_lut.INIT = "0xc088";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13872_4_lut (.A(NUM_DATA[9]), 
            .B(NUM_DATA[22]), .C(NUM_DATA[15]), .D(NUM_DATA[25]), .Z(n21872));
    defparam i13872_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i2736_4_lut (.A(n21872), 
            .B(NUM_DATA[31]), .C(n46_adj_2163), .D(n21882), .Z(n1362));
    defparam i2736_4_lut.INIT = "0xccdc";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8847_4_lut (.A(int_FIFO_RHD2216_Q[6]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[6]), .D(n6276), .Z(n9902));
    defparam i8847_4_lut.INIT = "0xc088";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i208 (.D(temp_buffer[208]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[208]));
    defparam int_STM32_TX_Byte_i0_i208.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i13714_2_lut (.A(stm32_state[1]), .B(stm32_state[4]), 
            .Z(n21713));
    defparam i13714_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))" *) LUT4 i15_2_lut (.A(stm32_state[3]), .B(stm32_state[2]), 
            .Z(n47));
    defparam i15_2_lut.INIT = "0x4444";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8848_4_lut (.A(int_FIFO_RHD2216_Q[5]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[5]), .D(n6276), .Z(n9900));
    defparam i8848_4_lut.INIT = "0xc088";
    (* lut_function="(A (B))" *) LUT4 i9012_2_lut (.A(n11457), .B(n11466), 
            .Z(n15902));
    defparam i9012_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(761[3],893[10])" *) LUT4 i8628_3_lut_3_lut (.A(RGB1_OUT_c), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .Z(RGB1_OUT_c_N_2073));
    defparam i8628_3_lut_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))" *) LUT4 i8661_2_lut (.A(stm32_state[1]), .B(stm32_state[3]), 
            .Z(n15550));
    defparam i8661_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8849_4_lut (.A(int_FIFO_RHD2216_Q[4]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[4]), .D(n6276), .Z(n9898));
    defparam i8849_4_lut.INIT = "0xc088";
    (* lut_function="(A (C)+!A (B (C+(D))+!B (C)))", lineinfo="@3(590[4],755[12])" *) LUT4 i1_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(first_rhd2216_packet), .D(n21147), 
            .Z(n20895));
    defparam i1_3_lut_4_lut.INIT = "0xf4f0";
    (* lut_function="(A+(B+(C)))", lineinfo="@3(638[10],638[11])" *) LUT4 i1_2_lut_3_lut (.A(stm32_state[3]), 
            .B(stm32_state[1]), .C(n11445), .Z(n11448));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i207 (.D(temp_buffer[207]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[207]));
    defparam int_STM32_TX_Byte_i0_i207.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8850_4_lut (.A(int_FIFO_RHD2216_Q[3]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[3]), .D(n6276), .Z(n9896));
    defparam i8850_4_lut.INIT = "0xc088";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i408 (.D(temp_buffer[408]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[408]));
    defparam int_STM32_TX_Byte_i0_i408.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i8634_2_lut (.A(stm32_state[3]), .B(stm32_state[2]), 
            .Z(n15523));
    defparam i8634_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i8851_4_lut (.A(int_FIFO_RHD2216_Q[2]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[2]), .D(n6276), .Z(n9894));
    defparam i8851_4_lut.INIT = "0xc088";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_7 (.A0(GND_net), 
            .B0(NUM_DATA[6]), .C0(GND_net), .D0(n19287), .CI0(n19287), 
            .A1(GND_net), .B1(NUM_DATA[7]), .C1(GND_net), .D1(n26226), 
            .CI1(n26226), .CO0(n26226), .CO1(n19289), .S0(n162[5]), 
            .S1(n162[6]));
    defparam add_1254_add_5_7.INIT0 = "0xc33c";
    defparam add_1254_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i9052_4_lut (.A(int_FIFO_RHD2216_Q[1]), 
            .B(n10954), .C(int_FIFO_RHD2132_Q[1]), .D(n6276), .Z(n9892));
    defparam i9052_4_lut.INIT = "0xc088";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i206 (.D(temp_buffer[206]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(int_STM32_TX_Byte[206]));
    defparam int_STM32_TX_Byte_i0_i206.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i8668_2_lut (.A(n11489), .B(n11482), 
            .Z(n15557));
    defparam i8668_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B+!(C)))", lineinfo="@3(761[3],893[10])" *) LUT4 i8781_2_lut_3_lut (.A(n7847), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .Z(n9406));
    defparam i8781_2_lut_3_lut.INIT = "0xbaba";
    (* lut_function="(!(A (B (C+!(D))+!B !(C))+!A (B+!(C))))" *) LUT4 i1_4_lut_4_lut (.A(rhd_done_config), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(n56), 
            .Z(n11648));
    defparam i1_4_lut_4_lut.INIT = "0x3830";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i205 (.D(temp_buffer[205]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(int_STM32_TX_Byte[205]));
    defparam int_STM32_TX_Byte_i0_i205.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))" *) LUT4 i7_4_lut (.A(n11448), .B(n11489), 
            .C(n11471), .D(n10), .Z(n16_adj_2164));
    defparam i7_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i8_4_lut (.A(n16015), .B(n16_adj_2164), 
            .C(n12_adj_2165), .D(n11482), .Z(n2697));
    defparam i8_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))", lineinfo="@3(659[11],659[73])" *) LUT4 LessThan_11_i4_4_lut (.A(int_FIFO_RHD2216_COUNT[0]), 
            .B(int_FIFO_RHD2216_COUNT[1]), .C(n162[0]), .D(NUM_DATA[0]), 
            .Z(n4_adj_2166));
    defparam LessThan_11_i4_4_lut.INIT = "0x8ecf";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i204 (.D(temp_buffer[204]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(int_STM32_TX_Byte[204]));
    defparam int_STM32_TX_Byte_i0_i204.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B (C+!(D))+!B !(C+(D)))))" *) LUT4 i41_4_lut (.A(n15523), 
            .B(stm32_state[0]), .C(stm32_state[1]), .D(stm32_state[4]), 
            .Z(n35_adj_2167));
    defparam i41_4_lut.INIT = "0x1510";
    (* lut_function="(!(A+!(B (C+(D))+!B (C))))" *) LUT4 i1_4_lut_adj_52 (.A(stm32_state[0]), 
            .B(stm32_state[4]), .C(n42_adj_2168), .D(n30), .Z(n3));
    defparam i1_4_lut_adj_52.INIT = "0x5450";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_53 (.A(n15523), 
            .B(stm32_state[0]), .C(stm32_state[1]), .D(stm32_state[4]), 
            .Z(n10541));
    defparam i1_4_lut_adj_53.INIT = "0x0544";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i203 (.D(temp_buffer[203]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[203]));
    defparam int_STM32_TX_Byte_i0_i203.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* lut_function="(A+!((C+(D))+!B))" *) LUT4 i1_4_lut_adj_54 (.A(n10541), 
            .B(n47), .C(stm32_state[0]), .D(stm32_state[4]), .Z(n4_adj_2169));
    defparam i1_4_lut_adj_54.INIT = "0xaaae";
    (* lut_function="(A+!(B))", lineinfo="@3(680[10],680[11])" *) LUT4 i1_2_lut_adj_55 (.A(stm32_state[3]), 
            .B(stm32_state[1]), .Z(n11450));
    defparam i1_2_lut_adj_55.INIT = "0xbbbb";
    (* lut_function="(A+!(B))", lineinfo="@3(682[10],682[11])" *) LUT4 i1_2_lut_adj_56 (.A(stm32_state[4]), 
            .B(stm32_state[2]), .Z(n4_adj_2150));
    defparam i1_2_lut_adj_56.INIT = "0xbbbb";
    (* lut_function="(!(A (B+(C+!(D)))+!A ((C)+!B)))", lineinfo="@3(637[4],753[14])" *) LUT4 i59_4_lut_4_lut (.A(stm32_state[1]), 
            .B(stm32_state[2]), .C(stm32_state[3]), .D(n1378), .Z(n29_adj_2170));
    defparam i59_4_lut_4_lut.INIT = "0x0604";
    (* lut_function="(A ((D)+!B)+!A (B (C)+!B !(C)))" *) LUT4 i1_4_lut_4_lut_adj_57 (.A(stm32_state[3]), 
            .B(stm32_state[2]), .C(stm32_state[0]), .D(stm32_state[1]), 
            .Z(n44_adj_2171));
    defparam i1_4_lut_4_lut_adj_57.INIT = "0xeb63";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C (D))))" *) LUT4 i2_4_lut_adj_58 (.A(n1354), 
            .B(n4_adj_2169), .C(n1362), .D(first_rhd2216_packet), .Z(n21109));
    defparam i2_4_lut_adj_58.INIT = "0xfcee";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_3 (.A0(GND_net), 
            .B0(NUM_DATA[2]), .C0(GND_net), .D0(n19283), .CI0(n19283), 
            .A1(GND_net), .B1(NUM_DATA[3]), .C1(GND_net), .D1(n26208), 
            .CI1(n26208), .CO0(n26208), .CO1(n19285), .S0(n162[1]), 
            .S1(n162[2]));
    defparam add_1254_add_5_3.INIT0 = "0xc33c";
    defparam add_1254_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C))+!A (B (C+(D))))" *) LUT4 i1_4_lut_adj_59 (.A(stm32_state[4]), 
            .B(n3), .C(n35_adj_2167), .D(n21159), .Z(n4_adj_2172));
    defparam i1_4_lut_adj_59.INIT = "0xc4c0";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut_adj_60 (.A(stm32_state[0]), 
            .B(stm32_state[1]), .C(stm32_state[3]), .D(n21109), .Z(n21110));
    defparam i3_4_lut_adj_60.INIT = "0xfffe";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(NUM_DATA[1]), 
            .C1(VCC_net), .D1(n26202), .CI1(n26202), .CO0(n26202), .CO1(n19283), 
            .S1(n162[0]));
    defparam add_1254_add_5_1.INIT0 = "0xc33c";
    defparam add_1254_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i202 (.D(temp_buffer[202]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[202]));
    defparam int_STM32_TX_Byte_i0_i202.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A (B (C+!(D)))))" *) LUT4 i1_4_lut_adj_61 (.A(int_STM32_TX_DV), 
            .B(n15902), .C(n11447), .D(int_STM32_TX_Ready_N_2091), .Z(n6_adj_2173));
    defparam i1_4_lut_adj_61.INIT = "0x3733";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i4_4_lut (.A(n7), .B(stm32_state[0]), 
            .C(n6_adj_2173), .D(n18), .Z(n25532));
    defparam i4_4_lut.INIT = "0xfefa";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i201 (.D(temp_buffer[201]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[201]));
    defparam int_STM32_TX_Byte_i0_i201.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i200 (.D(temp_buffer[200]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[200]));
    defparam int_STM32_TX_Byte_i0_i200.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i199 (.D(temp_buffer[199]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[199]));
    defparam int_STM32_TX_Byte_i0_i199.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i198 (.D(temp_buffer[198]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[198]));
    defparam int_STM32_TX_Byte_i0_i198.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i197 (.D(temp_buffer[197]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[197]));
    defparam int_STM32_TX_Byte_i0_i197.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i407 (.D(temp_buffer[407]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[407]));
    defparam int_STM32_TX_Byte_i0_i407.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i196 (.D(temp_buffer[196]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[196]));
    defparam int_STM32_TX_Byte_i0_i196.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i195 (.D(temp_buffer[195]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[195]));
    defparam int_STM32_TX_Byte_i0_i195.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i194 (.D(temp_buffer[194]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[194]));
    defparam int_STM32_TX_Byte_i0_i194.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i193 (.D(temp_buffer[193]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[193]));
    defparam int_STM32_TX_Byte_i0_i193.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i192 (.D(temp_buffer[192]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[192]));
    defparam int_STM32_TX_Byte_i0_i192.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i406 (.D(temp_buffer[406]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[406]));
    defparam int_STM32_TX_Byte_i0_i406.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i191 (.D(temp_buffer[191]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[191]));
    defparam int_STM32_TX_Byte_i0_i191.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i3_4_lut_adj_62 (.A(n2154), 
            .B(n44_adj_2171), .C(stm32_state[3]), .D(n21713), .Z(n21142));
    defparam i3_4_lut_adj_62.INIT = "0x0080";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i190 (.D(temp_buffer[190]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[190]));
    defparam int_STM32_TX_Byte_i0_i190.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[9]), .D0(n19428), .CI0(n19428), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[10]), .D1(n26607), 
            .CI1(n26607), .CO0(n26607), .CO1(n19430), .S0(n133[9]), 
            .S1(n133[10]));
    defparam full_cycle_count_1261_add_4_11.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_63 (.A(full_cycle_count[21]), 
            .B(full_cycle_count[22]), .Z(n18_adj_2176));
    defparam i1_2_lut_adj_63.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i334 (.D(temp_buffer[334]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[334]));
    defparam int_STM32_TX_Byte_i0_i334.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13_4_lut_adj_64 (.A(full_cycle_count[23]), 
            .B(full_cycle_count[25]), .C(full_cycle_count[14]), .D(n18_adj_2176), 
            .Z(n30_adj_2177));
    defparam i13_4_lut_adj_64.INIT = "0xfffe";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@3(590[4],755[12])" *) LUT4 i5683_3_lut (.A(int_STM32_TX_DV), 
            .B(stm32_state[0]), .C(n21142), .Z(n12499));
    defparam i5683_3_lut.INIT = "0x3a3a";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(full_cycle_count[18]), 
            .B(full_cycle_count[26]), .C(full_cycle_count[20]), .D(full_cycle_count[27]), 
            .Z(n28));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12_4_lut (.A(full_cycle_count[15]), 
            .B(full_cycle_count[28]), .C(full_cycle_count[24]), .D(full_cycle_count[16]), 
            .Z(n29_adj_2178));
    defparam i12_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(full_cycle_count[29]), 
            .B(full_cycle_count[19]), .C(full_cycle_count[17]), .D(full_cycle_count[30]), 
            .Z(n27_adj_2179));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_65 (.A(full_cycle_count[0]), 
            .B(full_cycle_count[1]), .C(full_cycle_count[3]), .D(full_cycle_count[2]), 
            .Z(n20640));
    defparam i3_4_lut_adj_65.INIT = "0x8000";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@3(590[4],755[12])" *) LUT4 i5684_4_lut (.A(n1378), 
            .B(int_FIFO_RHD2132_RE), .C(n11489), .D(n2154), .Z(n12500));
    defparam i5684_4_lut.INIT = "0xcacc";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut_adj_66 (.A(full_cycle_count[7]), 
            .B(n20640), .C(full_cycle_count[4]), .Z(n8_adj_2180));
    defparam i3_3_lut_adj_66.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(full_cycle_count[8]), .B(full_cycle_count[9]), 
            .Z(n6_adj_2181));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1_4_lut_adj_67 (.A(full_cycle_count[5]), 
            .B(full_cycle_count[10]), .C(n8_adj_2180), .D(full_cycle_count[6]), 
            .Z(n5_adj_2182));
    defparam i1_4_lut_adj_67.INIT = "0xccc8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut_adj_68 (.A(n27_adj_2179), 
            .B(n29_adj_2178), .C(n28), .D(n30_adj_2177), .Z(n20715));
    defparam i16_4_lut_adj_68.INIT = "0xfffe";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut_adj_69 (.A(full_cycle_count[12]), 
            .B(n5_adj_2182), .C(full_cycle_count[11]), .D(n6_adj_2181), 
            .Z(n20659));
    defparam i2_4_lut_adj_69.INIT = "0xfefa";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i1458_4_lut (.A(n20659), 
            .B(full_cycle_count[31]), .C(n20715), .D(full_cycle_count[13]), 
            .Z(n7847));
    defparam i1458_4_lut.INIT = "0xcdcf";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i405 (.D(temp_buffer[405]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[405]));
    defparam int_STM32_TX_Byte_i0_i405.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* lut_function="(!(A (B ((D)+!C)+!B (C+(D)))+!A (B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 i2_4_lut_4_lut (.A(n11445), 
            .B(stm32_state[3]), .C(stm32_state[1]), .D(n11468), .Z(n7));
    defparam i2_4_lut_4_lut.INIT = "0x10d3";
    (* lut_function="(A (B+(C))+!A (B))", lineinfo="@3(590[4],755[12])" *) LUT4 i14586_3_lut (.A(n29_adj_2170), 
            .B(n42_adj_2168), .C(stm32_state[4]), .Z(n22755));
    defparam i14586_3_lut.INIT = "0xecec";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[7]), .D0(n19426), .CI0(n19426), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[8]), .D1(n26604), 
            .CI1(n26604), .CO0(n26604), .CO1(n19428), .S0(n133[7]), 
            .S1(n133[8]));
    defparam full_cycle_count_1261_add_4_9.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(761[3],893[10])" *) FD1P3XZ rgd_info_sig_green (.D(n9406), 
            .SP(n11648), .CK(pll_clk_int), .SR(o_reset_c), .Q(RGB0_OUT_c));
    defparam rgd_info_sig_green.REGSET = "SET";
    defparam rgd_info_sig_green.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i189 (.D(temp_buffer[189]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[189]));
    defparam int_STM32_TX_Byte_i0_i189.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[5]), .D0(n19424), .CI0(n19424), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[6]), .D1(n26601), 
            .CI1(n26601), .CO0(n26601), .CO1(n19426), .S0(n133[5]), 
            .S1(n133[6]));
    defparam full_cycle_count_1261_add_4_7.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[3]), .D0(n19422), .CI0(n19422), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[4]), .D1(n26598), 
            .CI1(n26598), .CO0(n26598), .CO1(n19424), .S0(n133[3]), 
            .S1(n133[4]));
    defparam full_cycle_count_1261_add_4_5.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[1]), .D0(n19420), .CI0(n19420), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[2]), .D1(n26595), 
            .CI1(n26595), .CO0(n26595), .CO1(n19422), .S0(n133[1]), 
            .S1(n133[2]));
    defparam full_cycle_count_1261_add_4_3.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i188 (.D(temp_buffer[188]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[188]));
    defparam int_STM32_TX_Byte_i0_i188.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i404 (.D(temp_buffer[404]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[404]));
    defparam int_STM32_TX_Byte_i0_i404.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i187 (.D(temp_buffer[187]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[187]));
    defparam int_STM32_TX_Byte_i0_i187.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i186 (.D(temp_buffer[186]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[186]));
    defparam int_STM32_TX_Byte_i0_i186.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* lineinfo="@3(864[31],864[47])" *) FA2 full_cycle_count_1261_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(full_cycle_count[0]), .D1(n26430), .CI1(n26430), .CO0(n26430), 
            .CO1(n19420), .S1(n133[0]));
    defparam full_cycle_count_1261_add_4_1.INIT0 = "0xc33c";
    defparam full_cycle_count_1261_add_4_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i185 (.D(temp_buffer[185]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[185]));
    defparam int_STM32_TX_Byte_i0_i185.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i403 (.D(temp_buffer[403]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[403]));
    defparam int_STM32_TX_Byte_i0_i403.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i184 (.D(temp_buffer[184]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[184]));
    defparam int_STM32_TX_Byte_i0_i184.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i402 (.D(temp_buffer[402]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[402]));
    defparam int_STM32_TX_Byte_i0_i402.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i183 (.D(temp_buffer[183]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[183]));
    defparam int_STM32_TX_Byte_i0_i183.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* lut_function="(!(A (B ((D)+!C)+!B (C (D)))+!A (B+(C))))", lineinfo="@3(590[4],755[12])" *) LUT4 i2934_4_lut (.A(n22755), 
            .B(init_FIFO_RHD2216_Read), .C(n51), .D(stm32_state[0]), .Z(n9386));
    defparam i2934_4_lut.INIT = "0x03a3";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i182 (.D(temp_buffer[182]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[182]));
    defparam int_STM32_TX_Byte_i0_i182.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i181 (.D(temp_buffer[181]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[181]));
    defparam int_STM32_TX_Byte_i0_i181.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ stm32_state_i0_i0 (.D(n25532), 
            .SP(n2154), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_state[0]));
    defparam stm32_state_i0_i0.REGSET = "RESET";
    defparam stm32_state_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(761[3],893[10])" *) FD1P3XZ int_RHD2216_TX_Byte__i1 (.D(rhd_index[0]), 
            .SP(n6893), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD2216_TX_Byte[8]));
    defparam int_RHD2216_TX_Byte__i1.REGSET = "RESET";
    defparam int_RHD2216_TX_Byte__i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(761[3],893[10])" *) FD1P3XZ rhd_state_i0_i0 (.D(n21130), 
            .SP(n2154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\rhd_state[0] ));
    defparam rhd_state_i0_i0.REGSET = "RESET";
    defparam rhd_state_i0_i0.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i0 (.D(n167_adj_2344[0]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[0]));
    defparam full_cycle_count_1261__i0.REGSET = "RESET";
    defparam full_cycle_count_1261__i0.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+!(C (D)))+!A (B)))" *) LUT4 i1_4_lut_4_lut_adj_70 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(n21110), .D(n4_adj_2172), .Z(n20891));
    defparam i1_4_lut_4_lut_adj_70.INIT = "0x3111";
    (* lut_function="(A+(B+!(C)))", lineinfo="@3(678[10],678[11])" *) LUT4 i1_2_lut_3_lut_adj_71 (.A(n11445), 
            .B(stm32_state[3]), .C(stm32_state[1]), .Z(n11453));
    defparam i1_2_lut_3_lut_adj_71.INIT = "0xefef";
    (* lut_function="(A+(B+!(C)))", lineinfo="@3(682[10],682[11])" *) LUT4 i2_2_lut_3_lut (.A(stm32_state[0]), 
            .B(stm32_state[4]), .C(stm32_state[2]), .Z(n11468));
    defparam i2_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(A+(B))", lineinfo="@3(685[10],685[11])" *) LUT4 i1_2_lut_adj_72 (.A(stm32_state[3]), 
            .B(stm32_state[1]), .Z(n11377));
    defparam i1_2_lut_adj_72.INIT = "0xeeee";
    (* lut_function="(A+!((C (D))+!B))" *) LUT4 i1_3_lut_4_lut_adj_73 (.A(n2697), 
            .B(n1378), .C(n11489), .D(n11482), .Z(n18));
    defparam i1_3_lut_4_lut_adj_73.INIT = "0xaeee";
    (* lut_function="(A ((D)+!B)+!A !(B (C (D))))" *) LUT4 i1_4_lut_4_lut_adj_74 (.A(stm32_state[3]), 
            .B(stm32_state[2]), .C(stm32_state[0]), .D(stm32_state[1]), 
            .Z(n21159));
    defparam i1_4_lut_4_lut_adj_74.INIT = "0xbf77";
    (* lut_function="(!(A (B+(C))+!A ((C)+!B)))" *) LUT4 i60_3_lut_3_lut (.A(stm32_state[1]), 
            .B(stm32_state[2]), .C(stm32_state[3]), .Z(n30));
    defparam i60_3_lut_3_lut.INIT = "0x0606";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(659[11],659[73])" *) LUT4 LessThan_11_i6_3_lut (.A(n4_adj_2166), 
            .B(int_FIFO_RHD2216_COUNT[2]), .C(n162[1]), .Z(n6_adj_2186));
    defparam LessThan_11_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(659[11],659[73])" *) LUT4 LessThan_11_i8_3_lut (.A(n6_adj_2186), 
            .B(int_FIFO_RHD2216_COUNT[3]), .C(n162[2]), .Z(n8_adj_2187));
    defparam LessThan_11_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(659[11],659[73])" *) LUT4 LessThan_11_i10_3_lut (.A(n8_adj_2187), 
            .B(int_FIFO_RHD2216_COUNT[4]), .C(n162[3]), .Z(n10_adj_2189));
    defparam LessThan_11_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(659[11],659[73])" *) LUT4 LessThan_11_i12_3_lut (.A(n10_adj_2189), 
            .B(int_FIFO_RHD2216_COUNT[5]), .C(n162[4]), .Z(n12_adj_2191));
    defparam LessThan_11_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(659[11],659[73])" *) LUT4 LessThan_11_i14_3_lut (.A(n12_adj_2191), 
            .B(int_FIFO_RHD2216_COUNT[6]), .C(n162[5]), .Z(n14_adj_2192));
    defparam LessThan_11_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(659[11],659[73])" *) LUT4 LessThan_11_i16_3_lut (.A(n14_adj_2192), 
            .B(int_FIFO_RHD2216_COUNT[7]), .C(n162[6]), .Z(n16_adj_2193));
    defparam LessThan_11_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13920_4_lut (.A(n21), .B(n33), 
            .C(n27), .D(n47_adj_2194), .Z(n21920));
    defparam i13920_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13914_4_lut (.A(n37), .B(n35), 
            .C(n41_adj_2195), .D(n23), .Z(n21914));
    defparam i13914_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13918_4_lut (.A(n17), .B(n57), 
            .C(n53), .D(n29), .Z(n21918));
    defparam i13918_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8787_2_lut (.A(NUM_DATA[2]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[2]));
    defparam i8787_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i13_4_lut_adj_75 (.A(n16_adj_2193), 
            .B(n61), .C(n43_adj_2196), .D(n59_adj_2197), .Z(n37_adj_2198));
    defparam i13_4_lut_adj_75.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13926_4_lut (.A(n55), .B(n39), 
            .C(n25_adj_2149), .D(n49), .Z(n21926));
    defparam i13926_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8786_2_lut (.A(NUM_DATA[3]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[3]));
    defparam i8786_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i22_4_lut_adj_76 (.A(n37_adj_2198), 
            .B(n21918), .C(n21914), .D(n21920), .Z(n46_adj_2199));
    defparam i22_4_lut_adj_76.INIT = "0x0002";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8776_2_lut (.A(NUM_DATA[4]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[4]));
    defparam i8776_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@3(590[4],755[12])" *) LUT4 i8775_2_lut (.A(NUM_DATA[5]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[5]));
    defparam i8775_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8774_2_lut (.A(NUM_DATA[6]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[6]));
    defparam i8774_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8773_2_lut (.A(NUM_DATA[7]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[7]));
    defparam i8773_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13922_4_lut (.A(n19), .B(n45_adj_2200), 
            .C(n31), .D(n51_adj_2201), .Z(n21922));
    defparam i13922_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i2737_4_lut (.A(n21922), 
            .B(n162[30]), .C(n46_adj_2199), .D(n21926), .Z(n1354));
    defparam i2737_4_lut.INIT = "0xccdc";
    (* syn_use_carry_chain=1, lineinfo="@3(857[36],857[57])" *) FD1P3XZ data_array_send_count_1258_1259__i1 (.D(n21_2[0]), 
            .SP(n6891), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[0]));
    defparam data_array_send_count_1258_1259__i1.REGSET = "RESET";
    defparam data_array_send_count_1258_1259__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i0 (.D(n167_adj_2343[0]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[0]));
    defparam rhd_index_1257__i0.REGSET = "RESET";
    defparam rhd_index_1257__i0.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i0 (.D(n167[0]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[0]));
    defparam stm32_counter_1256__i0.REGSET = "RESET";
    defparam stm32_counter_1256__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i333 (.D(temp_buffer[333]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[333]));
    defparam int_STM32_TX_Byte_i0_i333.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_77 (.A(n11448), .B(n1354), 
            .Z(n21147));
    defparam i1_2_lut_adj_77.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i332 (.D(temp_buffer[332]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[332]));
    defparam int_STM32_TX_Byte_i0_i332.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i401 (.D(temp_buffer[401]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[401]));
    defparam int_STM32_TX_Byte_i0_i401.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i400 (.D(temp_buffer[400]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[400]));
    defparam int_STM32_TX_Byte_i0_i400.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i180 (.D(temp_buffer[180]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[180]));
    defparam int_STM32_TX_Byte_i0_i180.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8772_2_lut (.A(NUM_DATA[8]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[8]));
    defparam i8772_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i331 (.D(temp_buffer[331]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[331]));
    defparam int_STM32_TX_Byte_i0_i331.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i330 (.D(temp_buffer[330]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[330]));
    defparam int_STM32_TX_Byte_i0_i330.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i329 (.D(temp_buffer[329]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[329]));
    defparam int_STM32_TX_Byte_i0_i329.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i328 (.D(temp_buffer[328]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[328]));
    defparam int_STM32_TX_Byte_i0_i328.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i399 (.D(temp_buffer[399]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[399]));
    defparam int_STM32_TX_Byte_i0_i399.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i398 (.D(temp_buffer[398]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[398]));
    defparam int_STM32_TX_Byte_i0_i398.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i327 (.D(temp_buffer[327]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[327]));
    defparam int_STM32_TX_Byte_i0_i327.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8771_2_lut (.A(NUM_DATA[9]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[9]));
    defparam i8771_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i326 (.D(temp_buffer[326]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[326]));
    defparam int_STM32_TX_Byte_i0_i326.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i325 (.D(temp_buffer[325]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[325]));
    defparam int_STM32_TX_Byte_i0_i325.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i397 (.D(temp_buffer[397]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[397]));
    defparam int_STM32_TX_Byte_i0_i397.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i396 (.D(temp_buffer[396]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[396]));
    defparam int_STM32_TX_Byte_i0_i396.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i179 (.D(temp_buffer[179]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[179]));
    defparam int_STM32_TX_Byte_i0_i179.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i324 (.D(temp_buffer[324]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[324]));
    defparam int_STM32_TX_Byte_i0_i324.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i323 (.D(temp_buffer[323]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[323]));
    defparam int_STM32_TX_Byte_i0_i323.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i322 (.D(temp_buffer[322]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[322]));
    defparam int_STM32_TX_Byte_i0_i322.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i321 (.D(temp_buffer[321]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[321]));
    defparam int_STM32_TX_Byte_i0_i321.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i395 (.D(temp_buffer[395]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[395]));
    defparam int_STM32_TX_Byte_i0_i395.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i394 (.D(temp_buffer[394]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[394]));
    defparam int_STM32_TX_Byte_i0_i394.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i178 (.D(temp_buffer[178]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[178]));
    defparam int_STM32_TX_Byte_i0_i178.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i177 (.D(temp_buffer[177]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[177]));
    defparam int_STM32_TX_Byte_i0_i177.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i176 (.D(temp_buffer[176]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[176]));
    defparam int_STM32_TX_Byte_i0_i176.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i175 (.D(temp_buffer[175]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[175]));
    defparam int_STM32_TX_Byte_i0_i175.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i174 (.D(temp_buffer[174]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[174]));
    defparam int_STM32_TX_Byte_i0_i174.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i320 (.D(temp_buffer[320]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[320]));
    defparam int_STM32_TX_Byte_i0_i320.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i319 (.D(temp_buffer[319]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[319]));
    defparam int_STM32_TX_Byte_i0_i319.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i318 (.D(temp_buffer[318]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[318]));
    defparam int_STM32_TX_Byte_i0_i318.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i317 (.D(temp_buffer[317]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[317]));
    defparam int_STM32_TX_Byte_i0_i317.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i393 (.D(temp_buffer[393]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[393]));
    defparam int_STM32_TX_Byte_i0_i393.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i392 (.D(temp_buffer[392]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[392]));
    defparam int_STM32_TX_Byte_i0_i392.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i511 (.D(temp_buffer[511]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[511]));
    defparam int_STM32_TX_Byte_i0_i511.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i510 (.D(temp_buffer[510]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[510]));
    defparam int_STM32_TX_Byte_i0_i510.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i173 (.D(temp_buffer[173]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[173]));
    defparam int_STM32_TX_Byte_i0_i173.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i172 (.D(temp_buffer[172]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[172]));
    defparam int_STM32_TX_Byte_i0_i172.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i171 (.D(temp_buffer[171]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[171]));
    defparam int_STM32_TX_Byte_i0_i171.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i170 (.D(temp_buffer[170]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[170]));
    defparam int_STM32_TX_Byte_i0_i170.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i169 (.D(temp_buffer[169]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[169]));
    defparam int_STM32_TX_Byte_i0_i169.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i316 (.D(temp_buffer[316]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[316]));
    defparam int_STM32_TX_Byte_i0_i316.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i315 (.D(temp_buffer[315]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[315]));
    defparam int_STM32_TX_Byte_i0_i315.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i314 (.D(temp_buffer[314]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[314]));
    defparam int_STM32_TX_Byte_i0_i314.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i313 (.D(temp_buffer[313]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[313]));
    defparam int_STM32_TX_Byte_i0_i313.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i391 (.D(temp_buffer[391]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[391]));
    defparam int_STM32_TX_Byte_i0_i391.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i390 (.D(temp_buffer[390]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[390]));
    defparam int_STM32_TX_Byte_i0_i390.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i509 (.D(temp_buffer[509]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[509]));
    defparam int_STM32_TX_Byte_i0_i509.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i168 (.D(temp_buffer[168]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[168]));
    defparam int_STM32_TX_Byte_i0_i168.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i167 (.D(temp_buffer[167]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[167]));
    defparam int_STM32_TX_Byte_i0_i167.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i166 (.D(temp_buffer[166]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[166]));
    defparam int_STM32_TX_Byte_i0_i166.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i8739_2_lut_3_lut (.A(stm32_state[0]), 
            .B(stm32_state[3]), .C(stm32_state[2]), .Z(n15628));
    defparam i8739_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@3(730[10],730[11])" *) LUT4 i1_2_lut_4_lut (.A(stm32_state[3]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .D(n4_adj_2150), .Z(n11471));
    defparam i1_2_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i1_4_lut_4_lut_adj_78 (.A(stm32_state[3]), 
            .B(stm32_state[1]), .C(stm32_state[2]), .D(stm32_state[4]), 
            .Z(n42_adj_2168));
    defparam i1_4_lut_4_lut_adj_78.INIT = "0x0001";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut_adj_79 (.A(rhd_index[8]), 
            .B(rhd_index[15]), .C(rhd_index[12]), .D(rhd_index[7]), .Z(n42_adj_2205));
    defparam i17_4_lut_adj_79.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut_adj_80 (.A(rhd_index[9]), 
            .B(rhd_index[24]), .C(rhd_index[21]), .D(rhd_index[25]), .Z(n40_adj_2206));
    defparam i15_4_lut_adj_80.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut_adj_81 (.A(rhd_index[20]), 
            .B(rhd_index[10]), .C(rhd_index[6]), .D(rhd_index[16]), .Z(n41_adj_2207));
    defparam i16_4_lut_adj_81.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i165 (.D(temp_buffer[165]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[165]));
    defparam int_STM32_TX_Byte_i0_i165.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i164 (.D(temp_buffer[164]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[164]));
    defparam int_STM32_TX_Byte_i0_i164.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i312 (.D(temp_buffer[312]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[312]));
    defparam int_STM32_TX_Byte_i0_i312.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i311 (.D(temp_buffer[311]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[311]));
    defparam int_STM32_TX_Byte_i0_i311.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i310 (.D(temp_buffer[310]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[310]));
    defparam int_STM32_TX_Byte_i0_i310.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i309 (.D(temp_buffer[309]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[309]));
    defparam int_STM32_TX_Byte_i0_i309.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i389 (.D(temp_buffer[389]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[389]));
    defparam int_STM32_TX_Byte_i0_i389.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i388 (.D(temp_buffer[388]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[388]));
    defparam int_STM32_TX_Byte_i0_i388.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i508 (.D(temp_buffer[508]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[508]));
    defparam int_STM32_TX_Byte_i0_i508.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i163 (.D(temp_buffer[163]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[163]));
    defparam int_STM32_TX_Byte_i0_i163.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i162 (.D(temp_buffer[162]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[162]));
    defparam int_STM32_TX_Byte_i0_i162.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i161 (.D(temp_buffer[161]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[161]));
    defparam int_STM32_TX_Byte_i0_i161.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut_adj_82 (.A(rhd_index[27]), 
            .B(rhd_index[30]), .C(rhd_index[18]), .D(rhd_index[14]), .Z(n39_adj_2208));
    defparam i14_4_lut_adj_82.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i160 (.D(temp_buffer[160]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[160]));
    defparam int_STM32_TX_Byte_i0_i160.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i159 (.D(temp_buffer[159]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[159]));
    defparam int_STM32_TX_Byte_i0_i159.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i308 (.D(temp_buffer[308]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[308]));
    defparam int_STM32_TX_Byte_i0_i308.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i307 (.D(temp_buffer[307]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[307]));
    defparam int_STM32_TX_Byte_i0_i307.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i306 (.D(temp_buffer[306]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[306]));
    defparam int_STM32_TX_Byte_i0_i306.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i305 (.D(temp_buffer[305]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[305]));
    defparam int_STM32_TX_Byte_i0_i305.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i387 (.D(temp_buffer[387]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[387]));
    defparam int_STM32_TX_Byte_i0_i387.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i386 (.D(temp_buffer[386]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[386]));
    defparam int_STM32_TX_Byte_i0_i386.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i507 (.D(temp_buffer[507]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[507]));
    defparam int_STM32_TX_Byte_i0_i507.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i158 (.D(temp_buffer[158]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[158]));
    defparam int_STM32_TX_Byte_i0_i158.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i157 (.D(temp_buffer[157]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[157]));
    defparam int_STM32_TX_Byte_i0_i157.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i156 (.D(temp_buffer[156]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[156]));
    defparam int_STM32_TX_Byte_i0_i156.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i155 (.D(temp_buffer[155]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[155]));
    defparam int_STM32_TX_Byte_i0_i155.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i154 (.D(temp_buffer[154]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[154]));
    defparam int_STM32_TX_Byte_i0_i154.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i304 (.D(temp_buffer[304]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[304]));
    defparam int_STM32_TX_Byte_i0_i304.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i303 (.D(temp_buffer[303]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[303]));
    defparam int_STM32_TX_Byte_i0_i303.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i302 (.D(temp_buffer[302]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[302]));
    defparam int_STM32_TX_Byte_i0_i302.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i301 (.D(temp_buffer[301]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[301]));
    defparam int_STM32_TX_Byte_i0_i301.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i385 (.D(temp_buffer[385]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[385]));
    defparam int_STM32_TX_Byte_i0_i385.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i384 (.D(temp_buffer[384]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[384]));
    defparam int_STM32_TX_Byte_i0_i384.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i506 (.D(temp_buffer[506]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[506]));
    defparam int_STM32_TX_Byte_i0_i506.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i153 (.D(temp_buffer[153]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[153]));
    defparam int_STM32_TX_Byte_i0_i153.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i152 (.D(temp_buffer[152]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[152]));
    defparam int_STM32_TX_Byte_i0_i152.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i151 (.D(temp_buffer[151]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[151]));
    defparam int_STM32_TX_Byte_i0_i151.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i13_3_lut (.A(rhd_index[17]), .B(rhd_index[22]), 
            .C(rhd_index[13]), .Z(n38));
    defparam i13_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i150 (.D(temp_buffer[150]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[150]));
    defparam int_STM32_TX_Byte_i0_i150.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i149 (.D(temp_buffer[149]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[149]));
    defparam int_STM32_TX_Byte_i0_i149.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i300 (.D(temp_buffer[300]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[300]));
    defparam int_STM32_TX_Byte_i0_i300.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i299 (.D(temp_buffer[299]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[299]));
    defparam int_STM32_TX_Byte_i0_i299.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i298 (.D(temp_buffer[298]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[298]));
    defparam int_STM32_TX_Byte_i0_i298.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i297 (.D(temp_buffer[297]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[297]));
    defparam int_STM32_TX_Byte_i0_i297.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i383 (.D(temp_buffer[383]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[383]));
    defparam int_STM32_TX_Byte_i0_i383.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i382 (.D(temp_buffer[382]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[382]));
    defparam int_STM32_TX_Byte_i0_i382.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i505 (.D(temp_buffer[505]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[505]));
    defparam int_STM32_TX_Byte_i0_i505.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i148 (.D(temp_buffer[148]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[148]));
    defparam int_STM32_TX_Byte_i0_i148.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i147 (.D(temp_buffer[147]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[147]));
    defparam int_STM32_TX_Byte_i0_i147.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i146 (.D(temp_buffer[146]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[146]));
    defparam int_STM32_TX_Byte_i0_i146.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut_adj_83 (.A(rhd_index[28]), 
            .B(rhd_index[11]), .C(rhd_index[29]), .D(rhd_index[19]), .Z(n43_adj_2209));
    defparam i18_4_lut_adj_83.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i145 (.D(temp_buffer[145]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[145]));
    defparam int_STM32_TX_Byte_i0_i145.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i144 (.D(temp_buffer[144]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[144]));
    defparam int_STM32_TX_Byte_i0_i144.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i296 (.D(temp_buffer[296]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[296]));
    defparam int_STM32_TX_Byte_i0_i296.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i295 (.D(temp_buffer[295]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[295]));
    defparam int_STM32_TX_Byte_i0_i295.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i294 (.D(temp_buffer[294]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[294]));
    defparam int_STM32_TX_Byte_i0_i294.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i293 (.D(temp_buffer[293]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[293]));
    defparam int_STM32_TX_Byte_i0_i293.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i381 (.D(temp_buffer[381]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[381]));
    defparam int_STM32_TX_Byte_i0_i381.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i380 (.D(temp_buffer[380]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[380]));
    defparam int_STM32_TX_Byte_i0_i380.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i504 (.D(temp_buffer[504]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[504]));
    defparam int_STM32_TX_Byte_i0_i504.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i143 (.D(temp_buffer[143]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[143]));
    defparam int_STM32_TX_Byte_i0_i143.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i142 (.D(temp_buffer[142]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[142]));
    defparam int_STM32_TX_Byte_i0_i142.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i141 (.D(temp_buffer[141]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[141]));
    defparam int_STM32_TX_Byte_i0_i141.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i140 (.D(temp_buffer[140]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[140]));
    defparam int_STM32_TX_Byte_i0_i140.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i139 (.D(temp_buffer[139]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[139]));
    defparam int_STM32_TX_Byte_i0_i139.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i292 (.D(temp_buffer[292]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[292]));
    defparam int_STM32_TX_Byte_i0_i292.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i291 (.D(temp_buffer[291]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[291]));
    defparam int_STM32_TX_Byte_i0_i291.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i290 (.D(temp_buffer[290]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[290]));
    defparam int_STM32_TX_Byte_i0_i290.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i289 (.D(temp_buffer[289]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[289]));
    defparam int_STM32_TX_Byte_i0_i289.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i379 (.D(temp_buffer[379]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[379]));
    defparam int_STM32_TX_Byte_i0_i379.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i378 (.D(temp_buffer[378]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[378]));
    defparam int_STM32_TX_Byte_i0_i378.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i503 (.D(temp_buffer[503]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[503]));
    defparam int_STM32_TX_Byte_i0_i503.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i138 (.D(temp_buffer[138]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[138]));
    defparam int_STM32_TX_Byte_i0_i138.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i137 (.D(temp_buffer[137]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[137]));
    defparam int_STM32_TX_Byte_i0_i137.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i136 (.D(temp_buffer[136]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[136]));
    defparam int_STM32_TX_Byte_i0_i136.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(n39_adj_2208), 
            .B(n41_adj_2207), .C(n40_adj_2206), .D(n42_adj_2205), .Z(n48));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_84 (.A(rhd_index[5]), 
            .B(rhd_index[4]), .C(n181), .D(rhd_index[0]), .Z(n20651));
    defparam i3_4_lut_adj_84.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i135 (.D(temp_buffer[135]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[135]));
    defparam int_STM32_TX_Byte_i0_i135.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i134 (.D(temp_buffer[134]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[134]));
    defparam int_STM32_TX_Byte_i0_i134.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i288 (.D(temp_buffer[288]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[288]));
    defparam int_STM32_TX_Byte_i0_i288.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i287 (.D(temp_buffer[287]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[287]));
    defparam int_STM32_TX_Byte_i0_i287.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i286 (.D(temp_buffer[286]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[286]));
    defparam int_STM32_TX_Byte_i0_i286.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i285 (.D(temp_buffer[285]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[285]));
    defparam int_STM32_TX_Byte_i0_i285.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i377 (.D(temp_buffer[377]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[377]));
    defparam int_STM32_TX_Byte_i0_i377.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i376 (.D(temp_buffer[376]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[376]));
    defparam int_STM32_TX_Byte_i0_i376.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i502 (.D(temp_buffer[502]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[502]));
    defparam int_STM32_TX_Byte_i0_i502.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i133 (.D(temp_buffer[133]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[133]));
    defparam int_STM32_TX_Byte_i0_i133.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i132 (.D(temp_buffer[132]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[132]));
    defparam int_STM32_TX_Byte_i0_i132.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i131 (.D(temp_buffer[131]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[131]));
    defparam int_STM32_TX_Byte_i0_i131.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i130 (.D(temp_buffer[130]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[130]));
    defparam int_STM32_TX_Byte_i0_i130.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i129 (.D(temp_buffer[129]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[129]));
    defparam int_STM32_TX_Byte_i0_i129.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i284 (.D(temp_buffer[284]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[284]));
    defparam int_STM32_TX_Byte_i0_i284.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i283 (.D(temp_buffer[283]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[283]));
    defparam int_STM32_TX_Byte_i0_i283.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i282 (.D(temp_buffer[282]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[282]));
    defparam int_STM32_TX_Byte_i0_i282.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i281 (.D(temp_buffer[281]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[281]));
    defparam int_STM32_TX_Byte_i0_i281.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i375 (.D(temp_buffer[375]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[375]));
    defparam int_STM32_TX_Byte_i0_i375.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i374 (.D(temp_buffer[374]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[374]));
    defparam int_STM32_TX_Byte_i0_i374.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i501 (.D(temp_buffer[501]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[501]));
    defparam int_STM32_TX_Byte_i0_i501.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i128 (.D(temp_buffer[128]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[128]));
    defparam int_STM32_TX_Byte_i0_i128.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i127 (.D(temp_buffer[127]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[127]));
    defparam int_STM32_TX_Byte_i0_i127.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i126 (.D(temp_buffer[126]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[126]));
    defparam int_STM32_TX_Byte_i0_i126.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i22_4_lut_adj_85 (.A(n43_adj_2209), 
            .B(rhd_index[23]), .C(n38), .D(rhd_index[26]), .Z(n47_adj_2210));
    defparam i22_4_lut_adj_85.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i125 (.D(temp_buffer[125]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[125]));
    defparam int_STM32_TX_Byte_i0_i125.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i124 (.D(temp_buffer[124]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[124]));
    defparam int_STM32_TX_Byte_i0_i124.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i280 (.D(temp_buffer[280]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[280]));
    defparam int_STM32_TX_Byte_i0_i280.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i279 (.D(temp_buffer[279]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[279]));
    defparam int_STM32_TX_Byte_i0_i279.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i278 (.D(temp_buffer[278]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[278]));
    defparam int_STM32_TX_Byte_i0_i278.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i277 (.D(temp_buffer[277]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[277]));
    defparam int_STM32_TX_Byte_i0_i277.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i373 (.D(temp_buffer[373]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[373]));
    defparam int_STM32_TX_Byte_i0_i373.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i372 (.D(temp_buffer[372]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[372]));
    defparam int_STM32_TX_Byte_i0_i372.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i500 (.D(temp_buffer[500]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[500]));
    defparam int_STM32_TX_Byte_i0_i500.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i499 (.D(temp_buffer[499]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[499]));
    defparam int_STM32_TX_Byte_i0_i499.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i123 (.D(temp_buffer[123]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[123]));
    defparam int_STM32_TX_Byte_i0_i123.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i122 (.D(temp_buffer[122]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[122]));
    defparam int_STM32_TX_Byte_i0_i122.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i121 (.D(temp_buffer[121]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[121]));
    defparam int_STM32_TX_Byte_i0_i121.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i1457_4_lut (.A(n47_adj_2210), 
            .B(rhd_index[31]), .C(n20651), .D(n48), .Z(n7791));
    defparam i1457_4_lut.INIT = "0xcccd";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i120 (.D(temp_buffer[120]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[120]));
    defparam int_STM32_TX_Byte_i0_i120.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i119 (.D(temp_buffer[119]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[119]));
    defparam int_STM32_TX_Byte_i0_i119.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i276 (.D(temp_buffer[276]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[276]));
    defparam int_STM32_TX_Byte_i0_i276.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i275 (.D(temp_buffer[275]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[275]));
    defparam int_STM32_TX_Byte_i0_i275.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i274 (.D(temp_buffer[274]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[274]));
    defparam int_STM32_TX_Byte_i0_i274.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i273 (.D(temp_buffer[273]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[273]));
    defparam int_STM32_TX_Byte_i0_i273.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i371 (.D(temp_buffer[371]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[371]));
    defparam int_STM32_TX_Byte_i0_i371.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i370 (.D(temp_buffer[370]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[370]));
    defparam int_STM32_TX_Byte_i0_i370.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i498 (.D(temp_buffer[498]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[498]));
    defparam int_STM32_TX_Byte_i0_i498.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i118 (.D(temp_buffer[118]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[118]));
    defparam int_STM32_TX_Byte_i0_i118.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i117 (.D(temp_buffer[117]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[117]));
    defparam int_STM32_TX_Byte_i0_i117.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i116 (.D(temp_buffer[116]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[116]));
    defparam int_STM32_TX_Byte_i0_i116.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i115 (.D(temp_buffer[115]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[115]));
    defparam int_STM32_TX_Byte_i0_i115.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i114 (.D(temp_buffer[114]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[114]));
    defparam int_STM32_TX_Byte_i0_i114.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i272 (.D(temp_buffer[272]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[272]));
    defparam int_STM32_TX_Byte_i0_i272.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i271 (.D(temp_buffer[271]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[271]));
    defparam int_STM32_TX_Byte_i0_i271.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i270 (.D(temp_buffer[270]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[270]));
    defparam int_STM32_TX_Byte_i0_i270.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i269 (.D(temp_buffer[269]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[269]));
    defparam int_STM32_TX_Byte_i0_i269.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i369 (.D(temp_buffer[369]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[369]));
    defparam int_STM32_TX_Byte_i0_i369.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i368 (.D(temp_buffer[368]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[368]));
    defparam int_STM32_TX_Byte_i0_i368.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i497 (.D(temp_buffer[497]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[497]));
    defparam int_STM32_TX_Byte_i0_i497.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i113 (.D(temp_buffer[113]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[113]));
    defparam int_STM32_TX_Byte_i0_i113.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i112 (.D(temp_buffer[112]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[112]));
    defparam int_STM32_TX_Byte_i0_i112.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i111 (.D(temp_buffer[111]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[111]));
    defparam int_STM32_TX_Byte_i0_i111.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* lut_function="(((C)+!B)+!A)", lineinfo="@3(743[10],743[12])" *) LUT4 i1_2_lut_3_lut_adj_86 (.A(stm32_state[1]), 
            .B(stm32_state[3]), .C(n11445), .Z(n11447));
    defparam i1_2_lut_3_lut_adj_86.INIT = "0xf7f7";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i110 (.D(temp_buffer[110]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[110]));
    defparam int_STM32_TX_Byte_i0_i110.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i109 (.D(temp_buffer[109]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[109]));
    defparam int_STM32_TX_Byte_i0_i109.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i268 (.D(temp_buffer[268]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[268]));
    defparam int_STM32_TX_Byte_i0_i268.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i267 (.D(temp_buffer[267]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[267]));
    defparam int_STM32_TX_Byte_i0_i267.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i266 (.D(temp_buffer[266]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[266]));
    defparam int_STM32_TX_Byte_i0_i266.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i265 (.D(temp_buffer[265]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[265]));
    defparam int_STM32_TX_Byte_i0_i265.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i367 (.D(temp_buffer[367]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[367]));
    defparam int_STM32_TX_Byte_i0_i367.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i366 (.D(temp_buffer[366]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[366]));
    defparam int_STM32_TX_Byte_i0_i366.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i496 (.D(temp_buffer[496]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[496]));
    defparam int_STM32_TX_Byte_i0_i496.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i108 (.D(temp_buffer[108]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[108]));
    defparam int_STM32_TX_Byte_i0_i108.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i107 (.D(temp_buffer[107]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[107]));
    defparam int_STM32_TX_Byte_i0_i107.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i106 (.D(temp_buffer[106]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[106]));
    defparam int_STM32_TX_Byte_i0_i106.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i105 (.D(temp_buffer[105]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[105]));
    defparam int_STM32_TX_Byte_i0_i105.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i104 (.D(temp_buffer[104]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[104]));
    defparam int_STM32_TX_Byte_i0_i104.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i264 (.D(temp_buffer[264]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[264]));
    defparam int_STM32_TX_Byte_i0_i264.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i263 (.D(temp_buffer[263]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[263]));
    defparam int_STM32_TX_Byte_i0_i263.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i262 (.D(temp_buffer[262]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[262]));
    defparam int_STM32_TX_Byte_i0_i262.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i261 (.D(temp_buffer[261]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[261]));
    defparam int_STM32_TX_Byte_i0_i261.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i365 (.D(temp_buffer[365]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[365]));
    defparam int_STM32_TX_Byte_i0_i365.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i364 (.D(temp_buffer[364]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[364]));
    defparam int_STM32_TX_Byte_i0_i364.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i495 (.D(temp_buffer[495]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[495]));
    defparam int_STM32_TX_Byte_i0_i495.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i103 (.D(temp_buffer[103]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[103]));
    defparam int_STM32_TX_Byte_i0_i103.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i102 (.D(temp_buffer[102]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[102]));
    defparam int_STM32_TX_Byte_i0_i102.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i101 (.D(temp_buffer[101]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[101]));
    defparam int_STM32_TX_Byte_i0_i101.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i100 (.D(temp_buffer[100]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[100]));
    defparam int_STM32_TX_Byte_i0_i100.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i99 (.D(temp_buffer[99]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[99]));
    defparam int_STM32_TX_Byte_i0_i99.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i260 (.D(temp_buffer[260]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[260]));
    defparam int_STM32_TX_Byte_i0_i260.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i259 (.D(temp_buffer[259]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[259]));
    defparam int_STM32_TX_Byte_i0_i259.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i258 (.D(temp_buffer[258]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[258]));
    defparam int_STM32_TX_Byte_i0_i258.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i257 (.D(temp_buffer[257]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[257]));
    defparam int_STM32_TX_Byte_i0_i257.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i363 (.D(temp_buffer[363]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[363]));
    defparam int_STM32_TX_Byte_i0_i363.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i362 (.D(temp_buffer[362]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[362]));
    defparam int_STM32_TX_Byte_i0_i362.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i494 (.D(temp_buffer[494]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[494]));
    defparam int_STM32_TX_Byte_i0_i494.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i493 (.D(temp_buffer[493]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[493]));
    defparam int_STM32_TX_Byte_i0_i493.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i98 (.D(temp_buffer[98]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[98]));
    defparam int_STM32_TX_Byte_i0_i98.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i97 (.D(temp_buffer[97]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[97]));
    defparam int_STM32_TX_Byte_i0_i97.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i96 (.D(temp_buffer[96]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[96]));
    defparam int_STM32_TX_Byte_i0_i96.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* lut_function="(A (B)+!A (B+(C (D))))" *) LUT4 i1_4_lut_adj_87 (.A(n16021), 
            .B(rhd_done_config), .C(n56), .D(n2154), .Z(n9971));
    defparam i1_4_lut_adj_87.INIT = "0xdccc";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i95 (.D(temp_buffer[95]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[95]));
    defparam int_STM32_TX_Byte_i0_i95.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i94 (.D(temp_buffer[94]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[94]));
    defparam int_STM32_TX_Byte_i0_i94.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i256 (.D(temp_buffer[256]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[256]));
    defparam int_STM32_TX_Byte_i0_i256.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i255 (.D(temp_buffer[255]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[255]));
    defparam int_STM32_TX_Byte_i0_i255.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i254 (.D(temp_buffer[254]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[254]));
    defparam int_STM32_TX_Byte_i0_i254.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i253 (.D(temp_buffer[253]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[253]));
    defparam int_STM32_TX_Byte_i0_i253.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i361 (.D(temp_buffer[361]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[361]));
    defparam int_STM32_TX_Byte_i0_i361.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i360 (.D(temp_buffer[360]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[360]));
    defparam int_STM32_TX_Byte_i0_i360.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i492 (.D(temp_buffer[492]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[492]));
    defparam int_STM32_TX_Byte_i0_i492.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i93 (.D(temp_buffer[93]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[93]));
    defparam int_STM32_TX_Byte_i0_i93.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i92 (.D(temp_buffer[92]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[92]));
    defparam int_STM32_TX_Byte_i0_i92.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i91 (.D(temp_buffer[91]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[91]));
    defparam int_STM32_TX_Byte_i0_i91.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i90 (.D(temp_buffer[90]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[90]));
    defparam int_STM32_TX_Byte_i0_i90.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i89 (.D(temp_buffer[89]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[89]));
    defparam int_STM32_TX_Byte_i0_i89.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i252 (.D(temp_buffer[252]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[252]));
    defparam int_STM32_TX_Byte_i0_i252.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i251 (.D(temp_buffer[251]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[251]));
    defparam int_STM32_TX_Byte_i0_i251.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i250 (.D(temp_buffer[250]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[250]));
    defparam int_STM32_TX_Byte_i0_i250.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i249 (.D(temp_buffer[249]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[249]));
    defparam int_STM32_TX_Byte_i0_i249.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i359 (.D(temp_buffer[359]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[359]));
    defparam int_STM32_TX_Byte_i0_i359.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i358 (.D(temp_buffer[358]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[358]));
    defparam int_STM32_TX_Byte_i0_i358.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i491 (.D(temp_buffer[491]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[491]));
    defparam int_STM32_TX_Byte_i0_i491.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i248 (.D(temp_buffer[248]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[248]));
    defparam int_STM32_TX_Byte_i0_i248.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i247 (.D(temp_buffer[247]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[247]));
    defparam int_STM32_TX_Byte_i0_i247.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i246 (.D(temp_buffer[246]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[246]));
    defparam int_STM32_TX_Byte_i0_i246.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8770_2_lut (.A(NUM_DATA[10]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[10]));
    defparam i8770_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i357 (.D(temp_buffer[357]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[357]));
    defparam int_STM32_TX_Byte_i0_i357.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i356 (.D(temp_buffer[356]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[356]));
    defparam int_STM32_TX_Byte_i0_i356.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i490 (.D(temp_buffer[490]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[490]));
    defparam int_STM32_TX_Byte_i0_i490.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i88 (.D(temp_buffer[88]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[88]));
    defparam int_STM32_TX_Byte_i0_i88.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i87 (.D(temp_buffer[87]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[87]));
    defparam int_STM32_TX_Byte_i0_i87.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i86 (.D(temp_buffer[86]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[86]));
    defparam int_STM32_TX_Byte_i0_i86.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i85 (.D(temp_buffer[85]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[85]));
    defparam int_STM32_TX_Byte_i0_i85.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i84 (.D(temp_buffer[84]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[84]));
    defparam int_STM32_TX_Byte_i0_i84.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i245 (.D(temp_buffer[245]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[245]));
    defparam int_STM32_TX_Byte_i0_i245.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i244 (.D(temp_buffer[244]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[244]));
    defparam int_STM32_TX_Byte_i0_i244.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i243 (.D(temp_buffer[243]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[243]));
    defparam int_STM32_TX_Byte_i0_i243.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i242 (.D(temp_buffer[242]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[242]));
    defparam int_STM32_TX_Byte_i0_i242.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i355 (.D(temp_buffer[355]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[355]));
    defparam int_STM32_TX_Byte_i0_i355.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i354 (.D(temp_buffer[354]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[354]));
    defparam int_STM32_TX_Byte_i0_i354.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i489 (.D(temp_buffer[489]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[489]));
    defparam int_STM32_TX_Byte_i0_i489.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i83 (.D(temp_buffer[83]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[83]));
    defparam int_STM32_TX_Byte_i0_i83.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i82 (.D(temp_buffer[82]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[82]));
    defparam int_STM32_TX_Byte_i0_i82.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i81 (.D(temp_buffer[81]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[81]));
    defparam int_STM32_TX_Byte_i0_i81.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i80 (.D(temp_buffer[80]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[80]));
    defparam int_STM32_TX_Byte_i0_i80.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i79 (.D(temp_buffer[79]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[79]));
    defparam int_STM32_TX_Byte_i0_i79.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i241 (.D(temp_buffer[241]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[241]));
    defparam int_STM32_TX_Byte_i0_i241.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i240 (.D(temp_buffer[240]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[240]));
    defparam int_STM32_TX_Byte_i0_i240.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i239 (.D(temp_buffer[239]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[239]));
    defparam int_STM32_TX_Byte_i0_i239.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i238 (.D(temp_buffer[238]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[238]));
    defparam int_STM32_TX_Byte_i0_i238.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i353 (.D(temp_buffer[353]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[353]));
    defparam int_STM32_TX_Byte_i0_i353.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i352 (.D(temp_buffer[352]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[352]));
    defparam int_STM32_TX_Byte_i0_i352.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i488 (.D(temp_buffer[488]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[488]));
    defparam int_STM32_TX_Byte_i0_i488.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i487 (.D(temp_buffer[487]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[487]));
    defparam int_STM32_TX_Byte_i0_i487.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i78 (.D(temp_buffer[78]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[78]));
    defparam int_STM32_TX_Byte_i0_i78.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i77 (.D(temp_buffer[77]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[77]));
    defparam int_STM32_TX_Byte_i0_i77.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i76 (.D(temp_buffer[76]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[76]));
    defparam int_STM32_TX_Byte_i0_i76.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i75 (.D(temp_buffer[75]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[75]));
    defparam int_STM32_TX_Byte_i0_i75.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i74 (.D(temp_buffer[74]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[74]));
    defparam int_STM32_TX_Byte_i0_i74.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i237 (.D(temp_buffer[237]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[237]));
    defparam int_STM32_TX_Byte_i0_i237.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i236 (.D(temp_buffer[236]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[236]));
    defparam int_STM32_TX_Byte_i0_i236.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i235 (.D(temp_buffer[235]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[235]));
    defparam int_STM32_TX_Byte_i0_i235.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i234 (.D(temp_buffer[234]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[234]));
    defparam int_STM32_TX_Byte_i0_i234.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i351 (.D(temp_buffer[351]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[351]));
    defparam int_STM32_TX_Byte_i0_i351.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i350 (.D(temp_buffer[350]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[350]));
    defparam int_STM32_TX_Byte_i0_i350.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i486 (.D(temp_buffer[486]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[486]));
    defparam int_STM32_TX_Byte_i0_i486.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i73 (.D(temp_buffer[73]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[73]));
    defparam int_STM32_TX_Byte_i0_i73.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i72 (.D(temp_buffer[72]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[72]));
    defparam int_STM32_TX_Byte_i0_i72.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i71 (.D(temp_buffer[71]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[71]));
    defparam int_STM32_TX_Byte_i0_i71.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i70 (.D(temp_buffer[70]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[70]));
    defparam int_STM32_TX_Byte_i0_i70.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i69 (.D(temp_buffer[69]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[69]));
    defparam int_STM32_TX_Byte_i0_i69.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i233 (.D(temp_buffer[233]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[233]));
    defparam int_STM32_TX_Byte_i0_i233.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i232 (.D(temp_buffer[232]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[232]));
    defparam int_STM32_TX_Byte_i0_i232.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i231 (.D(temp_buffer[231]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[231]));
    defparam int_STM32_TX_Byte_i0_i231.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i230 (.D(temp_buffer[230]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[230]));
    defparam int_STM32_TX_Byte_i0_i230.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i349 (.D(temp_buffer[349]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[349]));
    defparam int_STM32_TX_Byte_i0_i349.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i348 (.D(temp_buffer[348]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[348]));
    defparam int_STM32_TX_Byte_i0_i348.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i485 (.D(temp_buffer[485]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[485]));
    defparam int_STM32_TX_Byte_i0_i485.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i68 (.D(temp_buffer[68]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[68]));
    defparam int_STM32_TX_Byte_i0_i68.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i67 (.D(temp_buffer[67]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[67]));
    defparam int_STM32_TX_Byte_i0_i67.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i66 (.D(temp_buffer[66]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[66]));
    defparam int_STM32_TX_Byte_i0_i66.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i65 (.D(temp_buffer[65]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[65]));
    defparam int_STM32_TX_Byte_i0_i65.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i64 (.D(temp_buffer[64]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[64]));
    defparam int_STM32_TX_Byte_i0_i64.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i229 (.D(temp_buffer[229]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[229]));
    defparam int_STM32_TX_Byte_i0_i229.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i228 (.D(temp_buffer[228]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[228]));
    defparam int_STM32_TX_Byte_i0_i228.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i227 (.D(temp_buffer[227]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[227]));
    defparam int_STM32_TX_Byte_i0_i227.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i226 (.D(temp_buffer[226]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[226]));
    defparam int_STM32_TX_Byte_i0_i226.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i347 (.D(temp_buffer[347]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[347]));
    defparam int_STM32_TX_Byte_i0_i347.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i346 (.D(temp_buffer[346]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[346]));
    defparam int_STM32_TX_Byte_i0_i346.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i484 (.D(temp_buffer[484]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[484]));
    defparam int_STM32_TX_Byte_i0_i484.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i63 (.D(temp_buffer[63]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[63]));
    defparam int_STM32_TX_Byte_i0_i63.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i62 (.D(temp_buffer[62]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[62]));
    defparam int_STM32_TX_Byte_i0_i62.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i61 (.D(temp_buffer[61]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[61]));
    defparam int_STM32_TX_Byte_i0_i61.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8769_2_lut (.A(NUM_DATA[11]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[11]));
    defparam i8769_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i60 (.D(temp_buffer[60]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[60]));
    defparam int_STM32_TX_Byte_i0_i60.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i59 (.D(temp_buffer[59]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[59]));
    defparam int_STM32_TX_Byte_i0_i59.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i225 (.D(temp_buffer[225]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[225]));
    defparam int_STM32_TX_Byte_i0_i225.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i224 (.D(temp_buffer[224]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[224]));
    defparam int_STM32_TX_Byte_i0_i224.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i223 (.D(temp_buffer[223]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[223]));
    defparam int_STM32_TX_Byte_i0_i223.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i222 (.D(temp_buffer[222]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[222]));
    defparam int_STM32_TX_Byte_i0_i222.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i345 (.D(temp_buffer[345]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[345]));
    defparam int_STM32_TX_Byte_i0_i345.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i344 (.D(temp_buffer[344]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[344]));
    defparam int_STM32_TX_Byte_i0_i344.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i483 (.D(temp_buffer[483]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[483]));
    defparam int_STM32_TX_Byte_i0_i483.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i482 (.D(temp_buffer[482]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[482]));
    defparam int_STM32_TX_Byte_i0_i482.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i58 (.D(temp_buffer[58]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[58]));
    defparam int_STM32_TX_Byte_i0_i58.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i57 (.D(temp_buffer[57]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[57]));
    defparam int_STM32_TX_Byte_i0_i57.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i56 (.D(temp_buffer[56]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[56]));
    defparam int_STM32_TX_Byte_i0_i56.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i55 (.D(temp_buffer[55]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[55]));
    defparam int_STM32_TX_Byte_i0_i55.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i54 (.D(temp_buffer[54]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[54]));
    defparam int_STM32_TX_Byte_i0_i54.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i221 (.D(temp_buffer[221]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[221]));
    defparam int_STM32_TX_Byte_i0_i221.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i220 (.D(temp_buffer[220]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[220]));
    defparam int_STM32_TX_Byte_i0_i220.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i219 (.D(temp_buffer[219]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[219]));
    defparam int_STM32_TX_Byte_i0_i219.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i218 (.D(temp_buffer[218]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[218]));
    defparam int_STM32_TX_Byte_i0_i218.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i343 (.D(temp_buffer[343]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[343]));
    defparam int_STM32_TX_Byte_i0_i343.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i342 (.D(temp_buffer[342]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[342]));
    defparam int_STM32_TX_Byte_i0_i342.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i481 (.D(temp_buffer[481]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[481]));
    defparam int_STM32_TX_Byte_i0_i481.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i53 (.D(temp_buffer[53]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[53]));
    defparam int_STM32_TX_Byte_i0_i53.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i52 (.D(temp_buffer[52]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[52]));
    defparam int_STM32_TX_Byte_i0_i52.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i51 (.D(temp_buffer[51]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[51]));
    defparam int_STM32_TX_Byte_i0_i51.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i50 (.D(temp_buffer[50]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[50]));
    defparam int_STM32_TX_Byte_i0_i50.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i49 (.D(temp_buffer[49]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[49]));
    defparam int_STM32_TX_Byte_i0_i49.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i217 (.D(temp_buffer[217]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[217]));
    defparam int_STM32_TX_Byte_i0_i217.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i216 (.D(temp_buffer[216]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[216]));
    defparam int_STM32_TX_Byte_i0_i216.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i215 (.D(temp_buffer[215]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[215]));
    defparam int_STM32_TX_Byte_i0_i215.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i214 (.D(temp_buffer[214]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[214]));
    defparam int_STM32_TX_Byte_i0_i214.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i341 (.D(temp_buffer[341]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[341]));
    defparam int_STM32_TX_Byte_i0_i341.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i340 (.D(temp_buffer[340]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[340]));
    defparam int_STM32_TX_Byte_i0_i340.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i480 (.D(temp_buffer[480]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[480]));
    defparam int_STM32_TX_Byte_i0_i480.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i48 (.D(temp_buffer[48]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[48]));
    defparam int_STM32_TX_Byte_i0_i48.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i47 (.D(temp_buffer[47]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[47]));
    defparam int_STM32_TX_Byte_i0_i47.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i46 (.D(temp_buffer[46]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[46]));
    defparam int_STM32_TX_Byte_i0_i46.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i45 (.D(temp_buffer[45]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[45]));
    defparam int_STM32_TX_Byte_i0_i45.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i44 (.D(temp_buffer[44]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[44]));
    defparam int_STM32_TX_Byte_i0_i44.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i213 (.D(temp_buffer[213]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[213]));
    defparam int_STM32_TX_Byte_i0_i213.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i212 (.D(temp_buffer[212]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[212]));
    defparam int_STM32_TX_Byte_i0_i212.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i211 (.D(temp_buffer[211]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[211]));
    defparam int_STM32_TX_Byte_i0_i211.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i210 (.D(temp_buffer[210]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[210]));
    defparam int_STM32_TX_Byte_i0_i210.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i339 (.D(temp_buffer[339]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[339]));
    defparam int_STM32_TX_Byte_i0_i339.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i338 (.D(temp_buffer[338]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[338]));
    defparam int_STM32_TX_Byte_i0_i338.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i479 (.D(temp_buffer[479]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[479]));
    defparam int_STM32_TX_Byte_i0_i479.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i478 (.D(temp_buffer[478]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[478]));
    defparam int_STM32_TX_Byte_i0_i478.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i477 (.D(temp_buffer[477]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[477]));
    defparam int_STM32_TX_Byte_i0_i477.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i476 (.D(temp_buffer[476]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[476]));
    defparam int_STM32_TX_Byte_i0_i476.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[31]), .D0(n19521), .CI0(n19521), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26742), .CI1(n26742), 
            .CO0(n26742), .S0(n133_adj_2341[31]));
    defparam stm32_counter_1256_add_4_33.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[29]), .D0(n19519), .CI0(n19519), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[30]), .D1(n26739), 
            .CI1(n26739), .CO0(n26739), .CO1(n19521), .S0(n133_adj_2341[29]), 
            .S1(n133_adj_2341[30]));
    defparam stm32_counter_1256_add_4_31.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[27]), .D0(n19517), .CI0(n19517), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[28]), .D1(n26736), 
            .CI1(n26736), .CO0(n26736), .CO1(n19519), .S0(n133_adj_2341[27]), 
            .S1(n133_adj_2341[28]));
    defparam stm32_counter_1256_add_4_29.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[25]), .D0(n19515), .CI0(n19515), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[26]), .D1(n26733), 
            .CI1(n26733), .CO0(n26733), .CO1(n19517), .S0(n133_adj_2341[25]), 
            .S1(n133_adj_2341[26]));
    defparam stm32_counter_1256_add_4_27.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[23]), .D0(n19513), .CI0(n19513), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[24]), .D1(n26730), 
            .CI1(n26730), .CO0(n26730), .CO1(n19515), .S0(n133_adj_2341[23]), 
            .S1(n133_adj_2341[24]));
    defparam stm32_counter_1256_add_4_25.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_25.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i475 (.D(temp_buffer[475]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[475]));
    defparam int_STM32_TX_Byte_i0_i475.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i474 (.D(temp_buffer[474]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[474]));
    defparam int_STM32_TX_Byte_i0_i474.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i42 (.D(temp_buffer[42]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[42]));
    defparam int_STM32_TX_Byte_i0_i42.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i473 (.D(temp_buffer[473]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[473]));
    defparam int_STM32_TX_Byte_i0_i473.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i41 (.D(temp_buffer[41]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[41]));
    defparam int_STM32_TX_Byte_i0_i41.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[21]), .D0(n19511), .CI0(n19511), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[22]), .D1(n26727), 
            .CI1(n26727), .CO0(n26727), .CO1(n19513), .S0(n133_adj_2341[21]), 
            .S1(n133_adj_2341[22]));
    defparam stm32_counter_1256_add_4_23.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[19]), .D0(n19509), .CI0(n19509), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[20]), .D1(n26724), 
            .CI1(n26724), .CO0(n26724), .CO1(n19511), .S0(n133_adj_2341[19]), 
            .S1(n133_adj_2341[20]));
    defparam stm32_counter_1256_add_4_21.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[17]), .D0(n19507), .CI0(n19507), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[18]), .D1(n26721), 
            .CI1(n26721), .CO0(n26721), .CO1(n19509), .S0(n133_adj_2341[17]), 
            .S1(n133_adj_2341[18]));
    defparam stm32_counter_1256_add_4_19.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[15]), .D0(n19505), .CI0(n19505), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[16]), .D1(n26718), 
            .CI1(n26718), .CO0(n26718), .CO1(n19507), .S0(n133_adj_2341[15]), 
            .S1(n133_adj_2341[16]));
    defparam stm32_counter_1256_add_4_17.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[13]), .D0(n19503), .CI0(n19503), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[14]), .D1(n26715), 
            .CI1(n26715), .CO0(n26715), .CO1(n19505), .S0(n133_adj_2341[13]), 
            .S1(n133_adj_2341[14]));
    defparam stm32_counter_1256_add_4_15.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[11]), .D0(n19501), .CI0(n19501), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[12]), .D1(n26712), 
            .CI1(n26712), .CO0(n26712), .CO1(n19503), .S0(n133_adj_2341[11]), 
            .S1(n133_adj_2341[12]));
    defparam stm32_counter_1256_add_4_13.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8768_2_lut (.A(NUM_DATA[12]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[12]));
    defparam i8768_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8767_2_lut (.A(NUM_DATA[13]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[13]));
    defparam i8767_2_lut.INIT = "0x2222";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[9]), .D0(n19499), .CI0(n19499), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[10]), .D1(n26709), 
            .CI1(n26709), .CO0(n26709), .CO1(n19501), .S0(n133_adj_2341[9]), 
            .S1(n133_adj_2341[10]));
    defparam stm32_counter_1256_add_4_11.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8766_2_lut (.A(NUM_DATA[14]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[14]));
    defparam i8766_2_lut.INIT = "0x2222";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[7]), .D0(n19497), .CI0(n19497), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[8]), .D1(n26706), 
            .CI1(n26706), .CO0(n26706), .CO1(n19499), .S0(n133_adj_2341[7]), 
            .S1(n133_adj_2341[8]));
    defparam stm32_counter_1256_add_4_9.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8765_2_lut (.A(NUM_DATA[15]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[15]));
    defparam i8765_2_lut.INIT = "0x2222";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[5]), .D0(n19495), .CI0(n19495), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[6]), .D1(n26703), 
            .CI1(n26703), .CO0(n26703), .CO1(n19497), .S0(n133_adj_2341[5]), 
            .S1(n133_adj_2341[6]));
    defparam stm32_counter_1256_add_4_7.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[3]), .D0(n19493), .CI0(n19493), 
            .A1(GND_net), .B1(GND_net), .C1(n28_adj_2238), .D1(n26700), 
            .CI1(n26700), .CO0(n26700), .CO1(n19495), .S0(n133_adj_2341[3]), 
            .S1(n133_adj_2341[4]));
    defparam stm32_counter_1256_add_4_5.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[1]), .D0(n19491), .CI0(n19491), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[2]), .D1(n26697), 
            .CI1(n26697), .CO0(n26697), .CO1(n19493), .S0(n133_adj_2341[1]), 
            .S1(n133_adj_2341[2]));
    defparam stm32_counter_1256_add_4_3.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@3(695[24],695[37])" *) FA2 stm32_counter_1256_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(stm32_counter[0]), .D1(n26439), .CI1(n26439), .CO0(n26439), 
            .CO1(n19491), .S1(n133_adj_2341[0]));
    defparam stm32_counter_1256_add_4_1.INIT0 = "0xc33c";
    defparam stm32_counter_1256_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[31]), .D0(n19488), .CI0(n19488), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26694), .CI1(n26694), 
            .CO0(n26694), .S0(n133_adj_2342[31]));
    defparam rhd_index_1257_add_4_33.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8760_2_lut (.A(NUM_DATA[16]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[16]));
    defparam i8760_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8758_2_lut (.A(NUM_DATA[17]), 
            .B(maxfan_replicated_net_1104), .Z(NUM_DATA[17]));
    defparam i8758_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(761[3],893[10])" *) LUT4 i1_2_lut_adj_88 (.A(int_RHD2216_TX_DV), 
            .B(n37_2[0]), .Z(n12470));
    defparam i1_2_lut_adj_88.INIT = "0x4444";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8993_2_lut (.A(n133_adj_2341[31]), 
            .B(n1378), .Z(n167[31]));
    defparam i8993_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@3(851[22],851[31])" *) LUT4 i1_2_lut_4_lut_adj_89 (.A(rhd_index[0]), 
            .B(rhd_index[3]), .C(rhd_index[1]), .D(rhd_index[2]), .Z(n15));
    defparam i1_2_lut_4_lut_adj_89.INIT = "0x4000";
    (* lut_function="(!(A+(B)))" *) LUT4 i14997_2_lut (.A(int_STM32_TX_DV), 
            .B(n18_adj_2244), .Z(n19_adj_2245));
    defparam i14997_2_lut.INIT = "0x1111";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8992_2_lut (.A(n133_adj_2341[30]), 
            .B(n1378), .Z(n167[30]));
    defparam i8992_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8991_2_lut (.A(n133_adj_2341[29]), 
            .B(n1378), .Z(n167[29]));
    defparam i8991_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8990_2_lut (.A(n133_adj_2341[28]), 
            .B(n1378), .Z(n167[28]));
    defparam i8990_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8989_2_lut (.A(n133_adj_2341[27]), 
            .B(n1378), .Z(n167[27]));
    defparam i8989_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8756_2_lut (.A(NUM_DATA[18]), 
            .B(o_reset_c), .Z(NUM_DATA[18]));
    defparam i8756_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8988_2_lut (.A(n133_adj_2341[26]), 
            .B(n1378), .Z(n167[26]));
    defparam i8988_2_lut.INIT = "0x8888";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[29]), .D0(n19486), .CI0(n19486), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[30]), .D1(n26691), 
            .CI1(n26691), .CO0(n26691), .CO1(n19488), .S0(n133_adj_2342[29]), 
            .S1(n133_adj_2342[30]));
    defparam rhd_index_1257_add_4_31.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8987_2_lut (.A(n133_adj_2341[25]), 
            .B(n1378), .Z(n167[25]));
    defparam i8987_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8755_2_lut (.A(NUM_DATA[19]), 
            .B(o_reset_c), .Z(NUM_DATA[19]));
    defparam i8755_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i472 (.D(temp_buffer[472]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[472]));
    defparam int_STM32_TX_Byte_i0_i472.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i40 (.D(temp_buffer[40]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[40]));
    defparam int_STM32_TX_Byte_i0_i40.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i471 (.D(temp_buffer[471]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[471]));
    defparam int_STM32_TX_Byte_i0_i471.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i39 (.D(temp_buffer[39]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[39]));
    defparam int_STM32_TX_Byte_i0_i39.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i470 (.D(temp_buffer[470]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[470]));
    defparam int_STM32_TX_Byte_i0_i470.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i38 (.D(temp_buffer[38]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[38]));
    defparam int_STM32_TX_Byte_i0_i38.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i469 (.D(temp_buffer[469]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[469]));
    defparam int_STM32_TX_Byte_i0_i469.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i37 (.D(temp_buffer[37]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[37]));
    defparam int_STM32_TX_Byte_i0_i37.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i468 (.D(temp_buffer[468]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[468]));
    defparam int_STM32_TX_Byte_i0_i468.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i36 (.D(temp_buffer[36]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[36]));
    defparam int_STM32_TX_Byte_i0_i36.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i467 (.D(temp_buffer[467]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[467]));
    defparam int_STM32_TX_Byte_i0_i467.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i35 (.D(temp_buffer[35]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[35]));
    defparam int_STM32_TX_Byte_i0_i35.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i466 (.D(temp_buffer[466]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[466]));
    defparam int_STM32_TX_Byte_i0_i466.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i34 (.D(temp_buffer[34]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[34]));
    defparam int_STM32_TX_Byte_i0_i34.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8986_2_lut (.A(n133_adj_2341[24]), 
            .B(n1378), .Z(n167[24]));
    defparam i8986_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i465 (.D(temp_buffer[465]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[465]));
    defparam int_STM32_TX_Byte_i0_i465.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i33 (.D(temp_buffer[33]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[33]));
    defparam int_STM32_TX_Byte_i0_i33.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i464 (.D(temp_buffer[464]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[464]));
    defparam int_STM32_TX_Byte_i0_i464.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i32 (.D(temp_buffer[32]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[32]));
    defparam int_STM32_TX_Byte_i0_i32.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i463 (.D(temp_buffer[463]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[463]));
    defparam int_STM32_TX_Byte_i0_i463.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i31 (.D(temp_buffer[31]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[31]));
    defparam int_STM32_TX_Byte_i0_i31.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i462 (.D(temp_buffer[462]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[462]));
    defparam int_STM32_TX_Byte_i0_i462.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8985_2_lut (.A(n133_adj_2341[23]), 
            .B(n1378), .Z(n167[23]));
    defparam i8985_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i30 (.D(temp_buffer[30]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[30]));
    defparam int_STM32_TX_Byte_i0_i30.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i461 (.D(temp_buffer[461]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[461]));
    defparam int_STM32_TX_Byte_i0_i461.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i29 (.D(temp_buffer[29]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[29]));
    defparam int_STM32_TX_Byte_i0_i29.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i460 (.D(temp_buffer[460]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[460]));
    defparam int_STM32_TX_Byte_i0_i460.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i28 (.D(temp_buffer[28]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[28]));
    defparam int_STM32_TX_Byte_i0_i28.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i459 (.D(temp_buffer[459]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[459]));
    defparam int_STM32_TX_Byte_i0_i459.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i27 (.D(temp_buffer[27]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[27]));
    defparam int_STM32_TX_Byte_i0_i27.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i458 (.D(temp_buffer[458]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[458]));
    defparam int_STM32_TX_Byte_i0_i458.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i26 (.D(temp_buffer[26]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[26]));
    defparam int_STM32_TX_Byte_i0_i26.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i457 (.D(temp_buffer[457]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[457]));
    defparam int_STM32_TX_Byte_i0_i457.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i25 (.D(temp_buffer[25]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[25]));
    defparam int_STM32_TX_Byte_i0_i25.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i456 (.D(temp_buffer[456]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[456]));
    defparam int_STM32_TX_Byte_i0_i456.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i24 (.D(temp_buffer[24]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[24]));
    defparam int_STM32_TX_Byte_i0_i24.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i455 (.D(temp_buffer[455]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[455]));
    defparam int_STM32_TX_Byte_i0_i455.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i23 (.D(temp_buffer[23]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[23]));
    defparam int_STM32_TX_Byte_i0_i23.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i454 (.D(temp_buffer[454]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[454]));
    defparam int_STM32_TX_Byte_i0_i454.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i22 (.D(temp_buffer[22]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[22]));
    defparam int_STM32_TX_Byte_i0_i22.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i453 (.D(temp_buffer[453]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[453]));
    defparam int_STM32_TX_Byte_i0_i453.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i21 (.D(temp_buffer[21]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[21]));
    defparam int_STM32_TX_Byte_i0_i21.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i452 (.D(temp_buffer[452]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[452]));
    defparam int_STM32_TX_Byte_i0_i452.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i20 (.D(temp_buffer[20]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[20]));
    defparam int_STM32_TX_Byte_i0_i20.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i451 (.D(temp_buffer[451]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[451]));
    defparam int_STM32_TX_Byte_i0_i451.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i19 (.D(temp_buffer[19]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[19]));
    defparam int_STM32_TX_Byte_i0_i19.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i450 (.D(temp_buffer[450]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[450]));
    defparam int_STM32_TX_Byte_i0_i450.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i18 (.D(temp_buffer[18]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[18]));
    defparam int_STM32_TX_Byte_i0_i18.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i449 (.D(temp_buffer[449]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[449]));
    defparam int_STM32_TX_Byte_i0_i449.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i17 (.D(temp_buffer[17]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[17]));
    defparam int_STM32_TX_Byte_i0_i17.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i448 (.D(temp_buffer[448]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[448]));
    defparam int_STM32_TX_Byte_i0_i448.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i16 (.D(temp_buffer[16]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[16]));
    defparam int_STM32_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i447 (.D(temp_buffer[447]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[447]));
    defparam int_STM32_TX_Byte_i0_i447.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i15 (.D(temp_buffer[15]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[15]));
    defparam int_STM32_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i446 (.D(temp_buffer[446]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[446]));
    defparam int_STM32_TX_Byte_i0_i446.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i14 (.D(temp_buffer[14]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[14]));
    defparam int_STM32_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i445 (.D(temp_buffer[445]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[445]));
    defparam int_STM32_TX_Byte_i0_i445.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i13 (.D(temp_buffer[13]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[13]));
    defparam int_STM32_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i444 (.D(temp_buffer[444]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[444]));
    defparam int_STM32_TX_Byte_i0_i444.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i12 (.D(temp_buffer[12]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[12]));
    defparam int_STM32_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i443 (.D(temp_buffer[443]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[443]));
    defparam int_STM32_TX_Byte_i0_i443.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i11 (.D(temp_buffer[11]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[11]));
    defparam int_STM32_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i442 (.D(temp_buffer[442]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[442]));
    defparam int_STM32_TX_Byte_i0_i442.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i10 (.D(temp_buffer[10]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[10]));
    defparam int_STM32_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i441 (.D(temp_buffer[441]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[441]));
    defparam int_STM32_TX_Byte_i0_i441.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i9 (.D(temp_buffer[9]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[9]));
    defparam int_STM32_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i440 (.D(temp_buffer[440]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[440]));
    defparam int_STM32_TX_Byte_i0_i440.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i8 (.D(temp_buffer[8]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[8]));
    defparam int_STM32_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i439 (.D(temp_buffer[439]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[439]));
    defparam int_STM32_TX_Byte_i0_i439.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i7 (.D(temp_buffer[7]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[7]));
    defparam int_STM32_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i438 (.D(temp_buffer[438]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[438]));
    defparam int_STM32_TX_Byte_i0_i438.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i6 (.D(temp_buffer[6]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[6]));
    defparam int_STM32_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i437 (.D(temp_buffer[437]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[437]));
    defparam int_STM32_TX_Byte_i0_i437.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i5 (.D(temp_buffer[5]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[5]));
    defparam int_STM32_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i436 (.D(temp_buffer[436]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[436]));
    defparam int_STM32_TX_Byte_i0_i436.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i4 (.D(temp_buffer[4]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[4]));
    defparam int_STM32_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i435 (.D(temp_buffer[435]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[435]));
    defparam int_STM32_TX_Byte_i0_i435.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i3 (.D(temp_buffer[3]), 
            .SP(n6889), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[3]));
    defparam int_STM32_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i434 (.D(temp_buffer[434]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[434]));
    defparam int_STM32_TX_Byte_i0_i434.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_FIFO_RHD2132_RE_c (.D(n12500), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_FIFO_RHD2132_RE));
    defparam int_FIFO_RHD2132_RE_c.REGSET = "RESET";
    defparam int_FIFO_RHD2132_RE_c.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8984_2_lut (.A(n133_adj_2341[22]), 
            .B(n1378), .Z(n167[22]));
    defparam i8984_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8983_2_lut (.A(n133_adj_2341[21]), 
            .B(n1378), .Z(n167[21]));
    defparam i8983_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8982_2_lut (.A(n133_adj_2341[20]), 
            .B(n1378), .Z(n167[20]));
    defparam i8982_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8981_2_lut (.A(n133_adj_2341[19]), 
            .B(n1378), .Z(n167[19]));
    defparam i8981_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8754_2_lut (.A(NUM_DATA[20]), 
            .B(o_reset_c), .Z(NUM_DATA[20]));
    defparam i8754_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8980_2_lut (.A(n133_adj_2341[18]), 
            .B(n1378), .Z(n167[18]));
    defparam i8980_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8979_2_lut (.A(n133_adj_2341[17]), 
            .B(n1378), .Z(n167[17]));
    defparam i8979_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8978_2_lut (.A(n133_adj_2341[16]), 
            .B(n1378), .Z(n167[16]));
    defparam i8978_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8977_2_lut (.A(n133_adj_2341[15]), 
            .B(n1378), .Z(n167[15]));
    defparam i8977_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8753_2_lut (.A(NUM_DATA[21]), 
            .B(o_reset_c), .Z(NUM_DATA[21]));
    defparam i8753_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8976_2_lut (.A(n133_adj_2341[14]), 
            .B(n1378), .Z(n167[14]));
    defparam i8976_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8975_2_lut (.A(n133_adj_2341[13]), 
            .B(n1378), .Z(n167[13]));
    defparam i8975_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8974_2_lut (.A(n133_adj_2341[12]), 
            .B(n1378), .Z(n167[12]));
    defparam i8974_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@3(590[4],755[12])" *) LUT4 i8752_2_lut (.A(NUM_DATA[22]), 
            .B(o_reset_c), .Z(NUM_DATA[22]));
    defparam i8752_2_lut.INIT = "0x2222";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[27]), .D0(n19484), .CI0(n19484), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[28]), .D1(n26688), 
            .CI1(n26688), .CO0(n26688), .CO1(n19486), .S0(n133_adj_2342[27]), 
            .S1(n133_adj_2342[28]));
    defparam rhd_index_1257_add_4_29.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8973_2_lut (.A(n133_adj_2341[11]), 
            .B(n1378), .Z(n167[11]));
    defparam i8973_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8972_2_lut (.A(n133_adj_2341[10]), 
            .B(n1378), .Z(n167[10]));
    defparam i8972_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8971_2_lut (.A(n133_adj_2341[9]), 
            .B(n1378), .Z(n167[9]));
    defparam i8971_2_lut.INIT = "0x8888";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[25]), .D0(n19482), .CI0(n19482), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[26]), .D1(n26685), 
            .CI1(n26685), .CO0(n26685), .CO1(n19484), .S0(n133_adj_2342[25]), 
            .S1(n133_adj_2342[26]));
    defparam rhd_index_1257_add_4_27.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8970_2_lut (.A(n133_adj_2341[8]), 
            .B(n1378), .Z(n167[8]));
    defparam i8970_2_lut.INIT = "0x8888";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[23]), .D0(n19480), .CI0(n19480), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[24]), .D1(n26682), 
            .CI1(n26682), .CO0(n26682), .CO1(n19482), .S0(n133_adj_2342[23]), 
            .S1(n133_adj_2342[24]));
    defparam rhd_index_1257_add_4_25.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[21]), .D0(n19478), .CI0(n19478), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[22]), .D1(n26679), 
            .CI1(n26679), .CO0(n26679), .CO1(n19480), .S0(n133_adj_2342[21]), 
            .S1(n133_adj_2342[22]));
    defparam rhd_index_1257_add_4_23.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[19]), .D0(n19476), .CI0(n19476), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[20]), .D1(n26676), 
            .CI1(n26676), .CO0(n26676), .CO1(n19478), .S0(n133_adj_2342[19]), 
            .S1(n133_adj_2342[20]));
    defparam rhd_index_1257_add_4_21.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(636[9],636[33])" *) LUT4 i15003_2_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .Z(n2154));
    defparam i15003_2_lut.INIT = "0x4444";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8969_2_lut (.A(n133_adj_2341[7]), 
            .B(n1378), .Z(n167[7]));
    defparam i8969_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8968_2_lut (.A(n133_adj_2341[6]), 
            .B(n1378), .Z(n167[6]));
    defparam i8968_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8967_2_lut (.A(n133_adj_2341[5]), 
            .B(n1378), .Z(n167[5]));
    defparam i8967_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8966_2_lut (.A(n133_adj_2341[4]), 
            .B(n1378), .Z(n167[4]));
    defparam i8966_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8965_2_lut (.A(n133_adj_2341[3]), 
            .B(n1378), .Z(n167[3]));
    defparam i8965_2_lut.INIT = "0x8888";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[17]), .D0(n19474), .CI0(n19474), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[18]), .D1(n26673), 
            .CI1(n26673), .CO0(n26673), .CO1(n19476), .S0(n133_adj_2342[17]), 
            .S1(n133_adj_2342[18]));
    defparam rhd_index_1257_add_4_19.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8964_2_lut (.A(n133_adj_2341[2]), 
            .B(n1378), .Z(n167[2]));
    defparam i8964_2_lut.INIT = "0x8888";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[15]), .D0(n19472), .CI0(n19472), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[16]), .D1(n26670), 
            .CI1(n26670), .CO0(n26670), .CO1(n19474), .S0(n133_adj_2342[15]), 
            .S1(n133_adj_2342[16]));
    defparam rhd_index_1257_add_4_17.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(695[24],695[37])" *) LUT4 i8963_2_lut (.A(n133_adj_2341[1]), 
            .B(n1378), .Z(n167[1]));
    defparam i8963_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+(C+!(D)))+!A ((C+!(D))+!B)))", lineinfo="@7(129[12],129[29])" *) LUT4 i2_3_lut_4_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(\rhd_state[0] ), .D(int_RHD2216_TX_Ready), 
            .Z(n20627));
    defparam i2_3_lut_4_lut.INIT = "0x0600";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8962_2_lut (.A(n133_adj_2342[31]), 
            .B(n7791), .Z(n167_adj_2343[31]));
    defparam i8962_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8961_2_lut (.A(n133_adj_2342[30]), 
            .B(n7791), .Z(n167_adj_2343[30]));
    defparam i8961_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8960_2_lut (.A(n133_adj_2342[29]), 
            .B(n7791), .Z(n167_adj_2343[29]));
    defparam i8960_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8959_2_lut (.A(n133_adj_2342[28]), 
            .B(n7791), .Z(n167_adj_2343[28]));
    defparam i8959_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8958_2_lut (.A(n133_adj_2342[27]), 
            .B(n7791), .Z(n167_adj_2343[27]));
    defparam i8958_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B (D)+!B (C)))" *) LUT4 i9115_4_lut_4_lut (.A(stm32_state[3]), 
            .B(stm32_state[1]), .C(n11468), .D(n11478), .Z(n16007));
    defparam i9115_4_lut_4_lut.INIT = "0xfeba";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8957_2_lut (.A(n133_adj_2342[26]), 
            .B(n7791), .Z(n167_adj_2343[26]));
    defparam i8957_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8956_2_lut (.A(n133_adj_2342[25]), 
            .B(n7791), .Z(n167_adj_2343[25]));
    defparam i8956_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A (B (C+(D)))))" *) LUT4 i14988_4_lut (.A(data_array_send_count[2]), 
            .B(data_array_send_count[3]), .C(data_array_send_count[0]), 
            .D(data_array_send_count[1]), .Z(n16021));
    defparam i14988_4_lut.INIT = "0x3337";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8955_2_lut (.A(n133_adj_2342[24]), 
            .B(n7791), .Z(n167_adj_2343[24]));
    defparam i8955_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8954_2_lut (.A(n133_adj_2342[23]), 
            .B(n7791), .Z(n167_adj_2343[23]));
    defparam i8954_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8953_2_lut (.A(n133_adj_2342[22]), 
            .B(n7791), .Z(n167_adj_2343[22]));
    defparam i8953_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8952_2_lut (.A(n133_adj_2342[21]), 
            .B(n7791), .Z(n167_adj_2343[21]));
    defparam i8952_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8951_2_lut (.A(n133_adj_2342[20]), 
            .B(n7791), .Z(n167_adj_2343[20]));
    defparam i8951_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8950_2_lut (.A(n133_adj_2342[19]), 
            .B(n7791), .Z(n167_adj_2343[19]));
    defparam i8950_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8949_2_lut (.A(n133_adj_2342[18]), 
            .B(n7791), .Z(n167_adj_2343[18]));
    defparam i8949_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8948_2_lut (.A(n133_adj_2342[17]), 
            .B(n7791), .Z(n167_adj_2343[17]));
    defparam i8948_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8947_2_lut (.A(n133_adj_2342[16]), 
            .B(n7791), .Z(n167_adj_2343[16]));
    defparam i8947_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8946_2_lut (.A(n133_adj_2342[15]), 
            .B(n7791), .Z(n167_adj_2343[15]));
    defparam i8946_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8945_2_lut (.A(n133_adj_2342[14]), 
            .B(n7791), .Z(n167_adj_2343[14]));
    defparam i8945_2_lut.INIT = "0x8888";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[13]), .D0(n19470), .CI0(n19470), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[14]), .D1(n26667), 
            .CI1(n26667), .CO0(n26667), .CO1(n19472), .S0(n133_adj_2342[13]), 
            .S1(n133_adj_2342[14]));
    defparam rhd_index_1257_add_4_15.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[11]), .D0(n19468), .CI0(n19468), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[12]), .D1(n26664), 
            .CI1(n26664), .CO0(n26664), .CO1(n19470), .S0(n133_adj_2342[11]), 
            .S1(n133_adj_2342[12]));
    defparam rhd_index_1257_add_4_13.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8944_2_lut (.A(n133_adj_2342[13]), 
            .B(n7791), .Z(n167_adj_2343[13]));
    defparam i8944_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8943_2_lut (.A(n133_adj_2342[12]), 
            .B(n7791), .Z(n167_adj_2343[12]));
    defparam i8943_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8942_2_lut (.A(n133_adj_2342[11]), 
            .B(n7791), .Z(n167_adj_2343[11]));
    defparam i8942_2_lut.INIT = "0x8888";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[9]), .D0(n19466), .CI0(n19466), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[10]), .D1(n26661), 
            .CI1(n26661), .CO0(n26661), .CO1(n19468), .S0(n133_adj_2342[9]), 
            .S1(n133_adj_2342[10]));
    defparam rhd_index_1257_add_4_11.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8941_2_lut (.A(n133_adj_2342[10]), 
            .B(n7791), .Z(n167_adj_2343[10]));
    defparam i8941_2_lut.INIT = "0x8888";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[7]), .D0(n19464), .CI0(n19464), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[8]), .D1(n26658), 
            .CI1(n26658), .CO0(n26658), .CO1(n19466), .S0(n133_adj_2342[7]), 
            .S1(n133_adj_2342[8]));
    defparam rhd_index_1257_add_4_9.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[5]), .D0(n19462), .CI0(n19462), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[6]), .D1(n26655), 
            .CI1(n26655), .CO0(n26655), .CO1(n19464), .S0(n133_adj_2342[5]), 
            .S1(n133_adj_2342[6]));
    defparam rhd_index_1257_add_4_7.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8940_2_lut (.A(n133_adj_2342[9]), 
            .B(n7791), .Z(n167_adj_2343[9]));
    defparam i8940_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8939_2_lut (.A(n133_adj_2342[8]), 
            .B(n7791), .Z(n167_adj_2343[8]));
    defparam i8939_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8938_2_lut (.A(n133_adj_2342[7]), 
            .B(n7791), .Z(n167_adj_2343[7]));
    defparam i8938_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8937_2_lut (.A(n133_adj_2342[6]), 
            .B(n7791), .Z(n167_adj_2343[6]));
    defparam i8937_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8936_2_lut (.A(n133_adj_2342[5]), 
            .B(n7791), .Z(n167_adj_2343[5]));
    defparam i8936_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8935_2_lut (.A(n133_adj_2342[4]), 
            .B(n7791), .Z(n167_adj_2343[4]));
    defparam i8935_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8934_2_lut (.A(n133_adj_2342[3]), 
            .B(n7791), .Z(n167_adj_2343[3]));
    defparam i8934_2_lut.INIT = "0x8888";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[3]), .D0(n19460), .CI0(n19460), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[4]), .D1(n26652), 
            .CI1(n26652), .CO0(n26652), .CO1(n19462), .S0(n133_adj_2342[3]), 
            .S1(n133_adj_2342[4]));
    defparam rhd_index_1257_add_4_5.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8933_2_lut (.A(n133_adj_2342[2]), 
            .B(n7791), .Z(n167_adj_2343[2]));
    defparam i8933_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(851[22],851[31])" *) LUT4 i8932_2_lut (.A(n133_adj_2342[1]), 
            .B(n7791), .Z(n167_adj_2343[1]));
    defparam i8932_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8931_2_lut (.A(n133[31]), 
            .B(n7847), .Z(n167_adj_2344[31]));
    defparam i8931_2_lut.INIT = "0x8888";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[1]), .D0(n19458), .CI0(n19458), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[2]), .D1(n26649), 
            .CI1(n26649), .CO0(n26649), .CO1(n19460), .S0(n133_adj_2342[1]), 
            .S1(n133_adj_2342[2]));
    defparam rhd_index_1257_add_4_3.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8930_2_lut (.A(n133[30]), 
            .B(n7847), .Z(n167_adj_2344[30]));
    defparam i8930_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8929_2_lut (.A(n133[29]), 
            .B(n7847), .Z(n167_adj_2344[29]));
    defparam i8929_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8928_2_lut (.A(n133[28]), 
            .B(n7847), .Z(n167_adj_2344[28]));
    defparam i8928_2_lut.INIT = "0x8888";
    (* lut_function="(A+((C)+!B))", lineinfo="@3(738[10],738[11])" *) LUT4 i1_2_lut_3_lut_adj_90 (.A(stm32_state[1]), 
            .B(stm32_state[3]), .C(n11445), .Z(n11457));
    defparam i1_2_lut_3_lut_adj_90.INIT = "0xfbfb";
    (* lut_function="(A+(B+!(C)))", lineinfo="@3(738[10],738[11])" *) LUT4 i1_2_lut_3_lut_adj_91 (.A(stm32_state[2]), 
            .B(stm32_state[4]), .C(stm32_state[0]), .Z(n11478));
    defparam i1_2_lut_3_lut_adj_91.INIT = "0xefef";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@3(738[10],738[11])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_92 (.A(stm32_state[2]), 
            .B(stm32_state[4]), .C(n11377), .D(stm32_state[0]), .Z(n11473));
    defparam i1_2_lut_3_lut_4_lut_adj_92.INIT = "0xfeff";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8927_2_lut (.A(n133[27]), 
            .B(n7847), .Z(n167_adj_2344[27]));
    defparam i8927_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C)))", lineinfo="@3(738[10],738[11])" *) LUT4 i1_2_lut_3_lut_adj_93 (.A(stm32_state[2]), 
            .B(stm32_state[4]), .C(stm32_state[0]), .Z(n11445));
    defparam i1_2_lut_3_lut_adj_93.INIT = "0xfefe";
    (* lut_function="(!(A (C+(D))+!A ((C+(D))+!B)))" *) LUT4 i1_3_lut_4_lut_adj_94 (.A(n13523), 
            .B(n1868[0]), .C(\rhd_state[1] ), .D(int_RHD2216_TX_DV), .Z(n21130));
    defparam i1_3_lut_4_lut_adj_94.INIT = "0x000e";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 int_RHD2216_TX_Ready_I_0_2_lut_3_lut (.A(n13523), 
            .B(n1868[0]), .C(int_RHD2216_TX_DV), .Z(int_RHD2216_TX_Ready));
    defparam int_RHD2216_TX_Ready_I_0_2_lut_3_lut.INIT = "0x0e0e";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8926_2_lut (.A(n133[26]), 
            .B(n7847), .Z(n167_adj_2344[26]));
    defparam i8926_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@3(761[3],893[10])" *) LUT4 i1_2_lut_3_lut_adj_95 (.A(int_RHD2216_TX_DV), 
            .B(n2245), .C(r_SPI_Clk_Count[5]), .Z(r_Trailing_Edge_N_2106));
    defparam i1_2_lut_3_lut_adj_95.INIT = "0x4040";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@3(761[3],893[10])" *) LUT4 i1_2_lut_3_lut_adj_96 (.A(int_RHD2216_TX_DV), 
            .B(n2245), .C(r_SPI_Clk_Count[5]), .Z(n46_adj_2314));
    defparam i1_2_lut_3_lut_adj_96.INIT = "0x0404";
    (* lut_function="(!(A+(B (C))))" *) LUT4 i14984_2_lut_3_lut (.A(n10954), 
            .B(stm32_state[0]), .C(n1378), .Z(n15685));
    defparam i14984_2_lut_3_lut.INIT = "0x1515";
    (* lut_function="(A (B (C (D))+!B (C))+!A (C))" *) LUT4 i1_3_lut_4_lut_adj_97 (.A(rhd_index[3]), 
            .B(rhd_index[1]), .C(rhd_index[2]), .D(rhd_index[0]), .Z(n15960));
    defparam i1_3_lut_4_lut_adj_97.INIT = "0xf070";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_98 (.A(rhd_index[3]), 
            .B(rhd_index[1]), .C(rhd_index[2]), .Z(n181));
    defparam i1_2_lut_3_lut_adj_98.INIT = "0x8080";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8925_2_lut (.A(n133[25]), 
            .B(n7847), .Z(n167_adj_2344[25]));
    defparam i8925_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_DV_c (.D(n12499), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_DV));
    defparam int_STM32_TX_DV_c.REGSET = "RESET";
    defparam int_STM32_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i1 (.D(n9892), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1]));
    defparam temp_buffer__i1.REGSET = "RESET";
    defparam temp_buffer__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8924_2_lut (.A(n133[24]), 
            .B(n7847), .Z(n167_adj_2344[24]));
    defparam i8924_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i2 (.D(n9894), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[2]));
    defparam temp_buffer__i2.REGSET = "RESET";
    defparam temp_buffer__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i3 (.D(n9896), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[3]));
    defparam temp_buffer__i3.REGSET = "RESET";
    defparam temp_buffer__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i4 (.D(n9898), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[4]));
    defparam temp_buffer__i4.REGSET = "RESET";
    defparam temp_buffer__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i5 (.D(n9900), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[5]));
    defparam temp_buffer__i5.REGSET = "RESET";
    defparam temp_buffer__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i6 (.D(n9902), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[6]));
    defparam temp_buffer__i6.REGSET = "RESET";
    defparam temp_buffer__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i7 (.D(n9904), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[7]));
    defparam temp_buffer__i7.REGSET = "RESET";
    defparam temp_buffer__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i8 (.D(n9906), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[8]));
    defparam temp_buffer__i8.REGSET = "RESET";
    defparam temp_buffer__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i9 (.D(n9908), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[9]));
    defparam temp_buffer__i9.REGSET = "RESET";
    defparam temp_buffer__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i10 (.D(n9910), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[10]));
    defparam temp_buffer__i10.REGSET = "RESET";
    defparam temp_buffer__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i11 (.D(n9912), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[11]));
    defparam temp_buffer__i11.REGSET = "RESET";
    defparam temp_buffer__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i12 (.D(n9914), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[12]));
    defparam temp_buffer__i12.REGSET = "RESET";
    defparam temp_buffer__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i13 (.D(n9916), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[13]));
    defparam temp_buffer__i13.REGSET = "RESET";
    defparam temp_buffer__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i14 (.D(n9918), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[14]));
    defparam temp_buffer__i14.REGSET = "RESET";
    defparam temp_buffer__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i15 (.D(n9920), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[15]));
    defparam temp_buffer__i15.REGSET = "RESET";
    defparam temp_buffer__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i16 (.D(temp_buffer[0]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[16]));
    defparam temp_buffer__i16.REGSET = "RESET";
    defparam temp_buffer__i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i17 (.D(temp_buffer[1]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[17]));
    defparam temp_buffer__i17.REGSET = "RESET";
    defparam temp_buffer__i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i18 (.D(temp_buffer[2]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[18]));
    defparam temp_buffer__i18.REGSET = "RESET";
    defparam temp_buffer__i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i19 (.D(temp_buffer[3]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[19]));
    defparam temp_buffer__i19.REGSET = "RESET";
    defparam temp_buffer__i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i20 (.D(temp_buffer[4]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[20]));
    defparam temp_buffer__i20.REGSET = "RESET";
    defparam temp_buffer__i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i21 (.D(temp_buffer[5]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[21]));
    defparam temp_buffer__i21.REGSET = "RESET";
    defparam temp_buffer__i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i22 (.D(temp_buffer[6]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[22]));
    defparam temp_buffer__i22.REGSET = "RESET";
    defparam temp_buffer__i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i23 (.D(temp_buffer[7]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[23]));
    defparam temp_buffer__i23.REGSET = "RESET";
    defparam temp_buffer__i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i24 (.D(temp_buffer[8]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[24]));
    defparam temp_buffer__i24.REGSET = "RESET";
    defparam temp_buffer__i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i25 (.D(temp_buffer[9]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[25]));
    defparam temp_buffer__i25.REGSET = "RESET";
    defparam temp_buffer__i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i26 (.D(temp_buffer[10]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[26]));
    defparam temp_buffer__i26.REGSET = "RESET";
    defparam temp_buffer__i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i27 (.D(temp_buffer[11]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[27]));
    defparam temp_buffer__i27.REGSET = "RESET";
    defparam temp_buffer__i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i28 (.D(temp_buffer[12]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[28]));
    defparam temp_buffer__i28.REGSET = "RESET";
    defparam temp_buffer__i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i29 (.D(temp_buffer[13]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[29]));
    defparam temp_buffer__i29.REGSET = "RESET";
    defparam temp_buffer__i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i30 (.D(temp_buffer[14]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[30]));
    defparam temp_buffer__i30.REGSET = "RESET";
    defparam temp_buffer__i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i31 (.D(temp_buffer[15]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[31]));
    defparam temp_buffer__i31.REGSET = "RESET";
    defparam temp_buffer__i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i32 (.D(temp_buffer[16]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[32]));
    defparam temp_buffer__i32.REGSET = "RESET";
    defparam temp_buffer__i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i33 (.D(temp_buffer[17]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[33]));
    defparam temp_buffer__i33.REGSET = "RESET";
    defparam temp_buffer__i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i34 (.D(temp_buffer[18]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[34]));
    defparam temp_buffer__i34.REGSET = "RESET";
    defparam temp_buffer__i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i35 (.D(temp_buffer[19]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[35]));
    defparam temp_buffer__i35.REGSET = "RESET";
    defparam temp_buffer__i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i36 (.D(temp_buffer[20]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[36]));
    defparam temp_buffer__i36.REGSET = "RESET";
    defparam temp_buffer__i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i37 (.D(temp_buffer[21]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[37]));
    defparam temp_buffer__i37.REGSET = "RESET";
    defparam temp_buffer__i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i38 (.D(temp_buffer[22]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[38]));
    defparam temp_buffer__i38.REGSET = "RESET";
    defparam temp_buffer__i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i39 (.D(temp_buffer[23]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[39]));
    defparam temp_buffer__i39.REGSET = "RESET";
    defparam temp_buffer__i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i40 (.D(temp_buffer[24]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[40]));
    defparam temp_buffer__i40.REGSET = "RESET";
    defparam temp_buffer__i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i41 (.D(temp_buffer[25]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[41]));
    defparam temp_buffer__i41.REGSET = "RESET";
    defparam temp_buffer__i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i42 (.D(temp_buffer[26]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[42]));
    defparam temp_buffer__i42.REGSET = "RESET";
    defparam temp_buffer__i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i43 (.D(temp_buffer[27]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[43]));
    defparam temp_buffer__i43.REGSET = "RESET";
    defparam temp_buffer__i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i44 (.D(temp_buffer[28]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[44]));
    defparam temp_buffer__i44.REGSET = "RESET";
    defparam temp_buffer__i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i45 (.D(temp_buffer[29]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[45]));
    defparam temp_buffer__i45.REGSET = "RESET";
    defparam temp_buffer__i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i46 (.D(temp_buffer[30]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[46]));
    defparam temp_buffer__i46.REGSET = "RESET";
    defparam temp_buffer__i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i47 (.D(temp_buffer[31]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[47]));
    defparam temp_buffer__i47.REGSET = "RESET";
    defparam temp_buffer__i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i48 (.D(temp_buffer[32]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[48]));
    defparam temp_buffer__i48.REGSET = "RESET";
    defparam temp_buffer__i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i49 (.D(temp_buffer[33]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[49]));
    defparam temp_buffer__i49.REGSET = "RESET";
    defparam temp_buffer__i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i50 (.D(temp_buffer[34]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[50]));
    defparam temp_buffer__i50.REGSET = "RESET";
    defparam temp_buffer__i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i51 (.D(temp_buffer[35]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[51]));
    defparam temp_buffer__i51.REGSET = "RESET";
    defparam temp_buffer__i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i52 (.D(temp_buffer[36]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[52]));
    defparam temp_buffer__i52.REGSET = "RESET";
    defparam temp_buffer__i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i53 (.D(temp_buffer[37]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[53]));
    defparam temp_buffer__i53.REGSET = "RESET";
    defparam temp_buffer__i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i54 (.D(temp_buffer[38]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[54]));
    defparam temp_buffer__i54.REGSET = "RESET";
    defparam temp_buffer__i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i55 (.D(temp_buffer[39]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[55]));
    defparam temp_buffer__i55.REGSET = "RESET";
    defparam temp_buffer__i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i56 (.D(temp_buffer[40]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[56]));
    defparam temp_buffer__i56.REGSET = "RESET";
    defparam temp_buffer__i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i57 (.D(temp_buffer[41]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[57]));
    defparam temp_buffer__i57.REGSET = "RESET";
    defparam temp_buffer__i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i58 (.D(temp_buffer[42]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[58]));
    defparam temp_buffer__i58.REGSET = "RESET";
    defparam temp_buffer__i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i59 (.D(temp_buffer[43]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[59]));
    defparam temp_buffer__i59.REGSET = "RESET";
    defparam temp_buffer__i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i60 (.D(temp_buffer[44]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[60]));
    defparam temp_buffer__i60.REGSET = "RESET";
    defparam temp_buffer__i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i61 (.D(temp_buffer[45]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[61]));
    defparam temp_buffer__i61.REGSET = "RESET";
    defparam temp_buffer__i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i62 (.D(temp_buffer[46]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[62]));
    defparam temp_buffer__i62.REGSET = "RESET";
    defparam temp_buffer__i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i63 (.D(temp_buffer[47]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[63]));
    defparam temp_buffer__i63.REGSET = "RESET";
    defparam temp_buffer__i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i64 (.D(temp_buffer[48]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[64]));
    defparam temp_buffer__i64.REGSET = "RESET";
    defparam temp_buffer__i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i65 (.D(temp_buffer[49]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[65]));
    defparam temp_buffer__i65.REGSET = "RESET";
    defparam temp_buffer__i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i66 (.D(temp_buffer[50]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[66]));
    defparam temp_buffer__i66.REGSET = "RESET";
    defparam temp_buffer__i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i67 (.D(temp_buffer[51]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[67]));
    defparam temp_buffer__i67.REGSET = "RESET";
    defparam temp_buffer__i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i68 (.D(temp_buffer[52]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[68]));
    defparam temp_buffer__i68.REGSET = "RESET";
    defparam temp_buffer__i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i69 (.D(temp_buffer[53]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[69]));
    defparam temp_buffer__i69.REGSET = "RESET";
    defparam temp_buffer__i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i70 (.D(temp_buffer[54]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[70]));
    defparam temp_buffer__i70.REGSET = "RESET";
    defparam temp_buffer__i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i71 (.D(temp_buffer[55]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[71]));
    defparam temp_buffer__i71.REGSET = "RESET";
    defparam temp_buffer__i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i72 (.D(temp_buffer[56]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[72]));
    defparam temp_buffer__i72.REGSET = "RESET";
    defparam temp_buffer__i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i73 (.D(temp_buffer[57]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[73]));
    defparam temp_buffer__i73.REGSET = "RESET";
    defparam temp_buffer__i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i74 (.D(temp_buffer[58]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[74]));
    defparam temp_buffer__i74.REGSET = "RESET";
    defparam temp_buffer__i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i75 (.D(temp_buffer[59]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[75]));
    defparam temp_buffer__i75.REGSET = "RESET";
    defparam temp_buffer__i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i76 (.D(temp_buffer[60]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[76]));
    defparam temp_buffer__i76.REGSET = "RESET";
    defparam temp_buffer__i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i77 (.D(temp_buffer[61]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[77]));
    defparam temp_buffer__i77.REGSET = "RESET";
    defparam temp_buffer__i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i78 (.D(temp_buffer[62]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[78]));
    defparam temp_buffer__i78.REGSET = "RESET";
    defparam temp_buffer__i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i79 (.D(temp_buffer[63]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[79]));
    defparam temp_buffer__i79.REGSET = "RESET";
    defparam temp_buffer__i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i80 (.D(temp_buffer[64]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[80]));
    defparam temp_buffer__i80.REGSET = "RESET";
    defparam temp_buffer__i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i81 (.D(temp_buffer[65]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[81]));
    defparam temp_buffer__i81.REGSET = "RESET";
    defparam temp_buffer__i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i82 (.D(temp_buffer[66]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[82]));
    defparam temp_buffer__i82.REGSET = "RESET";
    defparam temp_buffer__i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i83 (.D(temp_buffer[67]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[83]));
    defparam temp_buffer__i83.REGSET = "RESET";
    defparam temp_buffer__i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i84 (.D(temp_buffer[68]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[84]));
    defparam temp_buffer__i84.REGSET = "RESET";
    defparam temp_buffer__i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i85 (.D(temp_buffer[69]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[85]));
    defparam temp_buffer__i85.REGSET = "RESET";
    defparam temp_buffer__i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i86 (.D(temp_buffer[70]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[86]));
    defparam temp_buffer__i86.REGSET = "RESET";
    defparam temp_buffer__i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i87 (.D(temp_buffer[71]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[87]));
    defparam temp_buffer__i87.REGSET = "RESET";
    defparam temp_buffer__i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i88 (.D(temp_buffer[72]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[88]));
    defparam temp_buffer__i88.REGSET = "RESET";
    defparam temp_buffer__i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i89 (.D(temp_buffer[73]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[89]));
    defparam temp_buffer__i89.REGSET = "RESET";
    defparam temp_buffer__i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i90 (.D(temp_buffer[74]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[90]));
    defparam temp_buffer__i90.REGSET = "RESET";
    defparam temp_buffer__i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i91 (.D(temp_buffer[75]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[91]));
    defparam temp_buffer__i91.REGSET = "RESET";
    defparam temp_buffer__i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i92 (.D(temp_buffer[76]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[92]));
    defparam temp_buffer__i92.REGSET = "RESET";
    defparam temp_buffer__i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i93 (.D(temp_buffer[77]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[93]));
    defparam temp_buffer__i93.REGSET = "RESET";
    defparam temp_buffer__i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i94 (.D(temp_buffer[78]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[94]));
    defparam temp_buffer__i94.REGSET = "RESET";
    defparam temp_buffer__i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i95 (.D(temp_buffer[79]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[95]));
    defparam temp_buffer__i95.REGSET = "RESET";
    defparam temp_buffer__i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i96 (.D(temp_buffer[80]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[96]));
    defparam temp_buffer__i96.REGSET = "RESET";
    defparam temp_buffer__i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i97 (.D(temp_buffer[81]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[97]));
    defparam temp_buffer__i97.REGSET = "RESET";
    defparam temp_buffer__i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i98 (.D(temp_buffer[82]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[98]));
    defparam temp_buffer__i98.REGSET = "RESET";
    defparam temp_buffer__i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i99 (.D(temp_buffer[83]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[99]));
    defparam temp_buffer__i99.REGSET = "RESET";
    defparam temp_buffer__i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i100 (.D(temp_buffer[84]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[100]));
    defparam temp_buffer__i100.REGSET = "RESET";
    defparam temp_buffer__i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i101 (.D(temp_buffer[85]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[101]));
    defparam temp_buffer__i101.REGSET = "RESET";
    defparam temp_buffer__i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i102 (.D(temp_buffer[86]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[102]));
    defparam temp_buffer__i102.REGSET = "RESET";
    defparam temp_buffer__i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i103 (.D(temp_buffer[87]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[103]));
    defparam temp_buffer__i103.REGSET = "RESET";
    defparam temp_buffer__i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i104 (.D(temp_buffer[88]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[104]));
    defparam temp_buffer__i104.REGSET = "RESET";
    defparam temp_buffer__i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i105 (.D(temp_buffer[89]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[105]));
    defparam temp_buffer__i105.REGSET = "RESET";
    defparam temp_buffer__i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i106 (.D(temp_buffer[90]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[106]));
    defparam temp_buffer__i106.REGSET = "RESET";
    defparam temp_buffer__i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i107 (.D(temp_buffer[91]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[107]));
    defparam temp_buffer__i107.REGSET = "RESET";
    defparam temp_buffer__i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i108 (.D(temp_buffer[92]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[108]));
    defparam temp_buffer__i108.REGSET = "RESET";
    defparam temp_buffer__i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i109 (.D(temp_buffer[93]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[109]));
    defparam temp_buffer__i109.REGSET = "RESET";
    defparam temp_buffer__i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i110 (.D(temp_buffer[94]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[110]));
    defparam temp_buffer__i110.REGSET = "RESET";
    defparam temp_buffer__i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i111 (.D(temp_buffer[95]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[111]));
    defparam temp_buffer__i111.REGSET = "RESET";
    defparam temp_buffer__i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i112 (.D(temp_buffer[96]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[112]));
    defparam temp_buffer__i112.REGSET = "RESET";
    defparam temp_buffer__i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i113 (.D(temp_buffer[97]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[113]));
    defparam temp_buffer__i113.REGSET = "RESET";
    defparam temp_buffer__i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i114 (.D(temp_buffer[98]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[114]));
    defparam temp_buffer__i114.REGSET = "RESET";
    defparam temp_buffer__i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i115 (.D(temp_buffer[99]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[115]));
    defparam temp_buffer__i115.REGSET = "RESET";
    defparam temp_buffer__i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i116 (.D(temp_buffer[100]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[116]));
    defparam temp_buffer__i116.REGSET = "RESET";
    defparam temp_buffer__i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i117 (.D(temp_buffer[101]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[117]));
    defparam temp_buffer__i117.REGSET = "RESET";
    defparam temp_buffer__i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i118 (.D(temp_buffer[102]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[118]));
    defparam temp_buffer__i118.REGSET = "RESET";
    defparam temp_buffer__i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i119 (.D(temp_buffer[103]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[119]));
    defparam temp_buffer__i119.REGSET = "RESET";
    defparam temp_buffer__i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i120 (.D(temp_buffer[104]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[120]));
    defparam temp_buffer__i120.REGSET = "RESET";
    defparam temp_buffer__i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i121 (.D(temp_buffer[105]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[121]));
    defparam temp_buffer__i121.REGSET = "RESET";
    defparam temp_buffer__i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i122 (.D(temp_buffer[106]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[122]));
    defparam temp_buffer__i122.REGSET = "RESET";
    defparam temp_buffer__i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i123 (.D(temp_buffer[107]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[123]));
    defparam temp_buffer__i123.REGSET = "RESET";
    defparam temp_buffer__i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i124 (.D(temp_buffer[108]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[124]));
    defparam temp_buffer__i124.REGSET = "RESET";
    defparam temp_buffer__i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i125 (.D(temp_buffer[109]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[125]));
    defparam temp_buffer__i125.REGSET = "RESET";
    defparam temp_buffer__i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i126 (.D(temp_buffer[110]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[126]));
    defparam temp_buffer__i126.REGSET = "RESET";
    defparam temp_buffer__i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i127 (.D(temp_buffer[111]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[127]));
    defparam temp_buffer__i127.REGSET = "RESET";
    defparam temp_buffer__i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i128 (.D(temp_buffer[112]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[128]));
    defparam temp_buffer__i128.REGSET = "RESET";
    defparam temp_buffer__i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i129 (.D(temp_buffer[113]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[129]));
    defparam temp_buffer__i129.REGSET = "RESET";
    defparam temp_buffer__i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i130 (.D(temp_buffer[114]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[130]));
    defparam temp_buffer__i130.REGSET = "RESET";
    defparam temp_buffer__i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i131 (.D(temp_buffer[115]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[131]));
    defparam temp_buffer__i131.REGSET = "RESET";
    defparam temp_buffer__i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i132 (.D(temp_buffer[116]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[132]));
    defparam temp_buffer__i132.REGSET = "RESET";
    defparam temp_buffer__i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i133 (.D(temp_buffer[117]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[133]));
    defparam temp_buffer__i133.REGSET = "RESET";
    defparam temp_buffer__i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i134 (.D(temp_buffer[118]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[134]));
    defparam temp_buffer__i134.REGSET = "RESET";
    defparam temp_buffer__i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i135 (.D(temp_buffer[119]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[135]));
    defparam temp_buffer__i135.REGSET = "RESET";
    defparam temp_buffer__i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i136 (.D(temp_buffer[120]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[136]));
    defparam temp_buffer__i136.REGSET = "RESET";
    defparam temp_buffer__i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i137 (.D(temp_buffer[121]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[137]));
    defparam temp_buffer__i137.REGSET = "RESET";
    defparam temp_buffer__i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i138 (.D(temp_buffer[122]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[138]));
    defparam temp_buffer__i138.REGSET = "RESET";
    defparam temp_buffer__i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i139 (.D(temp_buffer[123]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[139]));
    defparam temp_buffer__i139.REGSET = "RESET";
    defparam temp_buffer__i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i140 (.D(temp_buffer[124]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[140]));
    defparam temp_buffer__i140.REGSET = "RESET";
    defparam temp_buffer__i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i141 (.D(temp_buffer[125]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[141]));
    defparam temp_buffer__i141.REGSET = "RESET";
    defparam temp_buffer__i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i142 (.D(temp_buffer[126]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[142]));
    defparam temp_buffer__i142.REGSET = "RESET";
    defparam temp_buffer__i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i143 (.D(temp_buffer[127]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[143]));
    defparam temp_buffer__i143.REGSET = "RESET";
    defparam temp_buffer__i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i144 (.D(temp_buffer[128]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[144]));
    defparam temp_buffer__i144.REGSET = "RESET";
    defparam temp_buffer__i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i145 (.D(temp_buffer[129]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[145]));
    defparam temp_buffer__i145.REGSET = "RESET";
    defparam temp_buffer__i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i146 (.D(temp_buffer[130]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[146]));
    defparam temp_buffer__i146.REGSET = "RESET";
    defparam temp_buffer__i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i147 (.D(temp_buffer[131]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[147]));
    defparam temp_buffer__i147.REGSET = "RESET";
    defparam temp_buffer__i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i148 (.D(temp_buffer[132]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[148]));
    defparam temp_buffer__i148.REGSET = "RESET";
    defparam temp_buffer__i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i149 (.D(temp_buffer[133]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[149]));
    defparam temp_buffer__i149.REGSET = "RESET";
    defparam temp_buffer__i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i150 (.D(temp_buffer[134]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[150]));
    defparam temp_buffer__i150.REGSET = "RESET";
    defparam temp_buffer__i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i151 (.D(temp_buffer[135]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[151]));
    defparam temp_buffer__i151.REGSET = "RESET";
    defparam temp_buffer__i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i152 (.D(temp_buffer[136]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[152]));
    defparam temp_buffer__i152.REGSET = "RESET";
    defparam temp_buffer__i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i153 (.D(temp_buffer[137]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[153]));
    defparam temp_buffer__i153.REGSET = "RESET";
    defparam temp_buffer__i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i154 (.D(temp_buffer[138]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[154]));
    defparam temp_buffer__i154.REGSET = "RESET";
    defparam temp_buffer__i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i155 (.D(temp_buffer[139]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[155]));
    defparam temp_buffer__i155.REGSET = "RESET";
    defparam temp_buffer__i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i156 (.D(temp_buffer[140]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[156]));
    defparam temp_buffer__i156.REGSET = "RESET";
    defparam temp_buffer__i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i157 (.D(temp_buffer[141]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[157]));
    defparam temp_buffer__i157.REGSET = "RESET";
    defparam temp_buffer__i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i158 (.D(temp_buffer[142]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[158]));
    defparam temp_buffer__i158.REGSET = "RESET";
    defparam temp_buffer__i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i159 (.D(temp_buffer[143]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[159]));
    defparam temp_buffer__i159.REGSET = "RESET";
    defparam temp_buffer__i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i160 (.D(temp_buffer[144]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[160]));
    defparam temp_buffer__i160.REGSET = "RESET";
    defparam temp_buffer__i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i161 (.D(temp_buffer[145]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[161]));
    defparam temp_buffer__i161.REGSET = "RESET";
    defparam temp_buffer__i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i162 (.D(temp_buffer[146]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[162]));
    defparam temp_buffer__i162.REGSET = "RESET";
    defparam temp_buffer__i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i163 (.D(temp_buffer[147]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[163]));
    defparam temp_buffer__i163.REGSET = "RESET";
    defparam temp_buffer__i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i164 (.D(temp_buffer[148]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[164]));
    defparam temp_buffer__i164.REGSET = "RESET";
    defparam temp_buffer__i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i165 (.D(temp_buffer[149]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[165]));
    defparam temp_buffer__i165.REGSET = "RESET";
    defparam temp_buffer__i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i166 (.D(temp_buffer[150]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[166]));
    defparam temp_buffer__i166.REGSET = "RESET";
    defparam temp_buffer__i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i167 (.D(temp_buffer[151]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[167]));
    defparam temp_buffer__i167.REGSET = "RESET";
    defparam temp_buffer__i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i168 (.D(temp_buffer[152]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[168]));
    defparam temp_buffer__i168.REGSET = "RESET";
    defparam temp_buffer__i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i169 (.D(temp_buffer[153]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[169]));
    defparam temp_buffer__i169.REGSET = "RESET";
    defparam temp_buffer__i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i170 (.D(temp_buffer[154]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[170]));
    defparam temp_buffer__i170.REGSET = "RESET";
    defparam temp_buffer__i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i171 (.D(temp_buffer[155]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[171]));
    defparam temp_buffer__i171.REGSET = "RESET";
    defparam temp_buffer__i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i172 (.D(temp_buffer[156]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[172]));
    defparam temp_buffer__i172.REGSET = "RESET";
    defparam temp_buffer__i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i173 (.D(temp_buffer[157]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[173]));
    defparam temp_buffer__i173.REGSET = "RESET";
    defparam temp_buffer__i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i174 (.D(temp_buffer[158]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[174]));
    defparam temp_buffer__i174.REGSET = "RESET";
    defparam temp_buffer__i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i175 (.D(temp_buffer[159]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[175]));
    defparam temp_buffer__i175.REGSET = "RESET";
    defparam temp_buffer__i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i176 (.D(temp_buffer[160]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[176]));
    defparam temp_buffer__i176.REGSET = "RESET";
    defparam temp_buffer__i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i177 (.D(temp_buffer[161]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[177]));
    defparam temp_buffer__i177.REGSET = "RESET";
    defparam temp_buffer__i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i178 (.D(temp_buffer[162]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[178]));
    defparam temp_buffer__i178.REGSET = "RESET";
    defparam temp_buffer__i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i179 (.D(temp_buffer[163]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[179]));
    defparam temp_buffer__i179.REGSET = "RESET";
    defparam temp_buffer__i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i180 (.D(temp_buffer[164]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[180]));
    defparam temp_buffer__i180.REGSET = "RESET";
    defparam temp_buffer__i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i181 (.D(temp_buffer[165]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[181]));
    defparam temp_buffer__i181.REGSET = "RESET";
    defparam temp_buffer__i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i182 (.D(temp_buffer[166]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[182]));
    defparam temp_buffer__i182.REGSET = "RESET";
    defparam temp_buffer__i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i183 (.D(temp_buffer[167]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[183]));
    defparam temp_buffer__i183.REGSET = "RESET";
    defparam temp_buffer__i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i184 (.D(temp_buffer[168]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[184]));
    defparam temp_buffer__i184.REGSET = "RESET";
    defparam temp_buffer__i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i185 (.D(temp_buffer[169]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[185]));
    defparam temp_buffer__i185.REGSET = "RESET";
    defparam temp_buffer__i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i186 (.D(temp_buffer[170]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[186]));
    defparam temp_buffer__i186.REGSET = "RESET";
    defparam temp_buffer__i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i187 (.D(temp_buffer[171]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[187]));
    defparam temp_buffer__i187.REGSET = "RESET";
    defparam temp_buffer__i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i188 (.D(temp_buffer[172]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[188]));
    defparam temp_buffer__i188.REGSET = "RESET";
    defparam temp_buffer__i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i189 (.D(temp_buffer[173]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[189]));
    defparam temp_buffer__i189.REGSET = "RESET";
    defparam temp_buffer__i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i190 (.D(temp_buffer[174]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[190]));
    defparam temp_buffer__i190.REGSET = "RESET";
    defparam temp_buffer__i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i191 (.D(temp_buffer[175]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[191]));
    defparam temp_buffer__i191.REGSET = "RESET";
    defparam temp_buffer__i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i192 (.D(temp_buffer[176]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[192]));
    defparam temp_buffer__i192.REGSET = "RESET";
    defparam temp_buffer__i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i193 (.D(temp_buffer[177]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[193]));
    defparam temp_buffer__i193.REGSET = "RESET";
    defparam temp_buffer__i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i194 (.D(temp_buffer[178]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[194]));
    defparam temp_buffer__i194.REGSET = "RESET";
    defparam temp_buffer__i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i195 (.D(temp_buffer[179]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[195]));
    defparam temp_buffer__i195.REGSET = "RESET";
    defparam temp_buffer__i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i196 (.D(temp_buffer[180]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[196]));
    defparam temp_buffer__i196.REGSET = "RESET";
    defparam temp_buffer__i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i197 (.D(temp_buffer[181]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[197]));
    defparam temp_buffer__i197.REGSET = "RESET";
    defparam temp_buffer__i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i198 (.D(temp_buffer[182]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[198]));
    defparam temp_buffer__i198.REGSET = "RESET";
    defparam temp_buffer__i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i199 (.D(temp_buffer[183]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[199]));
    defparam temp_buffer__i199.REGSET = "RESET";
    defparam temp_buffer__i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i200 (.D(temp_buffer[184]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[200]));
    defparam temp_buffer__i200.REGSET = "RESET";
    defparam temp_buffer__i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i201 (.D(temp_buffer[185]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[201]));
    defparam temp_buffer__i201.REGSET = "RESET";
    defparam temp_buffer__i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i202 (.D(temp_buffer[186]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[202]));
    defparam temp_buffer__i202.REGSET = "RESET";
    defparam temp_buffer__i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i203 (.D(temp_buffer[187]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[203]));
    defparam temp_buffer__i203.REGSET = "RESET";
    defparam temp_buffer__i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i204 (.D(temp_buffer[188]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[204]));
    defparam temp_buffer__i204.REGSET = "RESET";
    defparam temp_buffer__i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i205 (.D(temp_buffer[189]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[205]));
    defparam temp_buffer__i205.REGSET = "RESET";
    defparam temp_buffer__i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i206 (.D(temp_buffer[190]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[206]));
    defparam temp_buffer__i206.REGSET = "RESET";
    defparam temp_buffer__i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i207 (.D(temp_buffer[191]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[207]));
    defparam temp_buffer__i207.REGSET = "RESET";
    defparam temp_buffer__i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i208 (.D(temp_buffer[192]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[208]));
    defparam temp_buffer__i208.REGSET = "RESET";
    defparam temp_buffer__i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i209 (.D(temp_buffer[193]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[209]));
    defparam temp_buffer__i209.REGSET = "RESET";
    defparam temp_buffer__i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i210 (.D(temp_buffer[194]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[210]));
    defparam temp_buffer__i210.REGSET = "RESET";
    defparam temp_buffer__i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i211 (.D(temp_buffer[195]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[211]));
    defparam temp_buffer__i211.REGSET = "RESET";
    defparam temp_buffer__i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i212 (.D(temp_buffer[196]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[212]));
    defparam temp_buffer__i212.REGSET = "RESET";
    defparam temp_buffer__i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i213 (.D(temp_buffer[197]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[213]));
    defparam temp_buffer__i213.REGSET = "RESET";
    defparam temp_buffer__i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i214 (.D(temp_buffer[198]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[214]));
    defparam temp_buffer__i214.REGSET = "RESET";
    defparam temp_buffer__i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i215 (.D(temp_buffer[199]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[215]));
    defparam temp_buffer__i215.REGSET = "RESET";
    defparam temp_buffer__i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i216 (.D(temp_buffer[200]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[216]));
    defparam temp_buffer__i216.REGSET = "RESET";
    defparam temp_buffer__i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i217 (.D(temp_buffer[201]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[217]));
    defparam temp_buffer__i217.REGSET = "RESET";
    defparam temp_buffer__i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i218 (.D(temp_buffer[202]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[218]));
    defparam temp_buffer__i218.REGSET = "RESET";
    defparam temp_buffer__i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i219 (.D(temp_buffer[203]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[219]));
    defparam temp_buffer__i219.REGSET = "RESET";
    defparam temp_buffer__i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i220 (.D(temp_buffer[204]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[220]));
    defparam temp_buffer__i220.REGSET = "RESET";
    defparam temp_buffer__i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i221 (.D(temp_buffer[205]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[221]));
    defparam temp_buffer__i221.REGSET = "RESET";
    defparam temp_buffer__i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i222 (.D(temp_buffer[206]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[222]));
    defparam temp_buffer__i222.REGSET = "RESET";
    defparam temp_buffer__i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i223 (.D(temp_buffer[207]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[223]));
    defparam temp_buffer__i223.REGSET = "RESET";
    defparam temp_buffer__i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i224 (.D(temp_buffer[208]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[224]));
    defparam temp_buffer__i224.REGSET = "RESET";
    defparam temp_buffer__i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i225 (.D(temp_buffer[209]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[225]));
    defparam temp_buffer__i225.REGSET = "RESET";
    defparam temp_buffer__i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i226 (.D(temp_buffer[210]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[226]));
    defparam temp_buffer__i226.REGSET = "RESET";
    defparam temp_buffer__i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i227 (.D(temp_buffer[211]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[227]));
    defparam temp_buffer__i227.REGSET = "RESET";
    defparam temp_buffer__i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i228 (.D(temp_buffer[212]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[228]));
    defparam temp_buffer__i228.REGSET = "RESET";
    defparam temp_buffer__i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i229 (.D(temp_buffer[213]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[229]));
    defparam temp_buffer__i229.REGSET = "RESET";
    defparam temp_buffer__i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i230 (.D(temp_buffer[214]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[230]));
    defparam temp_buffer__i230.REGSET = "RESET";
    defparam temp_buffer__i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i231 (.D(temp_buffer[215]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[231]));
    defparam temp_buffer__i231.REGSET = "RESET";
    defparam temp_buffer__i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i232 (.D(temp_buffer[216]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[232]));
    defparam temp_buffer__i232.REGSET = "RESET";
    defparam temp_buffer__i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i233 (.D(temp_buffer[217]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[233]));
    defparam temp_buffer__i233.REGSET = "RESET";
    defparam temp_buffer__i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i234 (.D(temp_buffer[218]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[234]));
    defparam temp_buffer__i234.REGSET = "RESET";
    defparam temp_buffer__i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i235 (.D(temp_buffer[219]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[235]));
    defparam temp_buffer__i235.REGSET = "RESET";
    defparam temp_buffer__i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i236 (.D(temp_buffer[220]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[236]));
    defparam temp_buffer__i236.REGSET = "RESET";
    defparam temp_buffer__i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i237 (.D(temp_buffer[221]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[237]));
    defparam temp_buffer__i237.REGSET = "RESET";
    defparam temp_buffer__i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i238 (.D(temp_buffer[222]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[238]));
    defparam temp_buffer__i238.REGSET = "RESET";
    defparam temp_buffer__i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i239 (.D(temp_buffer[223]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[239]));
    defparam temp_buffer__i239.REGSET = "RESET";
    defparam temp_buffer__i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i240 (.D(temp_buffer[224]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[240]));
    defparam temp_buffer__i240.REGSET = "RESET";
    defparam temp_buffer__i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i241 (.D(temp_buffer[225]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[241]));
    defparam temp_buffer__i241.REGSET = "RESET";
    defparam temp_buffer__i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i242 (.D(temp_buffer[226]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[242]));
    defparam temp_buffer__i242.REGSET = "RESET";
    defparam temp_buffer__i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i243 (.D(temp_buffer[227]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[243]));
    defparam temp_buffer__i243.REGSET = "RESET";
    defparam temp_buffer__i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i244 (.D(temp_buffer[228]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[244]));
    defparam temp_buffer__i244.REGSET = "RESET";
    defparam temp_buffer__i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i245 (.D(temp_buffer[229]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[245]));
    defparam temp_buffer__i245.REGSET = "RESET";
    defparam temp_buffer__i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i246 (.D(temp_buffer[230]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[246]));
    defparam temp_buffer__i246.REGSET = "RESET";
    defparam temp_buffer__i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i247 (.D(temp_buffer[231]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[247]));
    defparam temp_buffer__i247.REGSET = "RESET";
    defparam temp_buffer__i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i248 (.D(temp_buffer[232]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[248]));
    defparam temp_buffer__i248.REGSET = "RESET";
    defparam temp_buffer__i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i249 (.D(temp_buffer[233]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[249]));
    defparam temp_buffer__i249.REGSET = "RESET";
    defparam temp_buffer__i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i250 (.D(temp_buffer[234]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[250]));
    defparam temp_buffer__i250.REGSET = "RESET";
    defparam temp_buffer__i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i251 (.D(temp_buffer[235]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[251]));
    defparam temp_buffer__i251.REGSET = "RESET";
    defparam temp_buffer__i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i252 (.D(temp_buffer[236]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[252]));
    defparam temp_buffer__i252.REGSET = "RESET";
    defparam temp_buffer__i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i253 (.D(temp_buffer[237]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[253]));
    defparam temp_buffer__i253.REGSET = "RESET";
    defparam temp_buffer__i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i254 (.D(temp_buffer[238]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[254]));
    defparam temp_buffer__i254.REGSET = "RESET";
    defparam temp_buffer__i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i255 (.D(temp_buffer[239]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[255]));
    defparam temp_buffer__i255.REGSET = "RESET";
    defparam temp_buffer__i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i256 (.D(temp_buffer[240]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[256]));
    defparam temp_buffer__i256.REGSET = "RESET";
    defparam temp_buffer__i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i257 (.D(temp_buffer[241]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[257]));
    defparam temp_buffer__i257.REGSET = "RESET";
    defparam temp_buffer__i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i258 (.D(temp_buffer[242]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[258]));
    defparam temp_buffer__i258.REGSET = "RESET";
    defparam temp_buffer__i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i259 (.D(temp_buffer[243]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[259]));
    defparam temp_buffer__i259.REGSET = "RESET";
    defparam temp_buffer__i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i260 (.D(temp_buffer[244]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[260]));
    defparam temp_buffer__i260.REGSET = "RESET";
    defparam temp_buffer__i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i261 (.D(temp_buffer[245]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[261]));
    defparam temp_buffer__i261.REGSET = "RESET";
    defparam temp_buffer__i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i262 (.D(temp_buffer[246]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[262]));
    defparam temp_buffer__i262.REGSET = "RESET";
    defparam temp_buffer__i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i263 (.D(temp_buffer[247]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[263]));
    defparam temp_buffer__i263.REGSET = "RESET";
    defparam temp_buffer__i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i264 (.D(temp_buffer[248]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[264]));
    defparam temp_buffer__i264.REGSET = "RESET";
    defparam temp_buffer__i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i265 (.D(temp_buffer[249]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[265]));
    defparam temp_buffer__i265.REGSET = "RESET";
    defparam temp_buffer__i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i266 (.D(temp_buffer[250]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[266]));
    defparam temp_buffer__i266.REGSET = "RESET";
    defparam temp_buffer__i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i267 (.D(temp_buffer[251]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[267]));
    defparam temp_buffer__i267.REGSET = "RESET";
    defparam temp_buffer__i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i268 (.D(temp_buffer[252]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[268]));
    defparam temp_buffer__i268.REGSET = "RESET";
    defparam temp_buffer__i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i269 (.D(temp_buffer[253]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[269]));
    defparam temp_buffer__i269.REGSET = "RESET";
    defparam temp_buffer__i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i270 (.D(temp_buffer[254]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[270]));
    defparam temp_buffer__i270.REGSET = "RESET";
    defparam temp_buffer__i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i271 (.D(temp_buffer[255]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[271]));
    defparam temp_buffer__i271.REGSET = "RESET";
    defparam temp_buffer__i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i272 (.D(temp_buffer[256]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[272]));
    defparam temp_buffer__i272.REGSET = "RESET";
    defparam temp_buffer__i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i273 (.D(temp_buffer[257]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[273]));
    defparam temp_buffer__i273.REGSET = "RESET";
    defparam temp_buffer__i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i274 (.D(temp_buffer[258]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[274]));
    defparam temp_buffer__i274.REGSET = "RESET";
    defparam temp_buffer__i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i275 (.D(temp_buffer[259]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[275]));
    defparam temp_buffer__i275.REGSET = "RESET";
    defparam temp_buffer__i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i276 (.D(temp_buffer[260]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[276]));
    defparam temp_buffer__i276.REGSET = "RESET";
    defparam temp_buffer__i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i277 (.D(temp_buffer[261]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[277]));
    defparam temp_buffer__i277.REGSET = "RESET";
    defparam temp_buffer__i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i278 (.D(temp_buffer[262]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[278]));
    defparam temp_buffer__i278.REGSET = "RESET";
    defparam temp_buffer__i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i279 (.D(temp_buffer[263]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[279]));
    defparam temp_buffer__i279.REGSET = "RESET";
    defparam temp_buffer__i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i280 (.D(temp_buffer[264]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[280]));
    defparam temp_buffer__i280.REGSET = "RESET";
    defparam temp_buffer__i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i281 (.D(temp_buffer[265]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[281]));
    defparam temp_buffer__i281.REGSET = "RESET";
    defparam temp_buffer__i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i282 (.D(temp_buffer[266]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[282]));
    defparam temp_buffer__i282.REGSET = "RESET";
    defparam temp_buffer__i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i283 (.D(temp_buffer[267]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[283]));
    defparam temp_buffer__i283.REGSET = "RESET";
    defparam temp_buffer__i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i284 (.D(temp_buffer[268]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[284]));
    defparam temp_buffer__i284.REGSET = "RESET";
    defparam temp_buffer__i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i285 (.D(temp_buffer[269]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[285]));
    defparam temp_buffer__i285.REGSET = "RESET";
    defparam temp_buffer__i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i286 (.D(temp_buffer[270]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[286]));
    defparam temp_buffer__i286.REGSET = "RESET";
    defparam temp_buffer__i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i287 (.D(temp_buffer[271]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[287]));
    defparam temp_buffer__i287.REGSET = "RESET";
    defparam temp_buffer__i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i288 (.D(temp_buffer[272]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[288]));
    defparam temp_buffer__i288.REGSET = "RESET";
    defparam temp_buffer__i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i289 (.D(temp_buffer[273]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[289]));
    defparam temp_buffer__i289.REGSET = "RESET";
    defparam temp_buffer__i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i290 (.D(temp_buffer[274]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[290]));
    defparam temp_buffer__i290.REGSET = "RESET";
    defparam temp_buffer__i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i291 (.D(temp_buffer[275]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[291]));
    defparam temp_buffer__i291.REGSET = "RESET";
    defparam temp_buffer__i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i292 (.D(temp_buffer[276]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[292]));
    defparam temp_buffer__i292.REGSET = "RESET";
    defparam temp_buffer__i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i293 (.D(temp_buffer[277]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[293]));
    defparam temp_buffer__i293.REGSET = "RESET";
    defparam temp_buffer__i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i294 (.D(temp_buffer[278]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[294]));
    defparam temp_buffer__i294.REGSET = "RESET";
    defparam temp_buffer__i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i295 (.D(temp_buffer[279]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[295]));
    defparam temp_buffer__i295.REGSET = "RESET";
    defparam temp_buffer__i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i296 (.D(temp_buffer[280]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[296]));
    defparam temp_buffer__i296.REGSET = "RESET";
    defparam temp_buffer__i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i297 (.D(temp_buffer[281]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[297]));
    defparam temp_buffer__i297.REGSET = "RESET";
    defparam temp_buffer__i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i298 (.D(temp_buffer[282]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[298]));
    defparam temp_buffer__i298.REGSET = "RESET";
    defparam temp_buffer__i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i299 (.D(temp_buffer[283]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[299]));
    defparam temp_buffer__i299.REGSET = "RESET";
    defparam temp_buffer__i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i300 (.D(temp_buffer[284]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[300]));
    defparam temp_buffer__i300.REGSET = "RESET";
    defparam temp_buffer__i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i301 (.D(temp_buffer[285]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[301]));
    defparam temp_buffer__i301.REGSET = "RESET";
    defparam temp_buffer__i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i302 (.D(temp_buffer[286]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[302]));
    defparam temp_buffer__i302.REGSET = "RESET";
    defparam temp_buffer__i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i303 (.D(temp_buffer[287]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[303]));
    defparam temp_buffer__i303.REGSET = "RESET";
    defparam temp_buffer__i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i304 (.D(temp_buffer[288]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[304]));
    defparam temp_buffer__i304.REGSET = "RESET";
    defparam temp_buffer__i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i305 (.D(temp_buffer[289]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[305]));
    defparam temp_buffer__i305.REGSET = "RESET";
    defparam temp_buffer__i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i306 (.D(temp_buffer[290]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[306]));
    defparam temp_buffer__i306.REGSET = "RESET";
    defparam temp_buffer__i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i307 (.D(temp_buffer[291]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[307]));
    defparam temp_buffer__i307.REGSET = "RESET";
    defparam temp_buffer__i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i308 (.D(temp_buffer[292]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[308]));
    defparam temp_buffer__i308.REGSET = "RESET";
    defparam temp_buffer__i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i309 (.D(temp_buffer[293]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[309]));
    defparam temp_buffer__i309.REGSET = "RESET";
    defparam temp_buffer__i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i310 (.D(temp_buffer[294]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[310]));
    defparam temp_buffer__i310.REGSET = "RESET";
    defparam temp_buffer__i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i311 (.D(temp_buffer[295]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[311]));
    defparam temp_buffer__i311.REGSET = "RESET";
    defparam temp_buffer__i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i312 (.D(temp_buffer[296]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[312]));
    defparam temp_buffer__i312.REGSET = "RESET";
    defparam temp_buffer__i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i313 (.D(temp_buffer[297]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[313]));
    defparam temp_buffer__i313.REGSET = "RESET";
    defparam temp_buffer__i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i314 (.D(temp_buffer[298]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[314]));
    defparam temp_buffer__i314.REGSET = "RESET";
    defparam temp_buffer__i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i315 (.D(temp_buffer[299]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[315]));
    defparam temp_buffer__i315.REGSET = "RESET";
    defparam temp_buffer__i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i316 (.D(temp_buffer[300]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[316]));
    defparam temp_buffer__i316.REGSET = "RESET";
    defparam temp_buffer__i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i317 (.D(temp_buffer[301]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[317]));
    defparam temp_buffer__i317.REGSET = "RESET";
    defparam temp_buffer__i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i318 (.D(temp_buffer[302]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[318]));
    defparam temp_buffer__i318.REGSET = "RESET";
    defparam temp_buffer__i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i319 (.D(temp_buffer[303]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[319]));
    defparam temp_buffer__i319.REGSET = "RESET";
    defparam temp_buffer__i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i320 (.D(temp_buffer[304]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[320]));
    defparam temp_buffer__i320.REGSET = "RESET";
    defparam temp_buffer__i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i321 (.D(temp_buffer[305]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[321]));
    defparam temp_buffer__i321.REGSET = "RESET";
    defparam temp_buffer__i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i322 (.D(temp_buffer[306]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[322]));
    defparam temp_buffer__i322.REGSET = "RESET";
    defparam temp_buffer__i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i323 (.D(temp_buffer[307]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[323]));
    defparam temp_buffer__i323.REGSET = "RESET";
    defparam temp_buffer__i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i324 (.D(temp_buffer[308]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[324]));
    defparam temp_buffer__i324.REGSET = "RESET";
    defparam temp_buffer__i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i325 (.D(temp_buffer[309]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[325]));
    defparam temp_buffer__i325.REGSET = "RESET";
    defparam temp_buffer__i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i326 (.D(temp_buffer[310]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[326]));
    defparam temp_buffer__i326.REGSET = "RESET";
    defparam temp_buffer__i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i327 (.D(temp_buffer[311]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[327]));
    defparam temp_buffer__i327.REGSET = "RESET";
    defparam temp_buffer__i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i328 (.D(temp_buffer[312]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[328]));
    defparam temp_buffer__i328.REGSET = "RESET";
    defparam temp_buffer__i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i329 (.D(temp_buffer[313]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[329]));
    defparam temp_buffer__i329.REGSET = "RESET";
    defparam temp_buffer__i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i330 (.D(temp_buffer[314]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[330]));
    defparam temp_buffer__i330.REGSET = "RESET";
    defparam temp_buffer__i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i331 (.D(temp_buffer[315]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[331]));
    defparam temp_buffer__i331.REGSET = "RESET";
    defparam temp_buffer__i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i332 (.D(temp_buffer[316]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[332]));
    defparam temp_buffer__i332.REGSET = "RESET";
    defparam temp_buffer__i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i333 (.D(temp_buffer[317]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[333]));
    defparam temp_buffer__i333.REGSET = "RESET";
    defparam temp_buffer__i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i334 (.D(temp_buffer[318]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[334]));
    defparam temp_buffer__i334.REGSET = "RESET";
    defparam temp_buffer__i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i335 (.D(temp_buffer[319]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[335]));
    defparam temp_buffer__i335.REGSET = "RESET";
    defparam temp_buffer__i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i336 (.D(temp_buffer[320]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[336]));
    defparam temp_buffer__i336.REGSET = "RESET";
    defparam temp_buffer__i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i337 (.D(temp_buffer[321]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[337]));
    defparam temp_buffer__i337.REGSET = "RESET";
    defparam temp_buffer__i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i338 (.D(temp_buffer[322]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[338]));
    defparam temp_buffer__i338.REGSET = "RESET";
    defparam temp_buffer__i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i339 (.D(temp_buffer[323]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[339]));
    defparam temp_buffer__i339.REGSET = "RESET";
    defparam temp_buffer__i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i340 (.D(temp_buffer[324]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[340]));
    defparam temp_buffer__i340.REGSET = "RESET";
    defparam temp_buffer__i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i341 (.D(temp_buffer[325]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[341]));
    defparam temp_buffer__i341.REGSET = "RESET";
    defparam temp_buffer__i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i342 (.D(temp_buffer[326]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[342]));
    defparam temp_buffer__i342.REGSET = "RESET";
    defparam temp_buffer__i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i343 (.D(temp_buffer[327]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[343]));
    defparam temp_buffer__i343.REGSET = "RESET";
    defparam temp_buffer__i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i344 (.D(temp_buffer[328]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[344]));
    defparam temp_buffer__i344.REGSET = "RESET";
    defparam temp_buffer__i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i345 (.D(temp_buffer[329]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[345]));
    defparam temp_buffer__i345.REGSET = "RESET";
    defparam temp_buffer__i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i346 (.D(temp_buffer[330]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[346]));
    defparam temp_buffer__i346.REGSET = "RESET";
    defparam temp_buffer__i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i347 (.D(temp_buffer[331]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[347]));
    defparam temp_buffer__i347.REGSET = "RESET";
    defparam temp_buffer__i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i348 (.D(temp_buffer[332]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[348]));
    defparam temp_buffer__i348.REGSET = "RESET";
    defparam temp_buffer__i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i349 (.D(temp_buffer[333]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[349]));
    defparam temp_buffer__i349.REGSET = "RESET";
    defparam temp_buffer__i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i350 (.D(temp_buffer[334]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[350]));
    defparam temp_buffer__i350.REGSET = "RESET";
    defparam temp_buffer__i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i351 (.D(temp_buffer[335]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[351]));
    defparam temp_buffer__i351.REGSET = "RESET";
    defparam temp_buffer__i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i352 (.D(temp_buffer[336]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[352]));
    defparam temp_buffer__i352.REGSET = "RESET";
    defparam temp_buffer__i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i353 (.D(temp_buffer[337]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[353]));
    defparam temp_buffer__i353.REGSET = "RESET";
    defparam temp_buffer__i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i354 (.D(temp_buffer[338]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[354]));
    defparam temp_buffer__i354.REGSET = "RESET";
    defparam temp_buffer__i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i355 (.D(temp_buffer[339]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[355]));
    defparam temp_buffer__i355.REGSET = "RESET";
    defparam temp_buffer__i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i356 (.D(temp_buffer[340]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[356]));
    defparam temp_buffer__i356.REGSET = "RESET";
    defparam temp_buffer__i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i357 (.D(temp_buffer[341]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[357]));
    defparam temp_buffer__i357.REGSET = "RESET";
    defparam temp_buffer__i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i358 (.D(temp_buffer[342]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[358]));
    defparam temp_buffer__i358.REGSET = "RESET";
    defparam temp_buffer__i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i359 (.D(temp_buffer[343]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[359]));
    defparam temp_buffer__i359.REGSET = "RESET";
    defparam temp_buffer__i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i360 (.D(temp_buffer[344]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[360]));
    defparam temp_buffer__i360.REGSET = "RESET";
    defparam temp_buffer__i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i361 (.D(temp_buffer[345]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[361]));
    defparam temp_buffer__i361.REGSET = "RESET";
    defparam temp_buffer__i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i362 (.D(temp_buffer[346]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[362]));
    defparam temp_buffer__i362.REGSET = "RESET";
    defparam temp_buffer__i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i363 (.D(temp_buffer[347]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[363]));
    defparam temp_buffer__i363.REGSET = "RESET";
    defparam temp_buffer__i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i364 (.D(temp_buffer[348]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[364]));
    defparam temp_buffer__i364.REGSET = "RESET";
    defparam temp_buffer__i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i365 (.D(temp_buffer[349]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[365]));
    defparam temp_buffer__i365.REGSET = "RESET";
    defparam temp_buffer__i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i366 (.D(temp_buffer[350]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[366]));
    defparam temp_buffer__i366.REGSET = "RESET";
    defparam temp_buffer__i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i367 (.D(temp_buffer[351]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[367]));
    defparam temp_buffer__i367.REGSET = "RESET";
    defparam temp_buffer__i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i368 (.D(temp_buffer[352]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[368]));
    defparam temp_buffer__i368.REGSET = "RESET";
    defparam temp_buffer__i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i369 (.D(temp_buffer[353]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[369]));
    defparam temp_buffer__i369.REGSET = "RESET";
    defparam temp_buffer__i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i370 (.D(temp_buffer[354]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[370]));
    defparam temp_buffer__i370.REGSET = "RESET";
    defparam temp_buffer__i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i371 (.D(temp_buffer[355]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[371]));
    defparam temp_buffer__i371.REGSET = "RESET";
    defparam temp_buffer__i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i372 (.D(temp_buffer[356]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[372]));
    defparam temp_buffer__i372.REGSET = "RESET";
    defparam temp_buffer__i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i373 (.D(temp_buffer[357]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[373]));
    defparam temp_buffer__i373.REGSET = "RESET";
    defparam temp_buffer__i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i374 (.D(temp_buffer[358]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[374]));
    defparam temp_buffer__i374.REGSET = "RESET";
    defparam temp_buffer__i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i375 (.D(temp_buffer[359]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[375]));
    defparam temp_buffer__i375.REGSET = "RESET";
    defparam temp_buffer__i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i376 (.D(temp_buffer[360]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[376]));
    defparam temp_buffer__i376.REGSET = "RESET";
    defparam temp_buffer__i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i377 (.D(temp_buffer[361]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[377]));
    defparam temp_buffer__i377.REGSET = "RESET";
    defparam temp_buffer__i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i378 (.D(temp_buffer[362]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[378]));
    defparam temp_buffer__i378.REGSET = "RESET";
    defparam temp_buffer__i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i379 (.D(temp_buffer[363]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[379]));
    defparam temp_buffer__i379.REGSET = "RESET";
    defparam temp_buffer__i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i380 (.D(temp_buffer[364]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[380]));
    defparam temp_buffer__i380.REGSET = "RESET";
    defparam temp_buffer__i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i381 (.D(temp_buffer[365]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[381]));
    defparam temp_buffer__i381.REGSET = "RESET";
    defparam temp_buffer__i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i382 (.D(temp_buffer[366]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[382]));
    defparam temp_buffer__i382.REGSET = "RESET";
    defparam temp_buffer__i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i383 (.D(temp_buffer[367]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[383]));
    defparam temp_buffer__i383.REGSET = "RESET";
    defparam temp_buffer__i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i384 (.D(temp_buffer[368]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[384]));
    defparam temp_buffer__i384.REGSET = "RESET";
    defparam temp_buffer__i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i385 (.D(temp_buffer[369]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[385]));
    defparam temp_buffer__i385.REGSET = "RESET";
    defparam temp_buffer__i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i386 (.D(temp_buffer[370]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[386]));
    defparam temp_buffer__i386.REGSET = "RESET";
    defparam temp_buffer__i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i387 (.D(temp_buffer[371]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[387]));
    defparam temp_buffer__i387.REGSET = "RESET";
    defparam temp_buffer__i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i388 (.D(temp_buffer[372]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[388]));
    defparam temp_buffer__i388.REGSET = "RESET";
    defparam temp_buffer__i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i389 (.D(temp_buffer[373]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[389]));
    defparam temp_buffer__i389.REGSET = "RESET";
    defparam temp_buffer__i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i390 (.D(temp_buffer[374]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[390]));
    defparam temp_buffer__i390.REGSET = "RESET";
    defparam temp_buffer__i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i391 (.D(temp_buffer[375]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[391]));
    defparam temp_buffer__i391.REGSET = "RESET";
    defparam temp_buffer__i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i392 (.D(temp_buffer[376]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[392]));
    defparam temp_buffer__i392.REGSET = "RESET";
    defparam temp_buffer__i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i393 (.D(temp_buffer[377]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[393]));
    defparam temp_buffer__i393.REGSET = "RESET";
    defparam temp_buffer__i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i394 (.D(temp_buffer[378]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[394]));
    defparam temp_buffer__i394.REGSET = "RESET";
    defparam temp_buffer__i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i395 (.D(temp_buffer[379]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[395]));
    defparam temp_buffer__i395.REGSET = "RESET";
    defparam temp_buffer__i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i396 (.D(temp_buffer[380]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[396]));
    defparam temp_buffer__i396.REGSET = "RESET";
    defparam temp_buffer__i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i397 (.D(temp_buffer[381]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[397]));
    defparam temp_buffer__i397.REGSET = "RESET";
    defparam temp_buffer__i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i398 (.D(temp_buffer[382]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[398]));
    defparam temp_buffer__i398.REGSET = "RESET";
    defparam temp_buffer__i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i399 (.D(temp_buffer[383]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[399]));
    defparam temp_buffer__i399.REGSET = "RESET";
    defparam temp_buffer__i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i400 (.D(temp_buffer[384]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[400]));
    defparam temp_buffer__i400.REGSET = "RESET";
    defparam temp_buffer__i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i401 (.D(temp_buffer[385]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[401]));
    defparam temp_buffer__i401.REGSET = "RESET";
    defparam temp_buffer__i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i402 (.D(temp_buffer[386]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[402]));
    defparam temp_buffer__i402.REGSET = "RESET";
    defparam temp_buffer__i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i403 (.D(temp_buffer[387]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[403]));
    defparam temp_buffer__i403.REGSET = "RESET";
    defparam temp_buffer__i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i404 (.D(temp_buffer[388]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[404]));
    defparam temp_buffer__i404.REGSET = "RESET";
    defparam temp_buffer__i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i405 (.D(temp_buffer[389]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[405]));
    defparam temp_buffer__i405.REGSET = "RESET";
    defparam temp_buffer__i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i406 (.D(temp_buffer[390]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[406]));
    defparam temp_buffer__i406.REGSET = "RESET";
    defparam temp_buffer__i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i407 (.D(temp_buffer[391]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[407]));
    defparam temp_buffer__i407.REGSET = "RESET";
    defparam temp_buffer__i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i408 (.D(temp_buffer[392]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[408]));
    defparam temp_buffer__i408.REGSET = "RESET";
    defparam temp_buffer__i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i409 (.D(temp_buffer[393]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[409]));
    defparam temp_buffer__i409.REGSET = "RESET";
    defparam temp_buffer__i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i410 (.D(temp_buffer[394]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[410]));
    defparam temp_buffer__i410.REGSET = "RESET";
    defparam temp_buffer__i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i411 (.D(temp_buffer[395]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[411]));
    defparam temp_buffer__i411.REGSET = "RESET";
    defparam temp_buffer__i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i412 (.D(temp_buffer[396]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[412]));
    defparam temp_buffer__i412.REGSET = "RESET";
    defparam temp_buffer__i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i413 (.D(temp_buffer[397]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[413]));
    defparam temp_buffer__i413.REGSET = "RESET";
    defparam temp_buffer__i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i414 (.D(temp_buffer[398]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[414]));
    defparam temp_buffer__i414.REGSET = "RESET";
    defparam temp_buffer__i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i415 (.D(temp_buffer[399]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[415]));
    defparam temp_buffer__i415.REGSET = "RESET";
    defparam temp_buffer__i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i416 (.D(temp_buffer[400]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[416]));
    defparam temp_buffer__i416.REGSET = "RESET";
    defparam temp_buffer__i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i417 (.D(temp_buffer[401]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[417]));
    defparam temp_buffer__i417.REGSET = "RESET";
    defparam temp_buffer__i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i418 (.D(temp_buffer[402]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[418]));
    defparam temp_buffer__i418.REGSET = "RESET";
    defparam temp_buffer__i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i419 (.D(temp_buffer[403]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[419]));
    defparam temp_buffer__i419.REGSET = "RESET";
    defparam temp_buffer__i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i420 (.D(temp_buffer[404]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[420]));
    defparam temp_buffer__i420.REGSET = "RESET";
    defparam temp_buffer__i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i421 (.D(temp_buffer[405]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[421]));
    defparam temp_buffer__i421.REGSET = "RESET";
    defparam temp_buffer__i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i422 (.D(temp_buffer[406]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[422]));
    defparam temp_buffer__i422.REGSET = "RESET";
    defparam temp_buffer__i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i423 (.D(temp_buffer[407]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[423]));
    defparam temp_buffer__i423.REGSET = "RESET";
    defparam temp_buffer__i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i424 (.D(temp_buffer[408]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[424]));
    defparam temp_buffer__i424.REGSET = "RESET";
    defparam temp_buffer__i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i425 (.D(temp_buffer[409]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[425]));
    defparam temp_buffer__i425.REGSET = "RESET";
    defparam temp_buffer__i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i426 (.D(temp_buffer[410]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[426]));
    defparam temp_buffer__i426.REGSET = "RESET";
    defparam temp_buffer__i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i427 (.D(temp_buffer[411]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[427]));
    defparam temp_buffer__i427.REGSET = "RESET";
    defparam temp_buffer__i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i428 (.D(temp_buffer[412]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[428]));
    defparam temp_buffer__i428.REGSET = "RESET";
    defparam temp_buffer__i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i429 (.D(temp_buffer[413]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[429]));
    defparam temp_buffer__i429.REGSET = "RESET";
    defparam temp_buffer__i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i430 (.D(temp_buffer[414]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[430]));
    defparam temp_buffer__i430.REGSET = "RESET";
    defparam temp_buffer__i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i431 (.D(temp_buffer[415]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[431]));
    defparam temp_buffer__i431.REGSET = "RESET";
    defparam temp_buffer__i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i432 (.D(temp_buffer[416]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[432]));
    defparam temp_buffer__i432.REGSET = "RESET";
    defparam temp_buffer__i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i433 (.D(temp_buffer[417]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[433]));
    defparam temp_buffer__i433.REGSET = "RESET";
    defparam temp_buffer__i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i434 (.D(temp_buffer[418]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[434]));
    defparam temp_buffer__i434.REGSET = "RESET";
    defparam temp_buffer__i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i435 (.D(temp_buffer[419]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[435]));
    defparam temp_buffer__i435.REGSET = "RESET";
    defparam temp_buffer__i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i436 (.D(temp_buffer[420]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[436]));
    defparam temp_buffer__i436.REGSET = "RESET";
    defparam temp_buffer__i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i437 (.D(temp_buffer[421]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[437]));
    defparam temp_buffer__i437.REGSET = "RESET";
    defparam temp_buffer__i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i438 (.D(temp_buffer[422]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[438]));
    defparam temp_buffer__i438.REGSET = "RESET";
    defparam temp_buffer__i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i439 (.D(temp_buffer[423]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[439]));
    defparam temp_buffer__i439.REGSET = "RESET";
    defparam temp_buffer__i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i440 (.D(temp_buffer[424]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[440]));
    defparam temp_buffer__i440.REGSET = "RESET";
    defparam temp_buffer__i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i441 (.D(temp_buffer[425]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[441]));
    defparam temp_buffer__i441.REGSET = "RESET";
    defparam temp_buffer__i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i442 (.D(temp_buffer[426]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[442]));
    defparam temp_buffer__i442.REGSET = "RESET";
    defparam temp_buffer__i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i443 (.D(temp_buffer[427]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[443]));
    defparam temp_buffer__i443.REGSET = "RESET";
    defparam temp_buffer__i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i444 (.D(temp_buffer[428]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[444]));
    defparam temp_buffer__i444.REGSET = "RESET";
    defparam temp_buffer__i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i445 (.D(temp_buffer[429]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[445]));
    defparam temp_buffer__i445.REGSET = "RESET";
    defparam temp_buffer__i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i446 (.D(temp_buffer[430]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[446]));
    defparam temp_buffer__i446.REGSET = "RESET";
    defparam temp_buffer__i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i447 (.D(temp_buffer[431]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[447]));
    defparam temp_buffer__i447.REGSET = "RESET";
    defparam temp_buffer__i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i448 (.D(temp_buffer[432]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[448]));
    defparam temp_buffer__i448.REGSET = "RESET";
    defparam temp_buffer__i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i449 (.D(temp_buffer[433]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[449]));
    defparam temp_buffer__i449.REGSET = "RESET";
    defparam temp_buffer__i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i450 (.D(temp_buffer[434]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[450]));
    defparam temp_buffer__i450.REGSET = "RESET";
    defparam temp_buffer__i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i451 (.D(temp_buffer[435]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[451]));
    defparam temp_buffer__i451.REGSET = "RESET";
    defparam temp_buffer__i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i452 (.D(temp_buffer[436]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[452]));
    defparam temp_buffer__i452.REGSET = "RESET";
    defparam temp_buffer__i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i453 (.D(temp_buffer[437]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[453]));
    defparam temp_buffer__i453.REGSET = "RESET";
    defparam temp_buffer__i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i454 (.D(temp_buffer[438]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[454]));
    defparam temp_buffer__i454.REGSET = "RESET";
    defparam temp_buffer__i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i455 (.D(temp_buffer[439]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[455]));
    defparam temp_buffer__i455.REGSET = "RESET";
    defparam temp_buffer__i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i456 (.D(temp_buffer[440]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[456]));
    defparam temp_buffer__i456.REGSET = "RESET";
    defparam temp_buffer__i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i457 (.D(temp_buffer[441]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[457]));
    defparam temp_buffer__i457.REGSET = "RESET";
    defparam temp_buffer__i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i458 (.D(temp_buffer[442]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[458]));
    defparam temp_buffer__i458.REGSET = "RESET";
    defparam temp_buffer__i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i459 (.D(temp_buffer[443]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[459]));
    defparam temp_buffer__i459.REGSET = "RESET";
    defparam temp_buffer__i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i460 (.D(temp_buffer[444]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[460]));
    defparam temp_buffer__i460.REGSET = "RESET";
    defparam temp_buffer__i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i461 (.D(temp_buffer[445]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[461]));
    defparam temp_buffer__i461.REGSET = "RESET";
    defparam temp_buffer__i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i462 (.D(temp_buffer[446]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[462]));
    defparam temp_buffer__i462.REGSET = "RESET";
    defparam temp_buffer__i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i463 (.D(temp_buffer[447]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[463]));
    defparam temp_buffer__i463.REGSET = "RESET";
    defparam temp_buffer__i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i464 (.D(temp_buffer[448]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[464]));
    defparam temp_buffer__i464.REGSET = "RESET";
    defparam temp_buffer__i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i465 (.D(temp_buffer[449]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[465]));
    defparam temp_buffer__i465.REGSET = "RESET";
    defparam temp_buffer__i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i466 (.D(temp_buffer[450]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[466]));
    defparam temp_buffer__i466.REGSET = "RESET";
    defparam temp_buffer__i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i467 (.D(temp_buffer[451]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[467]));
    defparam temp_buffer__i467.REGSET = "RESET";
    defparam temp_buffer__i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i468 (.D(temp_buffer[452]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[468]));
    defparam temp_buffer__i468.REGSET = "RESET";
    defparam temp_buffer__i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i469 (.D(temp_buffer[453]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[469]));
    defparam temp_buffer__i469.REGSET = "RESET";
    defparam temp_buffer__i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i470 (.D(temp_buffer[454]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[470]));
    defparam temp_buffer__i470.REGSET = "RESET";
    defparam temp_buffer__i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i471 (.D(temp_buffer[455]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[471]));
    defparam temp_buffer__i471.REGSET = "RESET";
    defparam temp_buffer__i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i472 (.D(temp_buffer[456]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[472]));
    defparam temp_buffer__i472.REGSET = "RESET";
    defparam temp_buffer__i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i473 (.D(temp_buffer[457]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[473]));
    defparam temp_buffer__i473.REGSET = "RESET";
    defparam temp_buffer__i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i474 (.D(temp_buffer[458]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[474]));
    defparam temp_buffer__i474.REGSET = "RESET";
    defparam temp_buffer__i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i475 (.D(temp_buffer[459]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[475]));
    defparam temp_buffer__i475.REGSET = "RESET";
    defparam temp_buffer__i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i476 (.D(temp_buffer[460]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[476]));
    defparam temp_buffer__i476.REGSET = "RESET";
    defparam temp_buffer__i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i477 (.D(temp_buffer[461]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[477]));
    defparam temp_buffer__i477.REGSET = "RESET";
    defparam temp_buffer__i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i478 (.D(temp_buffer[462]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[478]));
    defparam temp_buffer__i478.REGSET = "RESET";
    defparam temp_buffer__i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i479 (.D(temp_buffer[463]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[479]));
    defparam temp_buffer__i479.REGSET = "RESET";
    defparam temp_buffer__i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i480 (.D(temp_buffer[464]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[480]));
    defparam temp_buffer__i480.REGSET = "RESET";
    defparam temp_buffer__i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i481 (.D(temp_buffer[465]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[481]));
    defparam temp_buffer__i481.REGSET = "RESET";
    defparam temp_buffer__i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i482 (.D(temp_buffer[466]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[482]));
    defparam temp_buffer__i482.REGSET = "RESET";
    defparam temp_buffer__i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i483 (.D(temp_buffer[467]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[483]));
    defparam temp_buffer__i483.REGSET = "RESET";
    defparam temp_buffer__i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i484 (.D(temp_buffer[468]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[484]));
    defparam temp_buffer__i484.REGSET = "RESET";
    defparam temp_buffer__i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i485 (.D(temp_buffer[469]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[485]));
    defparam temp_buffer__i485.REGSET = "RESET";
    defparam temp_buffer__i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i486 (.D(temp_buffer[470]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[486]));
    defparam temp_buffer__i486.REGSET = "RESET";
    defparam temp_buffer__i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i487 (.D(temp_buffer[471]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[487]));
    defparam temp_buffer__i487.REGSET = "RESET";
    defparam temp_buffer__i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i488 (.D(temp_buffer[472]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[488]));
    defparam temp_buffer__i488.REGSET = "RESET";
    defparam temp_buffer__i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i489 (.D(temp_buffer[473]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[489]));
    defparam temp_buffer__i489.REGSET = "RESET";
    defparam temp_buffer__i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i490 (.D(temp_buffer[474]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[490]));
    defparam temp_buffer__i490.REGSET = "RESET";
    defparam temp_buffer__i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i491 (.D(temp_buffer[475]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[491]));
    defparam temp_buffer__i491.REGSET = "RESET";
    defparam temp_buffer__i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i492 (.D(temp_buffer[476]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[492]));
    defparam temp_buffer__i492.REGSET = "RESET";
    defparam temp_buffer__i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i493 (.D(temp_buffer[477]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[493]));
    defparam temp_buffer__i493.REGSET = "RESET";
    defparam temp_buffer__i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i494 (.D(temp_buffer[478]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[494]));
    defparam temp_buffer__i494.REGSET = "RESET";
    defparam temp_buffer__i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i495 (.D(temp_buffer[479]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[495]));
    defparam temp_buffer__i495.REGSET = "RESET";
    defparam temp_buffer__i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i496 (.D(temp_buffer[480]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[496]));
    defparam temp_buffer__i496.REGSET = "RESET";
    defparam temp_buffer__i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i497 (.D(temp_buffer[481]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[497]));
    defparam temp_buffer__i497.REGSET = "RESET";
    defparam temp_buffer__i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i498 (.D(temp_buffer[482]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[498]));
    defparam temp_buffer__i498.REGSET = "RESET";
    defparam temp_buffer__i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i499 (.D(temp_buffer[483]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[499]));
    defparam temp_buffer__i499.REGSET = "RESET";
    defparam temp_buffer__i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i500 (.D(temp_buffer[484]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[500]));
    defparam temp_buffer__i500.REGSET = "RESET";
    defparam temp_buffer__i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i501 (.D(temp_buffer[485]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[501]));
    defparam temp_buffer__i501.REGSET = "RESET";
    defparam temp_buffer__i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i502 (.D(temp_buffer[486]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[502]));
    defparam temp_buffer__i502.REGSET = "RESET";
    defparam temp_buffer__i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i503 (.D(temp_buffer[487]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[503]));
    defparam temp_buffer__i503.REGSET = "RESET";
    defparam temp_buffer__i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i504 (.D(temp_buffer[488]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[504]));
    defparam temp_buffer__i504.REGSET = "RESET";
    defparam temp_buffer__i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i505 (.D(temp_buffer[489]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[505]));
    defparam temp_buffer__i505.REGSET = "RESET";
    defparam temp_buffer__i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i506 (.D(temp_buffer[490]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[506]));
    defparam temp_buffer__i506.REGSET = "RESET";
    defparam temp_buffer__i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i507 (.D(temp_buffer[491]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[507]));
    defparam temp_buffer__i507.REGSET = "RESET";
    defparam temp_buffer__i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i508 (.D(temp_buffer[492]), 
            .SP(n11664), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[508]));
    defparam temp_buffer__i508.REGSET = "RESET";
    defparam temp_buffer__i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i509 (.D(temp_buffer[493]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[509]));
    defparam temp_buffer__i509.REGSET = "RESET";
    defparam temp_buffer__i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i510 (.D(temp_buffer[494]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[510]));
    defparam temp_buffer__i510.REGSET = "RESET";
    defparam temp_buffer__i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ temp_buffer__i511 (.D(temp_buffer[495]), 
            .SP(n11664), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[511]));
    defparam temp_buffer__i511.REGSET = "RESET";
    defparam temp_buffer__i511.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ stm32_state_i0_i1 (.D(n25533), 
            .SP(n2154), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_state[1]));
    defparam stm32_state_i0_i1.REGSET = "RESET";
    defparam stm32_state_i0_i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ stm32_state_i0_i2 (.D(n25534), 
            .SP(n2154), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_state[2]));
    defparam stm32_state_i0_i2.REGSET = "RESET";
    defparam stm32_state_i0_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ stm32_state_i0_i3 (.D(n25535), 
            .SP(n2154), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_state[3]));
    defparam stm32_state_i0_i3.REGSET = "RESET";
    defparam stm32_state_i0_i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ stm32_state_i0_i4 (.D(n25536), 
            .SP(n2154), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_state[4]));
    defparam stm32_state_i0_i4.REGSET = "RESET";
    defparam stm32_state_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(761[3],893[10])" *) FD1P3XZ int_RHD2216_TX_Byte__i2 (.D(n15955), 
            .SP(n6893), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD2216_TX_Byte[9]));
    defparam int_RHD2216_TX_Byte__i2.REGSET = "RESET";
    defparam int_RHD2216_TX_Byte__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(761[3],893[10])" *) FD1P3XZ int_RHD2216_TX_Byte__i3 (.D(n15960), 
            .SP(n6893), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD2216_TX_Byte[10]));
    defparam int_RHD2216_TX_Byte__i3.REGSET = "RESET";
    defparam int_RHD2216_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(761[3],893[10])" *) FD1P3XZ int_RHD2216_TX_Byte__i4 (.D(rhd_index[3]), 
            .SP(n6893), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD2216_TX_Byte[11]));
    defparam int_RHD2216_TX_Byte__i4.REGSET = "RESET";
    defparam int_RHD2216_TX_Byte__i4.SRMODE = "ASYNC";
    (* lineinfo="@3(851[22],851[31])" *) FA2 rhd_index_1257_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(rhd_index[0]), .D1(n26436), .CI1(n26436), .CO0(n26436), 
            .CO1(n19458), .S1(n133_adj_2342[0]));
    defparam rhd_index_1257_add_4_1.INIT0 = "0xc33c";
    defparam rhd_index_1257_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@3(857[36],857[57])" *) FA2 data_array_send_count_1258_1259_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[3]), .D0(n19455), 
            .CI0(n19455), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
            .D1(n26646), .CI1(n26646), .CO0(n26646), .S0(n21_2[3]));
    defparam data_array_send_count_1258_1259_add_4_5.INIT0 = "0xc33c";
    defparam data_array_send_count_1258_1259_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8923_2_lut (.A(n133[23]), 
            .B(n7847), .Z(n167_adj_2344[23]));
    defparam i8923_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(761[3],893[10])" *) FD1P3XZ int_RHD2216_TX_Byte__i6 (.D(n15), 
            .SP(n6893), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD2216_TX_Byte[15]));
    defparam int_RHD2216_TX_Byte__i6.REGSET = "RESET";
    defparam int_RHD2216_TX_Byte__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(761[3],893[10])" *) FD1P3XZ rhd_state_i0_i1 (.D(n15652), 
            .SP(n2154), .CK(pll_clk_int), .SR(o_reset_c), .Q(\rhd_state[1] ));
    defparam rhd_state_i0_i1.REGSET = "RESET";
    defparam rhd_state_i0_i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i1 (.D(n167_adj_2344[1]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[1]));
    defparam full_cycle_count_1261__i1.REGSET = "RESET";
    defparam full_cycle_count_1261__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8922_2_lut (.A(n133[22]), 
            .B(n7847), .Z(n167_adj_2344[22]));
    defparam i8922_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8921_2_lut (.A(n133[21]), 
            .B(n7847), .Z(n167_adj_2344[21]));
    defparam i8921_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i2 (.D(n167_adj_2344[2]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[2]));
    defparam full_cycle_count_1261__i2.REGSET = "RESET";
    defparam full_cycle_count_1261__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i3 (.D(n167_adj_2344[3]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[3]));
    defparam full_cycle_count_1261__i3.REGSET = "RESET";
    defparam full_cycle_count_1261__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i4 (.D(n167_adj_2344[4]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[4]));
    defparam full_cycle_count_1261__i4.REGSET = "RESET";
    defparam full_cycle_count_1261__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i5 (.D(n167_adj_2344[5]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[5]));
    defparam full_cycle_count_1261__i5.REGSET = "RESET";
    defparam full_cycle_count_1261__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i6 (.D(n167_adj_2344[6]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[6]));
    defparam full_cycle_count_1261__i6.REGSET = "RESET";
    defparam full_cycle_count_1261__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i7 (.D(n167_adj_2344[7]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[7]));
    defparam full_cycle_count_1261__i7.REGSET = "RESET";
    defparam full_cycle_count_1261__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i8 (.D(n167_adj_2344[8]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[8]));
    defparam full_cycle_count_1261__i8.REGSET = "RESET";
    defparam full_cycle_count_1261__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i9 (.D(n167_adj_2344[9]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[9]));
    defparam full_cycle_count_1261__i9.REGSET = "RESET";
    defparam full_cycle_count_1261__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i10 (.D(n167_adj_2344[10]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[10]));
    defparam full_cycle_count_1261__i10.REGSET = "RESET";
    defparam full_cycle_count_1261__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i11 (.D(n167_adj_2344[11]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[11]));
    defparam full_cycle_count_1261__i11.REGSET = "RESET";
    defparam full_cycle_count_1261__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i12 (.D(n167_adj_2344[12]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[12]));
    defparam full_cycle_count_1261__i12.REGSET = "RESET";
    defparam full_cycle_count_1261__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i13 (.D(n167_adj_2344[13]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[13]));
    defparam full_cycle_count_1261__i13.REGSET = "RESET";
    defparam full_cycle_count_1261__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i14 (.D(n167_adj_2344[14]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[14]));
    defparam full_cycle_count_1261__i14.REGSET = "RESET";
    defparam full_cycle_count_1261__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i15 (.D(n167_adj_2344[15]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[15]));
    defparam full_cycle_count_1261__i15.REGSET = "RESET";
    defparam full_cycle_count_1261__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i16 (.D(n167_adj_2344[16]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[16]));
    defparam full_cycle_count_1261__i16.REGSET = "RESET";
    defparam full_cycle_count_1261__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i17 (.D(n167_adj_2344[17]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[17]));
    defparam full_cycle_count_1261__i17.REGSET = "RESET";
    defparam full_cycle_count_1261__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i18 (.D(n167_adj_2344[18]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[18]));
    defparam full_cycle_count_1261__i18.REGSET = "RESET";
    defparam full_cycle_count_1261__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i19 (.D(n167_adj_2344[19]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[19]));
    defparam full_cycle_count_1261__i19.REGSET = "RESET";
    defparam full_cycle_count_1261__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i20 (.D(n167_adj_2344[20]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[20]));
    defparam full_cycle_count_1261__i20.REGSET = "RESET";
    defparam full_cycle_count_1261__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i21 (.D(n167_adj_2344[21]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[21]));
    defparam full_cycle_count_1261__i21.REGSET = "RESET";
    defparam full_cycle_count_1261__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i22 (.D(n167_adj_2344[22]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[22]));
    defparam full_cycle_count_1261__i22.REGSET = "RESET";
    defparam full_cycle_count_1261__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i23 (.D(n167_adj_2344[23]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[23]));
    defparam full_cycle_count_1261__i23.REGSET = "RESET";
    defparam full_cycle_count_1261__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i24 (.D(n167_adj_2344[24]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[24]));
    defparam full_cycle_count_1261__i24.REGSET = "RESET";
    defparam full_cycle_count_1261__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i25 (.D(n167_adj_2344[25]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[25]));
    defparam full_cycle_count_1261__i25.REGSET = "RESET";
    defparam full_cycle_count_1261__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i26 (.D(n167_adj_2344[26]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[26]));
    defparam full_cycle_count_1261__i26.REGSET = "RESET";
    defparam full_cycle_count_1261__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i27 (.D(n167_adj_2344[27]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[27]));
    defparam full_cycle_count_1261__i27.REGSET = "RESET";
    defparam full_cycle_count_1261__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i28 (.D(n167_adj_2344[28]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[28]));
    defparam full_cycle_count_1261__i28.REGSET = "RESET";
    defparam full_cycle_count_1261__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i29 (.D(n167_adj_2344[29]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[29]));
    defparam full_cycle_count_1261__i29.REGSET = "RESET";
    defparam full_cycle_count_1261__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i30 (.D(n167_adj_2344[30]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[30]));
    defparam full_cycle_count_1261__i30.REGSET = "RESET";
    defparam full_cycle_count_1261__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(864[31],864[47])" *) FD1P3XZ full_cycle_count_1261__i31 (.D(n167_adj_2344[31]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[31]));
    defparam full_cycle_count_1261__i31.REGSET = "RESET";
    defparam full_cycle_count_1261__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(857[36],857[57])" *) FD1P3XZ data_array_send_count_1258_1259__i2 (.D(n21_2[1]), 
            .SP(n6891), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[1]));
    defparam data_array_send_count_1258_1259__i2.REGSET = "RESET";
    defparam data_array_send_count_1258_1259__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(857[36],857[57])" *) FD1P3XZ data_array_send_count_1258_1259__i3 (.D(n21_2[2]), 
            .SP(n6891), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[2]));
    defparam data_array_send_count_1258_1259__i3.REGSET = "RESET";
    defparam data_array_send_count_1258_1259__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(857[36],857[57])" *) FD1P3XZ data_array_send_count_1258_1259__i4 (.D(n21_2[3]), 
            .SP(n6891), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[3]));
    defparam data_array_send_count_1258_1259__i4.REGSET = "RESET";
    defparam data_array_send_count_1258_1259__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i1 (.D(n167_adj_2343[1]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[1]));
    defparam rhd_index_1257__i1.REGSET = "RESET";
    defparam rhd_index_1257__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i2 (.D(n167_adj_2343[2]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[2]));
    defparam rhd_index_1257__i2.REGSET = "RESET";
    defparam rhd_index_1257__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i3 (.D(n167_adj_2343[3]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[3]));
    defparam rhd_index_1257__i3.REGSET = "RESET";
    defparam rhd_index_1257__i3.SRMODE = "ASYNC";
    (* lut_function="(!(A (B ((D)+!C))+!A ((D)+!C)))", lineinfo="@3(703[10],703[12])" *) LUT4 i1_3_lut_4_lut_adj_99 (.A(n15550), 
            .B(n11468), .C(n21147), .D(first_rhd2216_packet), .Z(n21152));
    defparam i1_3_lut_4_lut_adj_99.INIT = "0x22f2";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_5 (.A0(GND_net), 
            .B0(NUM_DATA[4]), .C0(GND_net), .D0(n19285), .CI0(n19285), 
            .A1(GND_net), .B1(NUM_DATA[5]), .C1(GND_net), .D1(n26217), 
            .CI1(n26217), .CO0(n26217), .CO1(n19287), .S0(n162[3]), 
            .S1(n162[4]));
    defparam add_1254_add_5_5.INIT0 = "0xc33c";
    defparam add_1254_add_5_5.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i4 (.D(n167_adj_2343[4]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[4]));
    defparam rhd_index_1257__i4.REGSET = "RESET";
    defparam rhd_index_1257__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i5 (.D(n167_adj_2343[5]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[5]));
    defparam rhd_index_1257__i5.REGSET = "RESET";
    defparam rhd_index_1257__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i6 (.D(n167_adj_2343[6]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[6]));
    defparam rhd_index_1257__i6.REGSET = "RESET";
    defparam rhd_index_1257__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i7 (.D(n167_adj_2343[7]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[7]));
    defparam rhd_index_1257__i7.REGSET = "RESET";
    defparam rhd_index_1257__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i8 (.D(n167_adj_2343[8]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[8]));
    defparam rhd_index_1257__i8.REGSET = "RESET";
    defparam rhd_index_1257__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i9 (.D(n167_adj_2343[9]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[9]));
    defparam rhd_index_1257__i9.REGSET = "RESET";
    defparam rhd_index_1257__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i10 (.D(n167_adj_2343[10]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[10]));
    defparam rhd_index_1257__i10.REGSET = "RESET";
    defparam rhd_index_1257__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i11 (.D(n167_adj_2343[11]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[11]));
    defparam rhd_index_1257__i11.REGSET = "RESET";
    defparam rhd_index_1257__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i12 (.D(n167_adj_2343[12]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[12]));
    defparam rhd_index_1257__i12.REGSET = "RESET";
    defparam rhd_index_1257__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i13 (.D(n167_adj_2343[13]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[13]));
    defparam rhd_index_1257__i13.REGSET = "RESET";
    defparam rhd_index_1257__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i14 (.D(n167_adj_2343[14]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[14]));
    defparam rhd_index_1257__i14.REGSET = "RESET";
    defparam rhd_index_1257__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i15 (.D(n167_adj_2343[15]), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[15]));
    defparam rhd_index_1257__i15.REGSET = "RESET";
    defparam rhd_index_1257__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i16 (.D(n167_adj_2343[16]), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[16]));
    defparam rhd_index_1257__i16.REGSET = "RESET";
    defparam rhd_index_1257__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i17 (.D(n167_adj_2343[17]), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[17]));
    defparam rhd_index_1257__i17.REGSET = "RESET";
    defparam rhd_index_1257__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i18 (.D(n167_adj_2343[18]), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[18]));
    defparam rhd_index_1257__i18.REGSET = "RESET";
    defparam rhd_index_1257__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i19 (.D(n167_adj_2343[19]), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[19]));
    defparam rhd_index_1257__i19.REGSET = "RESET";
    defparam rhd_index_1257__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i20 (.D(n167_adj_2343[20]), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[20]));
    defparam rhd_index_1257__i20.REGSET = "RESET";
    defparam rhd_index_1257__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i21 (.D(n167_adj_2343[21]), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[21]));
    defparam rhd_index_1257__i21.REGSET = "RESET";
    defparam rhd_index_1257__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i22 (.D(n167_adj_2343[22]), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[22]));
    defparam rhd_index_1257__i22.REGSET = "RESET";
    defparam rhd_index_1257__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i23 (.D(n167_adj_2343[23]), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[23]));
    defparam rhd_index_1257__i23.REGSET = "RESET";
    defparam rhd_index_1257__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i24 (.D(n167_adj_2343[24]), 
            .SP(n4), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[24]));
    defparam rhd_index_1257__i24.REGSET = "RESET";
    defparam rhd_index_1257__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i25 (.D(n167_adj_2343[25]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[25]));
    defparam rhd_index_1257__i25.REGSET = "RESET";
    defparam rhd_index_1257__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i26 (.D(n167_adj_2343[26]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[26]));
    defparam rhd_index_1257__i26.REGSET = "RESET";
    defparam rhd_index_1257__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i27 (.D(n167_adj_2343[27]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[27]));
    defparam rhd_index_1257__i27.REGSET = "RESET";
    defparam rhd_index_1257__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i28 (.D(n167_adj_2343[28]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[28]));
    defparam rhd_index_1257__i28.REGSET = "RESET";
    defparam rhd_index_1257__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i29 (.D(n167_adj_2343[29]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[29]));
    defparam rhd_index_1257__i29.REGSET = "RESET";
    defparam rhd_index_1257__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i30 (.D(n167_adj_2343[30]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[30]));
    defparam rhd_index_1257__i30.REGSET = "RESET";
    defparam rhd_index_1257__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(851[22],851[31])" *) FD1P3XZ rhd_index_1257__i31 (.D(n167_adj_2343[31]), 
            .SP(n4), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[31]));
    defparam rhd_index_1257__i31.REGSET = "RESET";
    defparam rhd_index_1257__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i1 (.D(n167[1]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[1]));
    defparam stm32_counter_1256__i1.REGSET = "RESET";
    defparam stm32_counter_1256__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i2 (.D(n167[2]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[2]));
    defparam stm32_counter_1256__i2.REGSET = "RESET";
    defparam stm32_counter_1256__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8920_2_lut (.A(n133[20]), 
            .B(n7847), .Z(n167_adj_2344[20]));
    defparam i8920_2_lut.INIT = "0x8888";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@3(712[10],712[12])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_100 (.A(stm32_state[2]), 
            .B(stm32_state[4]), .C(stm32_state[0]), .D(n11377), .Z(n11466));
    defparam i1_2_lut_3_lut_4_lut_adj_100.INIT = "0xfffb";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8919_2_lut (.A(n133[19]), 
            .B(n7847), .Z(n167_adj_2344[19]));
    defparam i8919_2_lut.INIT = "0x8888";
    (* lut_function="(A+(((D)+!C)+!B))", lineinfo="@3(712[10],712[12])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_101 (.A(stm32_state[2]), 
            .B(stm32_state[4]), .C(stm32_state[0]), .D(n11377), .Z(n4_c));
    defparam i1_2_lut_3_lut_4_lut_adj_101.INIT = "0xffbf";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8918_2_lut (.A(n133[18]), 
            .B(n7847), .Z(n167_adj_2344[18]));
    defparam i8918_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i3 (.D(n167[3]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[3]));
    defparam stm32_counter_1256__i3.REGSET = "RESET";
    defparam stm32_counter_1256__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i4 (.D(n167[4]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(n28_adj_2238));
    defparam stm32_counter_1256__i4.REGSET = "RESET";
    defparam stm32_counter_1256__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i5 (.D(n167[5]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[5]));
    defparam stm32_counter_1256__i5.REGSET = "RESET";
    defparam stm32_counter_1256__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i6 (.D(n167[6]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[6]));
    defparam stm32_counter_1256__i6.REGSET = "RESET";
    defparam stm32_counter_1256__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i7 (.D(n167[7]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[7]));
    defparam stm32_counter_1256__i7.REGSET = "RESET";
    defparam stm32_counter_1256__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i8 (.D(n167[8]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[8]));
    defparam stm32_counter_1256__i8.REGSET = "RESET";
    defparam stm32_counter_1256__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i9 (.D(n167[9]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[9]));
    defparam stm32_counter_1256__i9.REGSET = "RESET";
    defparam stm32_counter_1256__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i10 (.D(n167[10]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[10]));
    defparam stm32_counter_1256__i10.REGSET = "RESET";
    defparam stm32_counter_1256__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i11 (.D(n167[11]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[11]));
    defparam stm32_counter_1256__i11.REGSET = "RESET";
    defparam stm32_counter_1256__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i12 (.D(n167[12]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[12]));
    defparam stm32_counter_1256__i12.REGSET = "RESET";
    defparam stm32_counter_1256__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i13 (.D(n167[13]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[13]));
    defparam stm32_counter_1256__i13.REGSET = "RESET";
    defparam stm32_counter_1256__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i14 (.D(n167[14]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[14]));
    defparam stm32_counter_1256__i14.REGSET = "RESET";
    defparam stm32_counter_1256__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i15 (.D(n167[15]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[15]));
    defparam stm32_counter_1256__i15.REGSET = "RESET";
    defparam stm32_counter_1256__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i16 (.D(n167[16]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[16]));
    defparam stm32_counter_1256__i16.REGSET = "RESET";
    defparam stm32_counter_1256__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i17 (.D(n167[17]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[17]));
    defparam stm32_counter_1256__i17.REGSET = "RESET";
    defparam stm32_counter_1256__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i18 (.D(n167[18]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[18]));
    defparam stm32_counter_1256__i18.REGSET = "RESET";
    defparam stm32_counter_1256__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i19 (.D(n167[19]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[19]));
    defparam stm32_counter_1256__i19.REGSET = "RESET";
    defparam stm32_counter_1256__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i20 (.D(n167[20]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[20]));
    defparam stm32_counter_1256__i20.REGSET = "RESET";
    defparam stm32_counter_1256__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i21 (.D(n167[21]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[21]));
    defparam stm32_counter_1256__i21.REGSET = "RESET";
    defparam stm32_counter_1256__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i22 (.D(n167[22]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[22]));
    defparam stm32_counter_1256__i22.REGSET = "RESET";
    defparam stm32_counter_1256__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i23 (.D(n167[23]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[23]));
    defparam stm32_counter_1256__i23.REGSET = "RESET";
    defparam stm32_counter_1256__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i24 (.D(n167[24]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[24]));
    defparam stm32_counter_1256__i24.REGSET = "RESET";
    defparam stm32_counter_1256__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i25 (.D(n167[25]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[25]));
    defparam stm32_counter_1256__i25.REGSET = "RESET";
    defparam stm32_counter_1256__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i26 (.D(n167[26]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[26]));
    defparam stm32_counter_1256__i26.REGSET = "RESET";
    defparam stm32_counter_1256__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i27 (.D(n167[27]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[27]));
    defparam stm32_counter_1256__i27.REGSET = "RESET";
    defparam stm32_counter_1256__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i28 (.D(n167[28]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[28]));
    defparam stm32_counter_1256__i28.REGSET = "RESET";
    defparam stm32_counter_1256__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i29 (.D(n167[29]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[29]));
    defparam stm32_counter_1256__i29.REGSET = "RESET";
    defparam stm32_counter_1256__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i30 (.D(n167[30]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[30]));
    defparam stm32_counter_1256__i30.REGSET = "RESET";
    defparam stm32_counter_1256__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(695[24],695[37])" *) FD1P3XZ stm32_counter_1256__i31 (.D(n167[31]), 
            .SP(n4_adj_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[31]));
    defparam stm32_counter_1256__i31.REGSET = "RESET";
    defparam stm32_counter_1256__i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ init_FIFO_RHD2216_Read_c (.D(n12498), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(init_FIFO_RHD2216_Read));
    defparam init_FIFO_RHD2216_Read_c.REGSET = "RESET";
    defparam init_FIFO_RHD2216_Read_c.SRMODE = "ASYNC";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@3(712[10],712[12])" *) LUT4 i2_3_lut_4_lut_adj_102 (.A(stm32_state[2]), 
            .B(stm32_state[4]), .C(stm32_state[0]), .D(n11450), .Z(n11482));
    defparam i2_3_lut_4_lut_adj_102.INIT = "0xfffb";
    (* lut_function="(A (B (C (D))+!B (D))+!A (D))" *) LUT4 i13856_3_lut_4_lut (.A(stm32_state[0]), 
            .B(n15550), .C(n4_adj_2150), .D(n11466), .Z(n21856));
    defparam i13856_3_lut_4_lut.INIT = "0xf700";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8917_2_lut (.A(n133[17]), 
            .B(n7847), .Z(n167_adj_2344[17]));
    defparam i8917_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8916_2_lut (.A(n133[16]), 
            .B(n7847), .Z(n167_adj_2344[16]));
    defparam i8916_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))+!B (D))+!A (D))" *) LUT4 i3_3_lut_4_lut (.A(stm32_state[0]), 
            .B(n15550), .C(stm32_state[4]), .D(n15902), .Z(n12_adj_2165));
    defparam i3_3_lut_4_lut.INIT = "0xf700";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8915_2_lut (.A(n133[15]), 
            .B(n7847), .Z(n167_adj_2344[15]));
    defparam i8915_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i14584_2_lut_3_lut (.A(stm32_state[3]), 
            .B(stm32_state[2]), .C(stm32_state[0]), .Z(n22759));
    defparam i14584_2_lut_3_lut.INIT = "0x4040";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_31 (.A0(GND_net), 
            .B0(NUM_DATA[30]), .C0(GND_net), .D0(n19311), .CI0(n19311), 
            .A1(GND_net), .B1(NUM_DATA[31]), .C1(GND_net), .D1(n26334), 
            .CI1(n26334), .CO0(n26334), .S0(n61), .S1(n162[30]));
    defparam add_1254_add_5_31.INIT0 = "0xc33c";
    defparam add_1254_add_5_31.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8914_2_lut (.A(n133[14]), 
            .B(n7847), .Z(n167_adj_2344[14]));
    defparam i8914_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8913_2_lut (.A(n133[13]), 
            .B(n7847), .Z(n167_adj_2344[13]));
    defparam i8913_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8912_2_lut (.A(n133[12]), 
            .B(n7847), .Z(n167_adj_2344[12]));
    defparam i8912_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8911_2_lut (.A(n133[11]), 
            .B(n7847), .Z(n167_adj_2344[11]));
    defparam i8911_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8910_2_lut (.A(n133[10]), 
            .B(n7847), .Z(n167_adj_2344[10]));
    defparam i8910_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8909_2_lut (.A(n133[9]), 
            .B(n7847), .Z(n167_adj_2344[9]));
    defparam i8909_2_lut.INIT = "0x8888";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_29 (.A0(GND_net), 
            .B0(NUM_DATA[28]), .C0(GND_net), .D0(n19309), .CI0(n19309), 
            .A1(GND_net), .B1(NUM_DATA[29]), .C1(GND_net), .D1(n26325), 
            .CI1(n26325), .CO0(n26325), .CO1(n19311), .S0(n57), .S1(n59_adj_2197));
    defparam add_1254_add_5_29.INIT0 = "0xc33c";
    defparam add_1254_add_5_29.INIT1 = "0xc33c";
    (* lineinfo="@3(857[36],857[57])" *) FA2 data_array_send_count_1258_1259_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[1]), .D0(n19453), 
            .CI0(n19453), .A1(GND_net), .B1(GND_net), .C1(data_array_send_count[2]), 
            .D1(n26643), .CI1(n26643), .CO0(n26643), .CO1(n19455), .S0(n21_2[1]), 
            .S1(n21_2[2]));
    defparam data_array_send_count_1258_1259_add_4_3.INIT0 = "0xc33c";
    defparam data_array_send_count_1258_1259_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8908_2_lut (.A(n133[8]), 
            .B(n7847), .Z(n167_adj_2344[8]));
    defparam i8908_2_lut.INIT = "0x8888";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_27 (.A0(GND_net), 
            .B0(NUM_DATA[26]), .C0(GND_net), .D0(n19307), .CI0(n19307), 
            .A1(GND_net), .B1(NUM_DATA[27]), .C1(GND_net), .D1(n26316), 
            .CI1(n26316), .CO0(n26316), .CO1(n19309), .S0(n53), .S1(n55));
    defparam add_1254_add_5_27.INIT0 = "0xc33c";
    defparam add_1254_add_5_27.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8907_2_lut (.A(n133[7]), 
            .B(n7847), .Z(n167_adj_2344[7]));
    defparam i8907_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8906_2_lut (.A(n133[6]), 
            .B(n7847), .Z(n167_adj_2344[6]));
    defparam i8906_2_lut.INIT = "0x8888";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_25 (.A0(GND_net), 
            .B0(NUM_DATA[24]), .C0(GND_net), .D0(n19305), .CI0(n19305), 
            .A1(GND_net), .B1(NUM_DATA[25]), .C1(GND_net), .D1(n26307), 
            .CI1(n26307), .CO0(n26307), .CO1(n19307), .S0(n49), .S1(n51_adj_2201));
    defparam add_1254_add_5_25.INIT0 = "0xc33c";
    defparam add_1254_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8905_2_lut (.A(n133[5]), 
            .B(n7847), .Z(n167_adj_2344[5]));
    defparam i8905_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8904_2_lut (.A(n133[4]), 
            .B(n7847), .Z(n167_adj_2344[4]));
    defparam i8904_2_lut.INIT = "0x8888";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_23 (.A0(GND_net), 
            .B0(NUM_DATA[22]), .C0(GND_net), .D0(n19303), .CI0(n19303), 
            .A1(GND_net), .B1(NUM_DATA[23]), .C1(GND_net), .D1(n26298), 
            .CI1(n26298), .CO0(n26298), .CO1(n19305), .S0(n45_adj_2200), 
            .S1(n47_adj_2194));
    defparam add_1254_add_5_23.INIT0 = "0xc33c";
    defparam add_1254_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8903_2_lut (.A(n133[3]), 
            .B(n7847), .Z(n167_adj_2344[3]));
    defparam i8903_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8902_2_lut (.A(n133[2]), 
            .B(n7847), .Z(n167_adj_2344[2]));
    defparam i8902_2_lut.INIT = "0x8888";
    (* lineinfo="@3(659[60],659[68])" *) FA2 add_1254_add_5_21 (.A0(GND_net), 
            .B0(NUM_DATA[20]), .C0(GND_net), .D0(n19301), .CI0(n19301), 
            .A1(GND_net), .B1(NUM_DATA[21]), .C1(GND_net), .D1(n26289), 
            .CI1(n26289), .CO0(n26289), .CO1(n19303), .S0(n41_adj_2195), 
            .S1(n43_adj_2196));
    defparam add_1254_add_5_21.INIT0 = "0xc33c";
    defparam add_1254_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(864[31],864[47])" *) LUT4 i8901_2_lut (.A(n133[1]), 
            .B(n7847), .Z(n167_adj_2344[1]));
    defparam i8901_2_lut.INIT = "0x8888";
    (* lineinfo="@3(561[28],561[53])" *) \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=512,cs_inactive_clks=16) SPI_Master_CS_STM32_1 (pll_clk_int, 
            o_reset_c, int_STM32_SPI_CS_n, int_STM32_TX_DV, int_STM32_TX_Ready_N_2091, 
            maxfan_replicated_net_999, n18_adj_2244, GND_net, VCC_net, 
            {int_STM32_TX_Byte}, n19_adj_2245, int_STM32_SPI_Clk, int_STM32_SPI_MOSI, 
            maxfan_replicated_net_1104);
    (* lineinfo="@3(528[27],528[58])" *) \Controller_RHD_FIFO(clks_per_half_bit=32,cs_inactive_clks=128) Controller_RHD_FIFO_2 (o_Controller_Mode_c_1, 
            o_Controller_Mode_c_0, n6922, pll_clk_int, maxfan_replicated_net_999, 
            o_reset_c, GND_net, VCC_net, n13523, int_RHD2216_TX_DV, 
            int_RHD2216_SPI_CS_n, n1868[0], n59, int_RHD2216_TX_Byte[8], 
            int_RHD2216_SPI_MISO, n46_adj_2314, r_Trailing_Edge_N_2106, 
            int_RHD2216_SPI_MOSI, int_RHD2216_SPI_Clk, int_RHD2216_TX_Byte[15], 
            int_RHD2216_TX_Byte[11], int_RHD2216_TX_Byte[10], int_RHD2216_TX_Byte[9], 
            n12496, n17111, n12494, n12492, n12490, r_SPI_Clk_Count[5], 
            n37_2[3], n37_2[4], n37_2[1], n37_2[2], n37_2[0], n2245, 
            n12470, int_FIFO_RHD2216_RE, int_FIFO_RHD2216_Q[1], {int_FIFO_RHD2216_COUNT}, 
            maxfan_replicated_net_1104, int_FIFO_RHD2216_Q[2], int_FIFO_RHD2216_Q[3], 
            int_FIFO_RHD2216_Q[4], int_FIFO_RHD2216_Q[5], int_FIFO_RHD2216_Q[6], 
            int_FIFO_RHD2216_Q[7], int_FIFO_RHD2216_Q[8], int_FIFO_RHD2216_Q[9], 
            int_FIFO_RHD2216_Q[10], int_FIFO_RHD2216_Q[11], int_FIFO_RHD2216_Q[12], 
            int_FIFO_RHD2216_Q[13], int_FIFO_RHD2216_Q[14], int_FIFO_RHD2216_Q[15]);
    (* lineinfo="@3(495[28],495[59])" *) \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=64) Controller_RHD_FIFO_1 (o_Controller_Mode_c_1, 
            o_Controller_Mode_c_0, n6922, pll_clk_int, maxfan_replicated_net_999, 
            o_reset_c, n12941, o_RHD2132_SPI_Clk_c, GND_net, int_RHD2132_SPI_MISO, 
            maxfan_replicated_net_1104, int_FIFO_RHD2132_RE, int_FIFO_RHD2132_Q[1], 
            VCC_net, int_FIFO_RHD2132_Q[2], int_FIFO_RHD2132_Q[3], int_FIFO_RHD2132_Q[4], 
            int_FIFO_RHD2132_Q[5], int_FIFO_RHD2132_Q[6], int_FIFO_RHD2132_Q[7], 
            int_FIFO_RHD2132_Q[8], int_FIFO_RHD2132_Q[9], int_FIFO_RHD2132_Q[10], 
            int_FIFO_RHD2132_Q[11], int_FIFO_RHD2132_Q[12], int_FIFO_RHD2132_Q[13], 
            int_FIFO_RHD2132_Q[14], int_FIFO_RHD2132_Q[15]);
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=207, LSE_RLINE=207, lineinfo="@3(590[4],755[12])" *) FD1P3XZ int_STM32_TX_Byte_i0_i0 (.D(temp_buffer[0]), 
            .SP(n6889), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[0]));
    defparam int_STM32_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=512,cs_inactive_clks=16) 
//

module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=512,cs_inactive_clks=16) (input pll_clk_int, 
            input o_reset_c, output int_STM32_SPI_CS_n, input int_STM32_TX_DV, 
            output int_STM32_TX_Ready_N_2091, input maxfan_replicated_net_999, 
            output n18, input GND_net, input VCC_net, input [511:0]int_STM32_TX_Byte, 
            input n19, output int_STM32_SPI_Clk, output int_STM32_SPI_MOSI, 
            input maxfan_replicated_net_1104);
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    wire [4:0]r_CS_Inactive_Count_4__N_1286;
    
    wire n11681;
    (* lineinfo="@6(81[10],81[29])" *) wire [4:0]r_CS_Inactive_Count;
    wire [3:0]n1756;
    
    wire n1563, w_Master_Ready;
    wire [9:0]n45;
    wire [9:0]n57;
    
    wire n1813, n21809, n1547, n21825, n21890, n9699, int_STM32_TX_Ready_N_2090, 
        n4, n6, n15934, n2156, n11678, n11358, n1629, n9695, 
        n9696, n9697;
    (* lineinfo="@6(82[10],82[20])" *) wire [9:0]r_TX_Count;
    
    wire n9421, n19409, n26583, n19407, n26580, n19405, n26577, 
        n19403, n26574, n26424, n6_adj_2148, n16, n17, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=53, LSE_LLINE=561, LSE_RLINE=561, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n1813), 
            .SP(n21809), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i8757_2_lut_3_lut_4_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[0]), .Z(n57[0]));
    defparam i8757_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i8892_2_lut_3_lut_4_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[1]), .Z(n57[1]));
    defparam i8892_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i8893_2_lut_3_lut_4_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[2]), .Z(n57[2]));
    defparam i8893_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i8894_2_lut_3_lut_4_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[3]), .Z(n57[3]));
    defparam i8894_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n9699), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(n1756[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i8895_2_lut_3_lut_4_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[4]), .Z(n57[4]));
    defparam i8895_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i8896_2_lut_3_lut_4_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[5]), .Z(n57[5]));
    defparam i8896_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))", lineinfo="@6(156[14],156[44])" *) LUT4 i5_2_lut (.A(int_STM32_SPI_CS_n), 
            .B(int_STM32_TX_DV), .Z(n1547));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i13826_2_lut (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[2]), .Z(n21825));
    defparam i13826_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13890_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(r_CS_Inactive_Count[0]), .C(r_CS_Inactive_Count[1]), .D(n21825), 
            .Z(n21890));
    defparam i13890_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@6(154[7],185[16])" *) LUT4 i3238_4_lut (.A(n1756[0]), 
            .B(n1756[2]), .C(n1547), .D(n21890), .Z(n9699));
    defparam i3238_4_lut.INIT = "0x0ace";
    (* lut_function="(!(A))", lineinfo="@6(208[5],208[19])" *) LUT4 i37_1_lut (.A(int_STM32_TX_DV), 
            .Z(int_STM32_TX_Ready_N_2090));
    defparam i37_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i8897_2_lut_3_lut_4_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[6]), .Z(n57[6]));
    defparam i8897_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i8898_2_lut_3_lut_4_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[7]), .Z(n57[7]));
    defparam i8898_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C))+!A !((C)+!B))", lineinfo="@6(154[7],185[16])" *) LUT4 i8880_3_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n1756[2]), .C(n4), .Z(r_CS_Inactive_Count_4__N_1286[2]));
    defparam i8880_3_lut.INIT = "0x8484";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i8899_2_lut_3_lut_4_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[8]), .Z(n57[8]));
    defparam i8899_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i8900_2_lut_3_lut_4_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[9]), .Z(n57[9]));
    defparam i8900_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B))", lineinfo="@6(178[36],178[55])" *) LUT4 i1633_2_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n4), .Z(n6));
    defparam i1633_2_lut.INIT = "0xeeee";
    (* lut_function="(A ((C+(D))+!B)+!A !(B (C+(D))))" *) LUT4 i15006_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(n1756[2]), .C(r_CS_Inactive_Count[3]), .D(n6), .Z(n15934));
    defparam i15006_4_lut.INIT = "0xbbb7";
    (* lut_function="(A (B))", lineinfo="@6(164[11],174[18])" *) LUT4 i593_2_lut (.A(n1563), 
            .B(w_Master_Ready), .Z(n2156));
    defparam i593_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@6(147[5],186[12])" *) LUT4 i14975_4_lut (.A(n1547), 
            .B(n1756[2]), .C(n2156), .D(n1756[1]), .Z(n11678));
    defparam i14975_4_lut.INIT = "0x3022";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1264__i0 (.D(n57[0]), 
            .SP(n11678), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Count[0]));
    defparam r_TX_Count_1264__i0.REGSET = "RESET";
    defparam r_TX_Count_1264__i0.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+((D)+!C))+!A (D)))" *) LUT4 i14978_2_lut_4_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n1756[2]), .Z(n21809));
    defparam i14978_2_lut_4_lut.INIT = "0x0075";
    (* lut_function="(A (B))", lineinfo="@6(154[7],185[16])" *) LUT4 i1_2_lut (.A(n1756[1]), 
            .B(w_Master_Ready), .Z(n11358));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B (C (D))))", lineinfo="@6(208[25],208[111])" *) LUT4 i43_3_lut_4_lut (.A(n1756[0]), 
            .B(n1563), .C(n1756[1]), .D(w_Master_Ready), .Z(int_STM32_TX_Ready_N_2091));
    defparam i43_3_lut_4_lut.INIT = "0xeaaa";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))", lineinfo="@6(154[7],185[16])" *) LUT4 i3234_4_lut (.A(n1756[2]), 
            .B(n1563), .C(n1629), .D(n11358), .Z(n9695));
    defparam i3234_4_lut.INIT = "0xb3a0";
    (* lut_function="(A+(B (C)))", lineinfo="@6(154[7],185[16])" *) LUT4 i3236_3_lut (.A(n9696), 
            .B(n1547), .C(n1756[0]), .Z(n9697));
    defparam i3236_3_lut.INIT = "0xeaea";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=53, LSE_LLINE=561, LSE_RLINE=561, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(n15934), 
            .SP(n11681), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "SET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=53, LSE_LLINE=561, LSE_RLINE=561, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_4__N_1286[3]), 
            .SP(n11681), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=53, LSE_LLINE=561, LSE_RLINE=561, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_4__N_1286[2]), 
            .SP(n11681), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=53, LSE_LLINE=561, LSE_RLINE=561, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_4__N_1286[1]), 
            .SP(n11681), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n9697), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(n1756[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C)))", lineinfo="@6(154[7],185[16])" *) LUT4 i3235_3_lut (.A(n1756[1]), 
            .B(n1563), .C(w_Master_Ready), .Z(n9696));
    defparam i3235_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@6(154[7],185[16])" *) LUT4 i8671_3_lut (.A(int_STM32_TX_DV), 
            .B(n1756[1]), .C(int_STM32_SPI_CS_n), .Z(n1813));
    defparam i8671_3_lut.INIT = "0xdcdc";
    (* lut_function="(!(A+!(B)))", lineinfo="@6(208[5],208[19])" *) LUT4 i1_2_lut_adj_37 (.A(int_STM32_TX_DV), 
            .B(n18), .Z(n9421));
    defparam i1_2_lut_adj_37.INIT = "0x4444";
    (* lineinfo="@6(167[31],167[41])" *) FA2 r_TX_Count_1264_add_4_10 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[8]), .D0(n19409), .CI0(n19409), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[9]), .D1(n26583), 
            .CI1(n26583), .CO0(n26583), .S0(n45[8]), .S1(n45[9]));
    defparam r_TX_Count_1264_add_4_10.INIT0 = "0xc33c";
    defparam r_TX_Count_1264_add_4_10.INIT1 = "0xc33c";
    (* lineinfo="@6(167[31],167[41])" *) FA2 r_TX_Count_1264_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[6]), .D0(n19407), .CI0(n19407), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[7]), .D1(n26580), 
            .CI1(n26580), .CO0(n26580), .CO1(n19409), .S0(n45[6]), .S1(n45[7]));
    defparam r_TX_Count_1264_add_4_8.INIT0 = "0xc33c";
    defparam r_TX_Count_1264_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@6(167[31],167[41])" *) FA2 r_TX_Count_1264_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[4]), .D0(n19405), .CI0(n19405), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[5]), .D1(n26577), 
            .CI1(n26577), .CO0(n26577), .CO1(n19407), .S0(n45[4]), .S1(n45[5]));
    defparam r_TX_Count_1264_add_4_6.INIT0 = "0xc33c";
    defparam r_TX_Count_1264_add_4_6.INIT1 = "0xc33c";
    (* lineinfo="@6(167[31],167[41])" *) FA2 r_TX_Count_1264_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[2]), .D0(n19403), .CI0(n19403), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[3]), .D1(n26574), 
            .CI1(n26574), .CO0(n26574), .CO1(n19405), .S0(n45[2]), .S1(n45[3]));
    defparam r_TX_Count_1264_add_4_4.INIT0 = "0xc33c";
    defparam r_TX_Count_1264_add_4_4.INIT1 = "0xc33c";
    (* lineinfo="@6(167[31],167[41])" *) FA2 r_TX_Count_1264_add_4_2 (.A0(GND_net), 
            .B0(int_STM32_TX_Ready_N_2090), .C0(r_TX_Count[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[1]), .D1(n26424), 
            .CI1(n26424), .CO0(n26424), .CO1(n19403), .S0(n45[0]), .S1(n45[1]));
    defparam r_TX_Count_1264_add_4_2.INIT0 = "0xc33c";
    defparam r_TX_Count_1264_add_4_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D)))+!A !((C+(D))+!B))", lineinfo="@6(154[7],185[16])" *) LUT4 i8881_3_lut_4_lut (.A(r_CS_Inactive_Count[3]), 
            .B(n1756[2]), .C(r_CS_Inactive_Count[2]), .D(n4), .Z(r_CS_Inactive_Count_4__N_1286[3]));
    defparam i8881_3_lut_4_lut.INIT = "0x8884";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_38 (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[1]), .Z(n6_adj_2148));
    defparam i1_2_lut_adj_38.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(r_CS_Inactive_Count[4]), .C(r_CS_Inactive_Count[0]), .D(n6_adj_2148), 
            .Z(n1629));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_TX_Count[7]), 
            .B(r_TX_Count[3]), .C(r_TX_Count[4]), .D(r_TX_Count[6]), .Z(n16));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_TX_Count[0]), 
            .B(r_TX_Count[8]), .C(r_TX_Count[9]), .D(r_TX_Count[2]), .Z(n17));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17), .B(r_TX_Count[5]), 
            .C(n16), .D(r_TX_Count[1]), .Z(n1563));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!((D)+!C))+!A (B))" *) LUT4 i1_4_lut (.A(n1756[1]), 
            .B(n1756[2]), .C(w_Master_Ready), .D(n1563), .Z(n11681));
    defparam i1_4_lut.INIT = "0xccec";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))", lineinfo="@6(154[7],185[16])" *) LUT4 i8670_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n1756[2]), .C(n1629), .Z(r_CS_Inactive_Count_4__N_1286[0]));
    defparam i8670_3_lut.INIT = "0x4848";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n9695), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(n1756[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1264__i1 (.D(n57[1]), 
            .SP(n11678), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1264__i1.REGSET = "RESET";
    defparam r_TX_Count_1264__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1264__i2 (.D(n57[2]), 
            .SP(n11678), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1264__i2.REGSET = "RESET";
    defparam r_TX_Count_1264__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1264__i3 (.D(n57[3]), 
            .SP(n11678), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1264__i3.REGSET = "RESET";
    defparam r_TX_Count_1264__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1264__i4 (.D(n57[4]), 
            .SP(n11678), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1264__i4.REGSET = "RESET";
    defparam r_TX_Count_1264__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1264__i5 (.D(n57[5]), 
            .SP(n11678), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[5]));
    defparam r_TX_Count_1264__i5.REGSET = "RESET";
    defparam r_TX_Count_1264__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1264__i6 (.D(n57[6]), 
            .SP(n11678), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[6]));
    defparam r_TX_Count_1264__i6.REGSET = "RESET";
    defparam r_TX_Count_1264__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1264__i7 (.D(n57[7]), 
            .SP(n11678), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[7]));
    defparam r_TX_Count_1264__i7.REGSET = "RESET";
    defparam r_TX_Count_1264__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1264__i8 (.D(n57[8]), 
            .SP(n11678), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[8]));
    defparam r_TX_Count_1264__i8.REGSET = "RESET";
    defparam r_TX_Count_1264__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1264__i9 (.D(n57[9]), 
            .SP(n11678), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[9]));
    defparam r_TX_Count_1264__i9.REGSET = "RESET";
    defparam r_TX_Count_1264__i9.SRMODE = "ASYNC";
    (* lut_function="(A+((C)+!B))", lineinfo="@6(178[36],178[55])" *) LUT4 i1625_2_lut_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n1629), .C(r_CS_Inactive_Count[1]), .Z(n4));
    defparam i1625_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(A (C (D))+!A !(B ((D)+!C)+!B !(C (D))))", lineinfo="@6(178[36],178[55])" *) LUT4 i8879_3_lut_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n1629), .C(n1756[2]), .D(r_CS_Inactive_Count[1]), .Z(r_CS_Inactive_Count_4__N_1286[1]));
    defparam i8879_3_lut_4_lut.INIT = "0xb040";
    (* lineinfo="@6(120[18],120[40])" *) \SPI_Master(num_of_bits_per_packet=512) SPI_Master_1 ({int_STM32_TX_Byte}, 
            int_STM32_TX_DV, pll_clk_int, o_reset_c, GND_net, VCC_net, 
            n19, w_Master_Ready, maxfan_replicated_net_999, int_STM32_SPI_Clk, 
            n9421, int_STM32_SPI_MOSI, n18, maxfan_replicated_net_1104);
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=53, LSE_LLINE=561, LSE_RLINE=561, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_4__N_1286[0]), 
            .SP(n11681), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(num_of_bits_per_packet=512) 
//

module \SPI_Master(num_of_bits_per_packet=512) (input [511:0]int_STM32_TX_Byte, 
            input int_STM32_TX_DV, input pll_clk_int, input o_reset_c, 
            input GND_net, input VCC_net, input n19, output w_Master_Ready, 
            input maxfan_replicated_net_999, output int_STM32_SPI_Clk, input n9421, 
            output int_STM32_SPI_MOSI, output n18, input maxfan_replicated_net_1104);
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    wire n24488, n22508;
    (* lineinfo="@5(52[10],52[24])" *) wire [8:0]r_TX_Bit_Count;
    
    wire n22684, n24197, n22525, n24092, n24200, n24428, n22685, 
        n24410, n24590, n22676, n24416, n24584, n22679, n24113;
    (* lineinfo="@5(49[10],49[19])" *) wire [511:0]r_TX_Byte;
    
    wire n24116, n24191, n24458, n24554, n22697, n24434, n24572, 
        n22688, n24107, n24194, r_TX_DV, n24110, n24074, n24908, 
        n22517, n24170, n24812, n22565, n24185, n24338, n24644, 
        n22646, n24101, n24188, n24104, n24290, n24686, n22625, 
        n19376, n26517;
    wire [8:0]n52;
    
    wire n19374, n26514, n24179, n19372, n26511, n24095, n24182, 
        n20645, r_Trailing_Edge, n24098, r_SPI_Clk, n24038, n22498, 
        n24173, n24089, n14, n15, n20650, n24482, n1210, n22486, 
        n22485, n24176, n13608;
    wire [8:0]r_TX_Bit_Count_8__N_1826;
    
    wire n502, n22585, n19370, n26508, n24167, n24083, n26349, 
        n24086;
    wire [10:0]n62;
    
    wire n12486, n12488, n21151, n22731, n22732, n24161, n24017, 
        n11643, n24020, n22671, n22672, n24029, n22657, n22656, 
        n24032, n12474, n12472, n22729, n22728, n24164, n24023, 
        n24026, n24077, n24155, n24080, n19357, n26409;
    (* lineinfo="@5(45[10],45[25])" *) wire [10:0]r_SPI_Clk_Edges;
    
    wire n24158, n19355, n26406;
    wire [10:0]r_SPI_Clk_Edges_10__N_1303;
    
    wire n19353, n26403, n12461, n13595, n19351, n26400, n19349, 
        n26397, n26394, n24977, n24971, n24965, n22489, n24959, 
        n22492, n24476, n24542, n24953, n24560, n24452, n22495, 
        n24947, n24941, n24935, n22501, n24929, n22504, n24923, 
        n24926, n24917, n22510, n24911, n22513, n24905, n24899, 
        n22519, n24893, n22522, n24887, n24881, n1;
    wire [1:0]r_SPI_Clk_Count_1__N_1301;
    (* lineinfo="@5(43[10],43[25])" *) wire [1:0]r_SPI_Clk_Count;
    
    wire n22528, n24875, n22531, n24869, n2, n22534, n24863, n5, 
        n22537, n4, n24857, n22540, n24068, n24851, n24062, n22543, 
        n24506, n24524, n22712, n24845, n22546, n24839, n22549, 
        n24833, n22552, n24827, n22555, n24821, n22558, n24392, 
        n24608, n24815, n24692, n24284, n22561, n24332, n22713, 
        n24809, n24803, n22567, n24797, n22570, n24791, n22573, 
        n24785, n22576, n24779, n22579, n24773, n22582, n24767, 
        n24278, n24698, n22619, n22588, n24761, n22591, n24755, 
        n22594, n24122, n24749, n24752, n24368, n22714, n24743, 
        n22600, n24737, n24152, n22603, n24731, n22606, n24230, 
        n24725, n24224, n22609, n24719, n22612, n24212, n24713, 
        n24206, n22615, n24707, n24701, n22719, n24695, n24689, 
        n24683, n24677, n22627, n24671, n22630, n24665, n22633, 
        n24659, n16, n22636, n24653, n22639, n24647, n22642, n17, 
        n24641, n20, n19_adj_2144, n24308, n24635, n24302, n22648, 
        n24629, n22654, n24623, n24617, n22660, n24260, n24611, 
        n24614, n24605, n24314, n24599, n24296, n22669, n24593, 
        n24587, n24581, n24380, n24575, n24362, n22681, n24569, 
        n24563, n22690, n24557, n24551, n24272, n24545, n24248, 
        n24548, n24539, n24533, n22705, n24527, n22708, n24521, 
        n24515, n24518, n18_adj_2145, n24509, n22720, n16_adj_2146, 
        n24503, n20_adj_2147, n24497, n22707, n24491, n22704, n12484, 
        n24485, n12482, n22700, n24479, n22664, n22652, n24473, 
        n12480, n24467, n12478, n24461, n24128, n24464, n24455, 
        n24449, n24443, n22689, n24437, n24236, n22598, n22651, 
        n24431, n24356, n24386, n24422, n24425, n24350, n24326, 
        n24419, n24320, n24413, n24056, n24407, n12476, n24401, 
        n24149, n24071, n24242, n24395, n24218, n22668, n24389, 
        n24383, n24377, n24371, n24065, n24143, n24365, n24146, 
        n24359, n24353, n24266, n24347, n24254, n24335, n24329, 
        n24323, n24059, n24317, n24137, n24311, n24140, n24305, 
        n24299, n24293, n24053, n24131, n24287, n24134, n24281, 
        n11701, n24275, n24269, n24263, n24257, n24251, n24245, 
        n24239, n24233, n24227, n24221, n24047, n24050, n24125, 
        n24044, n24041, n24215, n24209, n24119, n24203, n24035, 
        VCC_net_2;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14501_3_lut (.A(n24488), 
            .B(n22508), .C(r_TX_Bit_Count[5]), .Z(n22684));
    defparam i14501_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24197_bdd_4_lut (.A(n24197), 
            .B(n22525), .C(n24092), .D(r_TX_Bit_Count[3]), .Z(n24200));
    defparam n24197_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14502_3_lut (.A(n24428), 
            .B(n22684), .C(r_TX_Bit_Count[6]), .Z(n22685));
    defparam i14502_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14493_3_lut (.A(n24410), 
            .B(n24590), .C(r_TX_Bit_Count[2]), .Z(n22676));
    defparam i14493_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14496_3_lut (.A(n24416), 
            .B(n24584), .C(r_TX_Bit_Count[2]), .Z(n22679));
    defparam i14496_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24113_bdd_4_lut (.A(n24113), 
            .B(r_TX_Byte[441]), .C(r_TX_Byte[440]), .D(r_TX_Bit_Count[1]), 
            .Z(n24116));
    defparam n24113_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_STM32_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_26  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[490]), .C(r_TX_Byte[491]), .D(r_TX_Bit_Count[1]), 
            .Z(n24191));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14514_3_lut (.A(n24458), 
            .B(n24554), .C(r_TX_Bit_Count[2]), .Z(n22697));
    defparam i14514_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14505_3_lut (.A(n24434), 
            .B(n24572), .C(r_TX_Bit_Count[2]), .Z(n22688));
    defparam i14505_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_15  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[434]), .C(r_TX_Byte[435]), .D(r_TX_Bit_Count[1]), 
            .Z(n24107));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24191_bdd_4_lut (.A(n24191), 
            .B(r_TX_Byte[489]), .C(r_TX_Byte[488]), .D(r_TX_Bit_Count[1]), 
            .Z(n24194));
    defparam n24191_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(n20645), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24107_bdd_4_lut (.A(n24107), 
            .B(r_TX_Byte[433]), .C(r_TX_Byte[432]), .D(r_TX_Bit_Count[1]), 
            .Z(n24110));
    defparam n24107_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14334_3_lut (.A(n24074), 
            .B(n24908), .C(r_TX_Bit_Count[2]), .Z(n22517));
    defparam i14334_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14382_3_lut (.A(n24170), 
            .B(n24812), .C(r_TX_Bit_Count[2]), .Z(n22565));
    defparam i14382_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_25  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[482]), .C(r_TX_Byte[483]), .D(r_TX_Bit_Count[1]), 
            .Z(n24185));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14463_3_lut (.A(n24338), 
            .B(n24644), .C(r_TX_Bit_Count[2]), .Z(n22646));
    defparam i14463_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_14  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[218]), .C(r_TX_Byte[219]), .D(r_TX_Bit_Count[1]), 
            .Z(n24101));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24185_bdd_4_lut (.A(n24185), 
            .B(r_TX_Byte[481]), .C(r_TX_Byte[480]), .D(r_TX_Bit_Count[1]), 
            .Z(n24188));
    defparam n24185_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24101_bdd_4_lut (.A(n24101), 
            .B(r_TX_Byte[217]), .C(r_TX_Byte[216]), .D(r_TX_Bit_Count[1]), 
            .Z(n24104));
    defparam n24101_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14442_3_lut (.A(n24290), 
            .B(n24686), .C(r_TX_Bit_Count[2]), .Z(n22625));
    defparam i14442_3_lut.INIT = "0xcaca";
    FA2 sub_1124_add_2_add_5_9 (.A0(GND_net), .B0(r_TX_Bit_Count[7]), .C0(VCC_net), 
        .D0(n19376), .CI0(n19376), .A1(GND_net), .B1(r_TX_Bit_Count[8]), 
        .C1(VCC_net), .D1(n26517), .CI1(n26517), .CO0(n26517), .S0(n52[7]), 
        .S1(n52[8]));
    defparam sub_1124_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_9.INIT1 = "0xc33c";
    FA2 sub_1124_add_2_add_5_7 (.A0(GND_net), .B0(r_TX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n19374), .CI0(n19374), .A1(GND_net), .B1(r_TX_Bit_Count[6]), 
        .C1(VCC_net), .D1(n26514), .CI1(n26514), .CO0(n26514), .CO1(n19376), 
        .S0(n52[5]), .S1(n52[6]));
    defparam sub_1124_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_24  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[234]), .C(r_TX_Byte[235]), .D(r_TX_Bit_Count[1]), 
            .Z(n24179));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_24 .INIT = "0xe4aa";
    FA2 sub_1124_add_2_add_5_5 (.A0(GND_net), .B0(r_TX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n19372), .CI0(n19372), .A1(GND_net), .B1(r_TX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n26511), .CI1(n26511), .CO0(n26511), .CO1(n19374), 
        .S0(n52[3]), .S1(n52[4]));
    defparam sub_1124_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_13  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[426]), .C(r_TX_Byte[427]), .D(r_TX_Bit_Count[1]), 
            .Z(n24095));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24179_bdd_4_lut (.A(n24179), 
            .B(r_TX_Byte[233]), .C(r_TX_Byte[232]), .D(r_TX_Bit_Count[1]), 
            .Z(n24182));
    defparam n24179_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n19), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24095_bdd_4_lut (.A(n24095), 
            .B(r_TX_Byte[425]), .C(r_TX_Byte[424]), .D(r_TX_Bit_Count[1]), 
            .Z(n24098));
    defparam n24095_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n13608), 
            .SP(n9421), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_6  (.A(r_TX_Bit_Count[2]), 
            .B(n24038), .C(n22498), .D(r_TX_Bit_Count[3]), .Z(n24173));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_12  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[418]), .C(r_TX_Byte[419]), .D(r_TX_Bit_Count[1]), 
            .Z(n24089));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B (C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5_3_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .C(r_TX_Bit_Count[8]), .Z(n14));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i6_4_lut (.A(r_TX_Bit_Count[7]), 
            .B(r_TX_Bit_Count[5]), .C(r_TX_Bit_Count[6]), .D(r_TX_Bit_Count[4]), 
            .Z(n15));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i8_4_lut (.A(n15), 
            .B(r_TX_Bit_Count[3]), .C(n14), .D(r_TX_Bit_Count[2]), .Z(n20650));
    defparam i8_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i56_4_lut (.A(n24482), 
            .B(r_TX_Byte[511]), .C(n20650), .D(r_TX_DV), .Z(n1210));
    defparam i56_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24173_bdd_4_lut (.A(n24173), 
            .B(n22486), .C(n22485), .D(r_TX_Bit_Count[3]), .Z(n24176));
    defparam n24173_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_8__N_1826[0]), 
            .SP(n21151), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@5(135[7],145[14])" *) LUT4 i8640_3_lut (.A(n52[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(r_TX_Bit_Count_8__N_1826[0]));
    defparam i8640_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24089_bdd_4_lut (.A(n24089), 
            .B(r_TX_Byte[417]), .C(r_TX_Byte[416]), .D(r_TX_Bit_Count[1]), 
            .Z(n24092));
    defparam n24089_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i502_3_lut (.A(r_TX_Byte[508]), 
            .B(r_TX_Byte[509]), .C(r_TX_Bit_Count[0]), .Z(n502));
    defparam Mux_50_i502_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14402_3_lut (.A(n502), 
            .B(r_TX_Byte[510]), .C(r_TX_Bit_Count[1]), .Z(n22585));
    defparam i14402_3_lut.INIT = "0xcaca";
    FA2 sub_1124_add_2_add_5_3 (.A0(GND_net), .B0(r_TX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n19370), .CI0(n19370), .A1(GND_net), .B1(r_TX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n26508), .CI1(n26508), .CO0(n26508), .CO1(n19372), 
        .S0(n52[1]), .S1(n52[2]));
    defparam sub_1124_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_23  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[74]), .C(r_TX_Byte[75]), .D(r_TX_Bit_Count[1]), 
            .Z(n24167));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_11  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[210]), .C(r_TX_Byte[211]), .D(r_TX_Bit_Count[1]), 
            .Z(n24083));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_11 .INIT = "0xe4aa";
    FA2 sub_1124_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_TX_Bit_Count[0]), .C1(VCC_net), .D1(n26349), 
        .CI1(n26349), .CO0(n26349), .CO1(n19370), .S1(n52[0]));
    defparam sub_1124_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24167_bdd_4_lut (.A(n24167), 
            .B(r_TX_Byte[73]), .C(r_TX_Byte[72]), .D(r_TX_Bit_Count[1]), 
            .Z(n24170));
    defparam n24167_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24083_bdd_4_lut (.A(n24083), 
            .B(r_TX_Byte[209]), .C(r_TX_Byte[208]), .D(r_TX_Bit_Count[1]), 
            .Z(n24086));
    defparam n24083_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i8731_2_lut_2_lut (.A(n62[2]), 
            .B(int_STM32_TX_DV), .Z(n12486));
    defparam i8731_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i8734_2_lut (.A(n62[1]), 
            .B(int_STM32_TX_DV), .Z(n12488));
    defparam i8734_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n1210), 
            .SP(n11643), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_5  (.A(r_TX_Bit_Count[2]), 
            .B(n22731), .C(n22732), .D(r_TX_Bit_Count[3]), .Z(n24161));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[370]), .C(r_TX_Byte[371]), .D(r_TX_Bit_Count[1]), 
            .Z(n24017));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n12461), 
            .SP(n13595), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24017_bdd_4_lut (.A(n24017), 
            .B(r_TX_Byte[369]), .C(r_TX_Byte[368]), .D(r_TX_Bit_Count[1]), 
            .Z(n24020));
    defparam n24017_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_2  (.A(r_TX_Bit_Count[2]), 
            .B(n22671), .C(n22672), .D(r_TX_Bit_Count[3]), .Z(n24029));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24029_bdd_4_lut (.A(n24029), 
            .B(n22657), .C(n22656), .D(r_TX_Bit_Count[3]), .Z(n24032));
    defparam n24029_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i8725_2_lut_2_lut (.A(n62[8]), 
            .B(int_STM32_TX_DV), .Z(n12474));
    defparam i8725_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i8724_2_lut_2_lut (.A(n62[9]), 
            .B(int_STM32_TX_DV), .Z(n12472));
    defparam i8724_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24161_bdd_4_lut (.A(n24161), 
            .B(n22729), .C(n22728), .D(r_TX_Bit_Count[3]), .Z(n24164));
    defparam n24161_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[378]), .C(r_TX_Byte[379]), .D(r_TX_Bit_Count[1]), 
            .Z(n24023));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24023_bdd_4_lut (.A(n24023), 
            .B(r_TX_Byte[377]), .C(r_TX_Byte[376]), .D(r_TX_Bit_Count[1]), 
            .Z(n24026));
    defparam n24023_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_10  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[114]), .C(r_TX_Byte[115]), .D(r_TX_Bit_Count[1]), 
            .Z(n24077));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_22  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[474]), .C(r_TX_Byte[475]), .D(r_TX_Bit_Count[1]), 
            .Z(n24155));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24077_bdd_4_lut (.A(n24077), 
            .B(r_TX_Byte[113]), .C(r_TX_Byte[112]), .D(r_TX_Bit_Count[1]), 
            .Z(n24080));
    defparam n24077_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_11 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[9]), .C0(VCC_net), .D0(n19357), .CI0(n19357), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[10]), .C1(VCC_net), .D1(n26409), 
            .CI1(n26409), .CO0(n26409), .S0(n62[9]), .S1(n62[10]));
    defparam sub_1123_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24155_bdd_4_lut (.A(n24155), 
            .B(r_TX_Byte[473]), .C(r_TX_Byte[472]), .D(r_TX_Bit_Count[1]), 
            .Z(n24158));
    defparam n24155_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_9 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[7]), .C0(VCC_net), .D0(n19355), .CI0(n19355), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[8]), .C1(VCC_net), .D1(n26406), 
            .CI1(n26406), .CO0(n26406), .CO1(n19357), .S0(n62[7]), .S1(n62[8]));
    defparam sub_1123_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@5(84[7],105[14])" *) LUT4 i8735_2_lut (.A(n62[10]), 
            .B(int_STM32_TX_DV), .Z(r_SPI_Clk_Edges_10__N_1303[10]));
    defparam i8735_2_lut.INIT = "0xeeee";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n19353), .CI0(n19353), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[6]), .C1(VCC_net), .D1(n26403), 
            .CI1(n26403), .CO0(n26403), .CO1(n19355), .S0(n62[5]), .S1(n62[6]));
    defparam sub_1123_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i8636_2_lut (.A(n62[0]), 
            .B(int_STM32_TX_DV), .Z(n12461));
    defparam i8636_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i10 (.D(r_SPI_Clk_Edges_10__N_1303[10]), 
            .SP(n13595), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[10]));
    defparam r_SPI_Clk_Edges_i10.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i10.SRMODE = "ASYNC";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n19351), .CI0(n19351), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n26400), 
            .CI1(n26400), .CO0(n26400), .CO1(n19353), .S0(n62[3]), .S1(n62[4]));
    defparam sub_1123_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n19349), .CI0(n19349), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n26397), 
            .CI1(n26397), .CO0(n26397), .CO1(n19351), .S0(n62[1]), .S1(n62[2]));
    defparam sub_1123_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n26394), .CI1(n26394), .CO0(n26394), .CO1(n19349), 
            .S1(n62[0]));
    defparam sub_1123_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i511 (.D(int_STM32_TX_Byte[511]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[511]));
    defparam r_TX_Byte_i0_i511.REGSET = "RESET";
    defparam r_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i510 (.D(int_STM32_TX_Byte[510]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[510]));
    defparam r_TX_Byte_i0_i510.REGSET = "RESET";
    defparam r_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i509 (.D(int_STM32_TX_Byte[509]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[509]));
    defparam r_TX_Byte_i0_i509.REGSET = "RESET";
    defparam r_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i508 (.D(int_STM32_TX_Byte[508]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[508]));
    defparam r_TX_Byte_i0_i508.REGSET = "RESET";
    defparam r_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i507 (.D(int_STM32_TX_Byte[507]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[507]));
    defparam r_TX_Byte_i0_i507.REGSET = "RESET";
    defparam r_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i506 (.D(int_STM32_TX_Byte[506]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[506]));
    defparam r_TX_Byte_i0_i506.REGSET = "RESET";
    defparam r_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i505 (.D(int_STM32_TX_Byte[505]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[505]));
    defparam r_TX_Byte_i0_i505.REGSET = "RESET";
    defparam r_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i504 (.D(int_STM32_TX_Byte[504]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[504]));
    defparam r_TX_Byte_i0_i504.REGSET = "RESET";
    defparam r_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i503 (.D(int_STM32_TX_Byte[503]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[503]));
    defparam r_TX_Byte_i0_i503.REGSET = "RESET";
    defparam r_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i502 (.D(int_STM32_TX_Byte[502]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[502]));
    defparam r_TX_Byte_i0_i502.REGSET = "RESET";
    defparam r_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i501 (.D(int_STM32_TX_Byte[501]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[501]));
    defparam r_TX_Byte_i0_i501.REGSET = "RESET";
    defparam r_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i500 (.D(int_STM32_TX_Byte[500]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[500]));
    defparam r_TX_Byte_i0_i500.REGSET = "RESET";
    defparam r_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i499 (.D(int_STM32_TX_Byte[499]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[499]));
    defparam r_TX_Byte_i0_i499.REGSET = "RESET";
    defparam r_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i498 (.D(int_STM32_TX_Byte[498]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[498]));
    defparam r_TX_Byte_i0_i498.REGSET = "RESET";
    defparam r_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i497 (.D(int_STM32_TX_Byte[497]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[497]));
    defparam r_TX_Byte_i0_i497.REGSET = "RESET";
    defparam r_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i496 (.D(int_STM32_TX_Byte[496]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[496]));
    defparam r_TX_Byte_i0_i496.REGSET = "RESET";
    defparam r_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i495 (.D(int_STM32_TX_Byte[495]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[495]));
    defparam r_TX_Byte_i0_i495.REGSET = "RESET";
    defparam r_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i494 (.D(int_STM32_TX_Byte[494]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[494]));
    defparam r_TX_Byte_i0_i494.REGSET = "RESET";
    defparam r_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i493 (.D(int_STM32_TX_Byte[493]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[493]));
    defparam r_TX_Byte_i0_i493.REGSET = "RESET";
    defparam r_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i492 (.D(int_STM32_TX_Byte[492]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[492]));
    defparam r_TX_Byte_i0_i492.REGSET = "RESET";
    defparam r_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i491 (.D(int_STM32_TX_Byte[491]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[491]));
    defparam r_TX_Byte_i0_i491.REGSET = "RESET";
    defparam r_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i490 (.D(int_STM32_TX_Byte[490]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[490]));
    defparam r_TX_Byte_i0_i490.REGSET = "RESET";
    defparam r_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i489 (.D(int_STM32_TX_Byte[489]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[489]));
    defparam r_TX_Byte_i0_i489.REGSET = "RESET";
    defparam r_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i488 (.D(int_STM32_TX_Byte[488]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[488]));
    defparam r_TX_Byte_i0_i488.REGSET = "RESET";
    defparam r_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i487 (.D(int_STM32_TX_Byte[487]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[487]));
    defparam r_TX_Byte_i0_i487.REGSET = "RESET";
    defparam r_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i486 (.D(int_STM32_TX_Byte[486]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[486]));
    defparam r_TX_Byte_i0_i486.REGSET = "RESET";
    defparam r_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i485 (.D(int_STM32_TX_Byte[485]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[485]));
    defparam r_TX_Byte_i0_i485.REGSET = "RESET";
    defparam r_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i484 (.D(int_STM32_TX_Byte[484]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[484]));
    defparam r_TX_Byte_i0_i484.REGSET = "RESET";
    defparam r_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i483 (.D(int_STM32_TX_Byte[483]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[483]));
    defparam r_TX_Byte_i0_i483.REGSET = "RESET";
    defparam r_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i482 (.D(int_STM32_TX_Byte[482]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[482]));
    defparam r_TX_Byte_i0_i482.REGSET = "RESET";
    defparam r_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i481 (.D(int_STM32_TX_Byte[481]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[481]));
    defparam r_TX_Byte_i0_i481.REGSET = "RESET";
    defparam r_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i480 (.D(int_STM32_TX_Byte[480]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[480]));
    defparam r_TX_Byte_i0_i480.REGSET = "RESET";
    defparam r_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i479 (.D(int_STM32_TX_Byte[479]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[479]));
    defparam r_TX_Byte_i0_i479.REGSET = "RESET";
    defparam r_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i478 (.D(int_STM32_TX_Byte[478]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[478]));
    defparam r_TX_Byte_i0_i478.REGSET = "RESET";
    defparam r_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i477 (.D(int_STM32_TX_Byte[477]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[477]));
    defparam r_TX_Byte_i0_i477.REGSET = "RESET";
    defparam r_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i476 (.D(int_STM32_TX_Byte[476]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[476]));
    defparam r_TX_Byte_i0_i476.REGSET = "RESET";
    defparam r_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i475 (.D(int_STM32_TX_Byte[475]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[475]));
    defparam r_TX_Byte_i0_i475.REGSET = "RESET";
    defparam r_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i474 (.D(int_STM32_TX_Byte[474]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[474]));
    defparam r_TX_Byte_i0_i474.REGSET = "RESET";
    defparam r_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i473 (.D(int_STM32_TX_Byte[473]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[473]));
    defparam r_TX_Byte_i0_i473.REGSET = "RESET";
    defparam r_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i472 (.D(int_STM32_TX_Byte[472]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[472]));
    defparam r_TX_Byte_i0_i472.REGSET = "RESET";
    defparam r_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i471 (.D(int_STM32_TX_Byte[471]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[471]));
    defparam r_TX_Byte_i0_i471.REGSET = "RESET";
    defparam r_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i470 (.D(int_STM32_TX_Byte[470]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[470]));
    defparam r_TX_Byte_i0_i470.REGSET = "RESET";
    defparam r_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i469 (.D(int_STM32_TX_Byte[469]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[469]));
    defparam r_TX_Byte_i0_i469.REGSET = "RESET";
    defparam r_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i468 (.D(int_STM32_TX_Byte[468]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[468]));
    defparam r_TX_Byte_i0_i468.REGSET = "RESET";
    defparam r_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i467 (.D(int_STM32_TX_Byte[467]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[467]));
    defparam r_TX_Byte_i0_i467.REGSET = "RESET";
    defparam r_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i466 (.D(int_STM32_TX_Byte[466]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[466]));
    defparam r_TX_Byte_i0_i466.REGSET = "RESET";
    defparam r_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i465 (.D(int_STM32_TX_Byte[465]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[465]));
    defparam r_TX_Byte_i0_i465.REGSET = "RESET";
    defparam r_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i464 (.D(int_STM32_TX_Byte[464]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[464]));
    defparam r_TX_Byte_i0_i464.REGSET = "RESET";
    defparam r_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i463 (.D(int_STM32_TX_Byte[463]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[463]));
    defparam r_TX_Byte_i0_i463.REGSET = "RESET";
    defparam r_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i462 (.D(int_STM32_TX_Byte[462]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[462]));
    defparam r_TX_Byte_i0_i462.REGSET = "RESET";
    defparam r_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[194]), .C(r_TX_Byte[195]), .D(r_TX_Bit_Count[1]), 
            .Z(n24977));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24977_bdd_4_lut (.A(n24977), 
            .B(r_TX_Byte[193]), .C(r_TX_Byte[192]), .D(r_TX_Bit_Count[1]), 
            .Z(n22485));
    defparam n24977_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i461 (.D(int_STM32_TX_Byte[461]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[461]));
    defparam r_TX_Byte_i0_i461.REGSET = "RESET";
    defparam r_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_123  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[198]), .C(r_TX_Byte[199]), .D(r_TX_Bit_Count[1]), 
            .Z(n24971));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_123 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24971_bdd_4_lut (.A(n24971), 
            .B(r_TX_Byte[197]), .C(r_TX_Byte[196]), .D(r_TX_Bit_Count[1]), 
            .Z(n22486));
    defparam n24971_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i460 (.D(int_STM32_TX_Byte[460]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[460]));
    defparam r_TX_Byte_i0_i460.REGSET = "RESET";
    defparam r_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i459 (.D(int_STM32_TX_Byte[459]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[459]));
    defparam r_TX_Byte_i0_i459.REGSET = "RESET";
    defparam r_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i458 (.D(int_STM32_TX_Byte[458]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[458]));
    defparam r_TX_Byte_i0_i458.REGSET = "RESET";
    defparam r_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i457 (.D(int_STM32_TX_Byte[457]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[457]));
    defparam r_TX_Byte_i0_i457.REGSET = "RESET";
    defparam r_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i456 (.D(int_STM32_TX_Byte[456]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[456]));
    defparam r_TX_Byte_i0_i456.REGSET = "RESET";
    defparam r_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i455 (.D(int_STM32_TX_Byte[455]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[455]));
    defparam r_TX_Byte_i0_i455.REGSET = "RESET";
    defparam r_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i454 (.D(int_STM32_TX_Byte[454]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[454]));
    defparam r_TX_Byte_i0_i454.REGSET = "RESET";
    defparam r_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i453 (.D(int_STM32_TX_Byte[453]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[453]));
    defparam r_TX_Byte_i0_i453.REGSET = "RESET";
    defparam r_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i452 (.D(int_STM32_TX_Byte[452]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[452]));
    defparam r_TX_Byte_i0_i452.REGSET = "RESET";
    defparam r_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i451 (.D(int_STM32_TX_Byte[451]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[451]));
    defparam r_TX_Byte_i0_i451.REGSET = "RESET";
    defparam r_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i450 (.D(int_STM32_TX_Byte[450]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[450]));
    defparam r_TX_Byte_i0_i450.REGSET = "RESET";
    defparam r_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i449 (.D(int_STM32_TX_Byte[449]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[449]));
    defparam r_TX_Byte_i0_i449.REGSET = "RESET";
    defparam r_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i448 (.D(int_STM32_TX_Byte[448]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[448]));
    defparam r_TX_Byte_i0_i448.REGSET = "RESET";
    defparam r_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i447 (.D(int_STM32_TX_Byte[447]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[447]));
    defparam r_TX_Byte_i0_i447.REGSET = "RESET";
    defparam r_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i446 (.D(int_STM32_TX_Byte[446]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[446]));
    defparam r_TX_Byte_i0_i446.REGSET = "RESET";
    defparam r_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i445 (.D(int_STM32_TX_Byte[445]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[445]));
    defparam r_TX_Byte_i0_i445.REGSET = "RESET";
    defparam r_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i444 (.D(int_STM32_TX_Byte[444]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[444]));
    defparam r_TX_Byte_i0_i444.REGSET = "RESET";
    defparam r_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i443 (.D(int_STM32_TX_Byte[443]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[443]));
    defparam r_TX_Byte_i0_i443.REGSET = "RESET";
    defparam r_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i442 (.D(int_STM32_TX_Byte[442]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[442]));
    defparam r_TX_Byte_i0_i442.REGSET = "RESET";
    defparam r_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i441 (.D(int_STM32_TX_Byte[441]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[441]));
    defparam r_TX_Byte_i0_i441.REGSET = "RESET";
    defparam r_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i440 (.D(int_STM32_TX_Byte[440]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[440]));
    defparam r_TX_Byte_i0_i440.REGSET = "RESET";
    defparam r_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i439 (.D(int_STM32_TX_Byte[439]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[439]));
    defparam r_TX_Byte_i0_i439.REGSET = "RESET";
    defparam r_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i438 (.D(int_STM32_TX_Byte[438]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[438]));
    defparam r_TX_Byte_i0_i438.REGSET = "RESET";
    defparam r_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i437 (.D(int_STM32_TX_Byte[437]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[437]));
    defparam r_TX_Byte_i0_i437.REGSET = "RESET";
    defparam r_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i436 (.D(int_STM32_TX_Byte[436]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[436]));
    defparam r_TX_Byte_i0_i436.REGSET = "RESET";
    defparam r_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i435 (.D(int_STM32_TX_Byte[435]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[435]));
    defparam r_TX_Byte_i0_i435.REGSET = "RESET";
    defparam r_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i434 (.D(int_STM32_TX_Byte[434]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[434]));
    defparam r_TX_Byte_i0_i434.REGSET = "RESET";
    defparam r_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n12488), 
            .SP(n13595), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_122  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[374]), .C(r_TX_Byte[375]), .D(r_TX_Bit_Count[1]), 
            .Z(n24965));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_122 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24965_bdd_4_lut (.A(n24965), 
            .B(r_TX_Byte[373]), .C(r_TX_Byte[372]), .D(r_TX_Bit_Count[1]), 
            .Z(n22489));
    defparam n24965_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i433 (.D(int_STM32_TX_Byte[433]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[433]));
    defparam r_TX_Byte_i0_i433.REGSET = "RESET";
    defparam r_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_121  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[382]), .C(r_TX_Byte[383]), .D(r_TX_Bit_Count[1]), 
            .Z(n24959));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_121 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i432 (.D(int_STM32_TX_Byte[432]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[432]));
    defparam r_TX_Byte_i0_i432.REGSET = "RESET";
    defparam r_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i431 (.D(int_STM32_TX_Byte[431]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[431]));
    defparam r_TX_Byte_i0_i431.REGSET = "RESET";
    defparam r_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i430 (.D(int_STM32_TX_Byte[430]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[430]));
    defparam r_TX_Byte_i0_i430.REGSET = "RESET";
    defparam r_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i429 (.D(int_STM32_TX_Byte[429]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[429]));
    defparam r_TX_Byte_i0_i429.REGSET = "RESET";
    defparam r_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i428 (.D(int_STM32_TX_Byte[428]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[428]));
    defparam r_TX_Byte_i0_i428.REGSET = "RESET";
    defparam r_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i427 (.D(int_STM32_TX_Byte[427]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[427]));
    defparam r_TX_Byte_i0_i427.REGSET = "RESET";
    defparam r_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i426 (.D(int_STM32_TX_Byte[426]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[426]));
    defparam r_TX_Byte_i0_i426.REGSET = "RESET";
    defparam r_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i425 (.D(int_STM32_TX_Byte[425]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[425]));
    defparam r_TX_Byte_i0_i425.REGSET = "RESET";
    defparam r_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i424 (.D(int_STM32_TX_Byte[424]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[424]));
    defparam r_TX_Byte_i0_i424.REGSET = "RESET";
    defparam r_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i423 (.D(int_STM32_TX_Byte[423]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[423]));
    defparam r_TX_Byte_i0_i423.REGSET = "RESET";
    defparam r_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i422 (.D(int_STM32_TX_Byte[422]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[422]));
    defparam r_TX_Byte_i0_i422.REGSET = "RESET";
    defparam r_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i421 (.D(int_STM32_TX_Byte[421]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[421]));
    defparam r_TX_Byte_i0_i421.REGSET = "RESET";
    defparam r_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i420 (.D(int_STM32_TX_Byte[420]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[420]));
    defparam r_TX_Byte_i0_i420.REGSET = "RESET";
    defparam r_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i419 (.D(int_STM32_TX_Byte[419]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[419]));
    defparam r_TX_Byte_i0_i419.REGSET = "RESET";
    defparam r_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i418 (.D(int_STM32_TX_Byte[418]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[418]));
    defparam r_TX_Byte_i0_i418.REGSET = "RESET";
    defparam r_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i417 (.D(int_STM32_TX_Byte[417]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[417]));
    defparam r_TX_Byte_i0_i417.REGSET = "RESET";
    defparam r_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i416 (.D(int_STM32_TX_Byte[416]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[416]));
    defparam r_TX_Byte_i0_i416.REGSET = "RESET";
    defparam r_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i415 (.D(int_STM32_TX_Byte[415]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[415]));
    defparam r_TX_Byte_i0_i415.REGSET = "RESET";
    defparam r_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i414 (.D(int_STM32_TX_Byte[414]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[414]));
    defparam r_TX_Byte_i0_i414.REGSET = "RESET";
    defparam r_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i413 (.D(int_STM32_TX_Byte[413]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[413]));
    defparam r_TX_Byte_i0_i413.REGSET = "RESET";
    defparam r_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i412 (.D(int_STM32_TX_Byte[412]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[412]));
    defparam r_TX_Byte_i0_i412.REGSET = "RESET";
    defparam r_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i411 (.D(int_STM32_TX_Byte[411]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[411]));
    defparam r_TX_Byte_i0_i411.REGSET = "RESET";
    defparam r_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i410 (.D(int_STM32_TX_Byte[410]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[410]));
    defparam r_TX_Byte_i0_i410.REGSET = "RESET";
    defparam r_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i409 (.D(int_STM32_TX_Byte[409]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[409]));
    defparam r_TX_Byte_i0_i409.REGSET = "RESET";
    defparam r_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i408 (.D(int_STM32_TX_Byte[408]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[408]));
    defparam r_TX_Byte_i0_i408.REGSET = "RESET";
    defparam r_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i407 (.D(int_STM32_TX_Byte[407]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[407]));
    defparam r_TX_Byte_i0_i407.REGSET = "RESET";
    defparam r_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i406 (.D(int_STM32_TX_Byte[406]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[406]));
    defparam r_TX_Byte_i0_i406.REGSET = "RESET";
    defparam r_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i405 (.D(int_STM32_TX_Byte[405]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[405]));
    defparam r_TX_Byte_i0_i405.REGSET = "RESET";
    defparam r_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i404 (.D(int_STM32_TX_Byte[404]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[404]));
    defparam r_TX_Byte_i0_i404.REGSET = "RESET";
    defparam r_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i403 (.D(int_STM32_TX_Byte[403]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[403]));
    defparam r_TX_Byte_i0_i403.REGSET = "RESET";
    defparam r_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i402 (.D(int_STM32_TX_Byte[402]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[402]));
    defparam r_TX_Byte_i0_i402.REGSET = "RESET";
    defparam r_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24959_bdd_4_lut (.A(n24959), 
            .B(r_TX_Byte[381]), .C(r_TX_Byte[380]), .D(r_TX_Bit_Count[1]), 
            .Z(n22492));
    defparam n24959_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut  (.A(r_TX_Bit_Count[2]), 
            .B(n24476), .C(n24542), .D(r_TX_Bit_Count[3]), .Z(n24953));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24953_bdd_4_lut (.A(n24953), 
            .B(n24560), .C(n24452), .D(r_TX_Bit_Count[3]), .Z(n22495));
    defparam n24953_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_120  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[206]), .C(r_TX_Byte[207]), .D(r_TX_Bit_Count[1]), 
            .Z(n24947));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_120 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24947_bdd_4_lut (.A(n24947), 
            .B(r_TX_Byte[205]), .C(r_TX_Byte[204]), .D(r_TX_Bit_Count[1]), 
            .Z(n22498));
    defparam n24947_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i401 (.D(int_STM32_TX_Byte[401]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[401]));
    defparam r_TX_Byte_i0_i401.REGSET = "RESET";
    defparam r_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i400 (.D(int_STM32_TX_Byte[400]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[400]));
    defparam r_TX_Byte_i0_i400.REGSET = "RESET";
    defparam r_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i399 (.D(int_STM32_TX_Byte[399]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[399]));
    defparam r_TX_Byte_i0_i399.REGSET = "RESET";
    defparam r_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i398 (.D(int_STM32_TX_Byte[398]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[398]));
    defparam r_TX_Byte_i0_i398.REGSET = "RESET";
    defparam r_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i397 (.D(int_STM32_TX_Byte[397]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[397]));
    defparam r_TX_Byte_i0_i397.REGSET = "RESET";
    defparam r_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i396 (.D(int_STM32_TX_Byte[396]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[396]));
    defparam r_TX_Byte_i0_i396.REGSET = "RESET";
    defparam r_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i395 (.D(int_STM32_TX_Byte[395]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[395]));
    defparam r_TX_Byte_i0_i395.REGSET = "RESET";
    defparam r_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i394 (.D(int_STM32_TX_Byte[394]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[394]));
    defparam r_TX_Byte_i0_i394.REGSET = "RESET";
    defparam r_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i393 (.D(int_STM32_TX_Byte[393]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[393]));
    defparam r_TX_Byte_i0_i393.REGSET = "RESET";
    defparam r_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i392 (.D(int_STM32_TX_Byte[392]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[392]));
    defparam r_TX_Byte_i0_i392.REGSET = "RESET";
    defparam r_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i391 (.D(int_STM32_TX_Byte[391]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[391]));
    defparam r_TX_Byte_i0_i391.REGSET = "RESET";
    defparam r_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i390 (.D(int_STM32_TX_Byte[390]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[390]));
    defparam r_TX_Byte_i0_i390.REGSET = "RESET";
    defparam r_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i389 (.D(int_STM32_TX_Byte[389]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[389]));
    defparam r_TX_Byte_i0_i389.REGSET = "RESET";
    defparam r_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i388 (.D(int_STM32_TX_Byte[388]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[388]));
    defparam r_TX_Byte_i0_i388.REGSET = "RESET";
    defparam r_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i387 (.D(int_STM32_TX_Byte[387]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[387]));
    defparam r_TX_Byte_i0_i387.REGSET = "RESET";
    defparam r_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i386 (.D(int_STM32_TX_Byte[386]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[386]));
    defparam r_TX_Byte_i0_i386.REGSET = "RESET";
    defparam r_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i385 (.D(int_STM32_TX_Byte[385]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[385]));
    defparam r_TX_Byte_i0_i385.REGSET = "RESET";
    defparam r_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i384 (.D(int_STM32_TX_Byte[384]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[384]));
    defparam r_TX_Byte_i0_i384.REGSET = "RESET";
    defparam r_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i383 (.D(int_STM32_TX_Byte[383]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[383]));
    defparam r_TX_Byte_i0_i383.REGSET = "RESET";
    defparam r_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i382 (.D(int_STM32_TX_Byte[382]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[382]));
    defparam r_TX_Byte_i0_i382.REGSET = "RESET";
    defparam r_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i381 (.D(int_STM32_TX_Byte[381]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[381]));
    defparam r_TX_Byte_i0_i381.REGSET = "RESET";
    defparam r_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i380 (.D(int_STM32_TX_Byte[380]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[380]));
    defparam r_TX_Byte_i0_i380.REGSET = "RESET";
    defparam r_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i379 (.D(int_STM32_TX_Byte[379]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[379]));
    defparam r_TX_Byte_i0_i379.REGSET = "RESET";
    defparam r_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i378 (.D(int_STM32_TX_Byte[378]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[378]));
    defparam r_TX_Byte_i0_i378.REGSET = "RESET";
    defparam r_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i377 (.D(int_STM32_TX_Byte[377]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[377]));
    defparam r_TX_Byte_i0_i377.REGSET = "RESET";
    defparam r_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i376 (.D(int_STM32_TX_Byte[376]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[376]));
    defparam r_TX_Byte_i0_i376.REGSET = "RESET";
    defparam r_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i375 (.D(int_STM32_TX_Byte[375]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[375]));
    defparam r_TX_Byte_i0_i375.REGSET = "RESET";
    defparam r_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i374 (.D(int_STM32_TX_Byte[374]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[374]));
    defparam r_TX_Byte_i0_i374.REGSET = "RESET";
    defparam r_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i373 (.D(int_STM32_TX_Byte[373]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[373]));
    defparam r_TX_Byte_i0_i373.REGSET = "RESET";
    defparam r_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i372 (.D(int_STM32_TX_Byte[372]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[372]));
    defparam r_TX_Byte_i0_i372.REGSET = "RESET";
    defparam r_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_119  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[42]), .C(r_TX_Byte[43]), .D(r_TX_Bit_Count[1]), 
            .Z(n24941));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_119 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24941_bdd_4_lut (.A(n24941), 
            .B(r_TX_Byte[41]), .C(r_TX_Byte[40]), .D(r_TX_Bit_Count[1]), 
            .Z(n22731));
    defparam n24941_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_118  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[390]), .C(r_TX_Byte[391]), .D(r_TX_Bit_Count[1]), 
            .Z(n24935));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_118 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24935_bdd_4_lut (.A(n24935), 
            .B(r_TX_Byte[389]), .C(r_TX_Byte[388]), .D(r_TX_Bit_Count[1]), 
            .Z(n22501));
    defparam n24935_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_117  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[398]), .C(r_TX_Byte[399]), .D(r_TX_Bit_Count[1]), 
            .Z(n24929));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_117 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24929_bdd_4_lut (.A(n24929), 
            .B(r_TX_Byte[397]), .C(r_TX_Byte[396]), .D(r_TX_Bit_Count[1]), 
            .Z(n22504));
    defparam n24929_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i371 (.D(int_STM32_TX_Byte[371]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[371]));
    defparam r_TX_Byte_i0_i371.REGSET = "RESET";
    defparam r_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i370 (.D(int_STM32_TX_Byte[370]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[370]));
    defparam r_TX_Byte_i0_i370.REGSET = "RESET";
    defparam r_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i369 (.D(int_STM32_TX_Byte[369]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[369]));
    defparam r_TX_Byte_i0_i369.REGSET = "RESET";
    defparam r_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i368 (.D(int_STM32_TX_Byte[368]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[368]));
    defparam r_TX_Byte_i0_i368.REGSET = "RESET";
    defparam r_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i367 (.D(int_STM32_TX_Byte[367]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[367]));
    defparam r_TX_Byte_i0_i367.REGSET = "RESET";
    defparam r_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i366 (.D(int_STM32_TX_Byte[366]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[366]));
    defparam r_TX_Byte_i0_i366.REGSET = "RESET";
    defparam r_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i365 (.D(int_STM32_TX_Byte[365]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[365]));
    defparam r_TX_Byte_i0_i365.REGSET = "RESET";
    defparam r_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i364 (.D(int_STM32_TX_Byte[364]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[364]));
    defparam r_TX_Byte_i0_i364.REGSET = "RESET";
    defparam r_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i363 (.D(int_STM32_TX_Byte[363]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[363]));
    defparam r_TX_Byte_i0_i363.REGSET = "RESET";
    defparam r_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i362 (.D(int_STM32_TX_Byte[362]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[362]));
    defparam r_TX_Byte_i0_i362.REGSET = "RESET";
    defparam r_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i361 (.D(int_STM32_TX_Byte[361]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[361]));
    defparam r_TX_Byte_i0_i361.REGSET = "RESET";
    defparam r_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i360 (.D(int_STM32_TX_Byte[360]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[360]));
    defparam r_TX_Byte_i0_i360.REGSET = "RESET";
    defparam r_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i359 (.D(int_STM32_TX_Byte[359]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[359]));
    defparam r_TX_Byte_i0_i359.REGSET = "RESET";
    defparam r_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i358 (.D(int_STM32_TX_Byte[358]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[358]));
    defparam r_TX_Byte_i0_i358.REGSET = "RESET";
    defparam r_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i357 (.D(int_STM32_TX_Byte[357]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[357]));
    defparam r_TX_Byte_i0_i357.REGSET = "RESET";
    defparam r_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i356 (.D(int_STM32_TX_Byte[356]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[356]));
    defparam r_TX_Byte_i0_i356.REGSET = "RESET";
    defparam r_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i355 (.D(int_STM32_TX_Byte[355]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[355]));
    defparam r_TX_Byte_i0_i355.REGSET = "RESET";
    defparam r_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i354 (.D(int_STM32_TX_Byte[354]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[354]));
    defparam r_TX_Byte_i0_i354.REGSET = "RESET";
    defparam r_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i353 (.D(int_STM32_TX_Byte[353]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[353]));
    defparam r_TX_Byte_i0_i353.REGSET = "RESET";
    defparam r_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i352 (.D(int_STM32_TX_Byte[352]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[352]));
    defparam r_TX_Byte_i0_i352.REGSET = "RESET";
    defparam r_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i351 (.D(int_STM32_TX_Byte[351]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[351]));
    defparam r_TX_Byte_i0_i351.REGSET = "RESET";
    defparam r_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i350 (.D(int_STM32_TX_Byte[350]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[350]));
    defparam r_TX_Byte_i0_i350.REGSET = "RESET";
    defparam r_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i349 (.D(int_STM32_TX_Byte[349]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[349]));
    defparam r_TX_Byte_i0_i349.REGSET = "RESET";
    defparam r_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i348 (.D(int_STM32_TX_Byte[348]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[348]));
    defparam r_TX_Byte_i0_i348.REGSET = "RESET";
    defparam r_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i347 (.D(int_STM32_TX_Byte[347]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[347]));
    defparam r_TX_Byte_i0_i347.REGSET = "RESET";
    defparam r_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i346 (.D(int_STM32_TX_Byte[346]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[346]));
    defparam r_TX_Byte_i0_i346.REGSET = "RESET";
    defparam r_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i345 (.D(int_STM32_TX_Byte[345]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[345]));
    defparam r_TX_Byte_i0_i345.REGSET = "RESET";
    defparam r_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i344 (.D(int_STM32_TX_Byte[344]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[344]));
    defparam r_TX_Byte_i0_i344.REGSET = "RESET";
    defparam r_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i343 (.D(int_STM32_TX_Byte[343]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[343]));
    defparam r_TX_Byte_i0_i343.REGSET = "RESET";
    defparam r_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i342 (.D(int_STM32_TX_Byte[342]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[342]));
    defparam r_TX_Byte_i0_i342.REGSET = "RESET";
    defparam r_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_26  (.A(r_TX_Bit_Count[2]), 
            .B(n24026), .C(n22492), .D(r_TX_Bit_Count[3]), .Z(n24923));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24923_bdd_4_lut (.A(n24923), 
            .B(n22489), .C(n24020), .D(r_TX_Bit_Count[3]), .Z(n24926));
    defparam n24923_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_116  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[406]), .C(r_TX_Byte[407]), .D(r_TX_Bit_Count[1]), 
            .Z(n24917));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_116 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24917_bdd_4_lut (.A(n24917), 
            .B(r_TX_Byte[405]), .C(r_TX_Byte[404]), .D(r_TX_Bit_Count[1]), 
            .Z(n22510));
    defparam n24917_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_115  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[414]), .C(r_TX_Byte[415]), .D(r_TX_Bit_Count[1]), 
            .Z(n24911));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_115 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24911_bdd_4_lut (.A(n24911), 
            .B(r_TX_Byte[413]), .C(r_TX_Byte[412]), .D(r_TX_Bit_Count[1]), 
            .Z(n22513));
    defparam n24911_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_114  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[70]), .C(r_TX_Byte[71]), .D(r_TX_Bit_Count[1]), 
            .Z(n24905));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_114 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24905_bdd_4_lut (.A(n24905), 
            .B(r_TX_Byte[69]), .C(r_TX_Byte[68]), .D(r_TX_Bit_Count[1]), 
            .Z(n24908));
    defparam n24905_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i341 (.D(int_STM32_TX_Byte[341]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[341]));
    defparam r_TX_Byte_i0_i341.REGSET = "RESET";
    defparam r_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i340 (.D(int_STM32_TX_Byte[340]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[340]));
    defparam r_TX_Byte_i0_i340.REGSET = "RESET";
    defparam r_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i339 (.D(int_STM32_TX_Byte[339]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[339]));
    defparam r_TX_Byte_i0_i339.REGSET = "RESET";
    defparam r_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i338 (.D(int_STM32_TX_Byte[338]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[338]));
    defparam r_TX_Byte_i0_i338.REGSET = "RESET";
    defparam r_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i337 (.D(int_STM32_TX_Byte[337]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[337]));
    defparam r_TX_Byte_i0_i337.REGSET = "RESET";
    defparam r_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i336 (.D(int_STM32_TX_Byte[336]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[336]));
    defparam r_TX_Byte_i0_i336.REGSET = "RESET";
    defparam r_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i335 (.D(int_STM32_TX_Byte[335]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[335]));
    defparam r_TX_Byte_i0_i335.REGSET = "RESET";
    defparam r_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i334 (.D(int_STM32_TX_Byte[334]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[334]));
    defparam r_TX_Byte_i0_i334.REGSET = "RESET";
    defparam r_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i333 (.D(int_STM32_TX_Byte[333]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[333]));
    defparam r_TX_Byte_i0_i333.REGSET = "RESET";
    defparam r_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i332 (.D(int_STM32_TX_Byte[332]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[332]));
    defparam r_TX_Byte_i0_i332.REGSET = "RESET";
    defparam r_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i331 (.D(int_STM32_TX_Byte[331]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[331]));
    defparam r_TX_Byte_i0_i331.REGSET = "RESET";
    defparam r_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i330 (.D(int_STM32_TX_Byte[330]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[330]));
    defparam r_TX_Byte_i0_i330.REGSET = "RESET";
    defparam r_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i329 (.D(int_STM32_TX_Byte[329]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[329]));
    defparam r_TX_Byte_i0_i329.REGSET = "RESET";
    defparam r_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i328 (.D(int_STM32_TX_Byte[328]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[328]));
    defparam r_TX_Byte_i0_i328.REGSET = "RESET";
    defparam r_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i327 (.D(int_STM32_TX_Byte[327]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[327]));
    defparam r_TX_Byte_i0_i327.REGSET = "RESET";
    defparam r_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i326 (.D(int_STM32_TX_Byte[326]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[326]));
    defparam r_TX_Byte_i0_i326.REGSET = "RESET";
    defparam r_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i325 (.D(int_STM32_TX_Byte[325]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[325]));
    defparam r_TX_Byte_i0_i325.REGSET = "RESET";
    defparam r_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i324 (.D(int_STM32_TX_Byte[324]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[324]));
    defparam r_TX_Byte_i0_i324.REGSET = "RESET";
    defparam r_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i323 (.D(int_STM32_TX_Byte[323]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[323]));
    defparam r_TX_Byte_i0_i323.REGSET = "RESET";
    defparam r_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i322 (.D(int_STM32_TX_Byte[322]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[322]));
    defparam r_TX_Byte_i0_i322.REGSET = "RESET";
    defparam r_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i321 (.D(int_STM32_TX_Byte[321]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[321]));
    defparam r_TX_Byte_i0_i321.REGSET = "RESET";
    defparam r_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i320 (.D(int_STM32_TX_Byte[320]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[320]));
    defparam r_TX_Byte_i0_i320.REGSET = "RESET";
    defparam r_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i319 (.D(int_STM32_TX_Byte[319]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[319]));
    defparam r_TX_Byte_i0_i319.REGSET = "RESET";
    defparam r_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i318 (.D(int_STM32_TX_Byte[318]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[318]));
    defparam r_TX_Byte_i0_i318.REGSET = "RESET";
    defparam r_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i317 (.D(int_STM32_TX_Byte[317]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[317]));
    defparam r_TX_Byte_i0_i317.REGSET = "RESET";
    defparam r_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i316 (.D(int_STM32_TX_Byte[316]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[316]));
    defparam r_TX_Byte_i0_i316.REGSET = "RESET";
    defparam r_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i315 (.D(int_STM32_TX_Byte[315]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[315]));
    defparam r_TX_Byte_i0_i315.REGSET = "RESET";
    defparam r_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i314 (.D(int_STM32_TX_Byte[314]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[314]));
    defparam r_TX_Byte_i0_i314.REGSET = "RESET";
    defparam r_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i313 (.D(int_STM32_TX_Byte[313]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[313]));
    defparam r_TX_Byte_i0_i313.REGSET = "RESET";
    defparam r_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i312 (.D(int_STM32_TX_Byte[312]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[312]));
    defparam r_TX_Byte_i0_i312.REGSET = "RESET";
    defparam r_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i311 (.D(int_STM32_TX_Byte[311]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[311]));
    defparam r_TX_Byte_i0_i311.REGSET = "RESET";
    defparam r_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i310 (.D(int_STM32_TX_Byte[310]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[310]));
    defparam r_TX_Byte_i0_i310.REGSET = "RESET";
    defparam r_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i309 (.D(int_STM32_TX_Byte[309]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[309]));
    defparam r_TX_Byte_i0_i309.REGSET = "RESET";
    defparam r_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i308 (.D(int_STM32_TX_Byte[308]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[308]));
    defparam r_TX_Byte_i0_i308.REGSET = "RESET";
    defparam r_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i307 (.D(int_STM32_TX_Byte[307]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[307]));
    defparam r_TX_Byte_i0_i307.REGSET = "RESET";
    defparam r_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i306 (.D(int_STM32_TX_Byte[306]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[306]));
    defparam r_TX_Byte_i0_i306.REGSET = "RESET";
    defparam r_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i305 (.D(int_STM32_TX_Byte[305]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[305]));
    defparam r_TX_Byte_i0_i305.REGSET = "RESET";
    defparam r_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i304 (.D(int_STM32_TX_Byte[304]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[304]));
    defparam r_TX_Byte_i0_i304.REGSET = "RESET";
    defparam r_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i303 (.D(int_STM32_TX_Byte[303]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[303]));
    defparam r_TX_Byte_i0_i303.REGSET = "RESET";
    defparam r_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i302 (.D(int_STM32_TX_Byte[302]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[302]));
    defparam r_TX_Byte_i0_i302.REGSET = "RESET";
    defparam r_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i301 (.D(int_STM32_TX_Byte[301]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[301]));
    defparam r_TX_Byte_i0_i301.REGSET = "RESET";
    defparam r_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i300 (.D(int_STM32_TX_Byte[300]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[300]));
    defparam r_TX_Byte_i0_i300.REGSET = "RESET";
    defparam r_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i299 (.D(int_STM32_TX_Byte[299]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[299]));
    defparam r_TX_Byte_i0_i299.REGSET = "RESET";
    defparam r_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i298 (.D(int_STM32_TX_Byte[298]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[298]));
    defparam r_TX_Byte_i0_i298.REGSET = "RESET";
    defparam r_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i297 (.D(int_STM32_TX_Byte[297]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[297]));
    defparam r_TX_Byte_i0_i297.REGSET = "RESET";
    defparam r_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i296 (.D(int_STM32_TX_Byte[296]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[296]));
    defparam r_TX_Byte_i0_i296.REGSET = "RESET";
    defparam r_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i295 (.D(int_STM32_TX_Byte[295]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[295]));
    defparam r_TX_Byte_i0_i295.REGSET = "RESET";
    defparam r_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i294 (.D(int_STM32_TX_Byte[294]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[294]));
    defparam r_TX_Byte_i0_i294.REGSET = "RESET";
    defparam r_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i293 (.D(int_STM32_TX_Byte[293]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[293]));
    defparam r_TX_Byte_i0_i293.REGSET = "RESET";
    defparam r_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i292 (.D(int_STM32_TX_Byte[292]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[292]));
    defparam r_TX_Byte_i0_i292.REGSET = "RESET";
    defparam r_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_113  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[118]), .C(r_TX_Byte[119]), .D(r_TX_Bit_Count[1]), 
            .Z(n24899));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_113 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24899_bdd_4_lut (.A(n24899), 
            .B(r_TX_Byte[117]), .C(r_TX_Byte[116]), .D(r_TX_Bit_Count[1]), 
            .Z(n22519));
    defparam n24899_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_112  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[214]), .C(r_TX_Byte[215]), .D(r_TX_Bit_Count[1]), 
            .Z(n24893));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_112 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24893_bdd_4_lut (.A(n24893), 
            .B(r_TX_Byte[213]), .C(r_TX_Byte[212]), .D(r_TX_Bit_Count[1]), 
            .Z(n22522));
    defparam n24893_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i291 (.D(int_STM32_TX_Byte[291]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[291]));
    defparam r_TX_Byte_i0_i291.REGSET = "RESET";
    defparam r_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i290 (.D(int_STM32_TX_Byte[290]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[290]));
    defparam r_TX_Byte_i0_i290.REGSET = "RESET";
    defparam r_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i289 (.D(int_STM32_TX_Byte[289]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[289]));
    defparam r_TX_Byte_i0_i289.REGSET = "RESET";
    defparam r_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_111  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[422]), .C(r_TX_Byte[423]), .D(r_TX_Bit_Count[1]), 
            .Z(n24887));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_111 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i288 (.D(int_STM32_TX_Byte[288]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[288]));
    defparam r_TX_Byte_i0_i288.REGSET = "RESET";
    defparam r_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i287 (.D(int_STM32_TX_Byte[287]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[287]));
    defparam r_TX_Byte_i0_i287.REGSET = "RESET";
    defparam r_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i286 (.D(int_STM32_TX_Byte[286]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[286]));
    defparam r_TX_Byte_i0_i286.REGSET = "RESET";
    defparam r_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i285 (.D(int_STM32_TX_Byte[285]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[285]));
    defparam r_TX_Byte_i0_i285.REGSET = "RESET";
    defparam r_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24887_bdd_4_lut (.A(n24887), 
            .B(r_TX_Byte[421]), .C(r_TX_Byte[420]), .D(r_TX_Bit_Count[1]), 
            .Z(n22525));
    defparam n24887_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i284 (.D(int_STM32_TX_Byte[284]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[284]));
    defparam r_TX_Byte_i0_i284.REGSET = "RESET";
    defparam r_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i283 (.D(int_STM32_TX_Byte[283]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[283]));
    defparam r_TX_Byte_i0_i283.REGSET = "RESET";
    defparam r_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i282 (.D(int_STM32_TX_Byte[282]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[282]));
    defparam r_TX_Byte_i0_i282.REGSET = "RESET";
    defparam r_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i281 (.D(int_STM32_TX_Byte[281]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[281]));
    defparam r_TX_Byte_i0_i281.REGSET = "RESET";
    defparam r_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i280 (.D(int_STM32_TX_Byte[280]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[280]));
    defparam r_TX_Byte_i0_i280.REGSET = "RESET";
    defparam r_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i279 (.D(int_STM32_TX_Byte[279]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[279]));
    defparam r_TX_Byte_i0_i279.REGSET = "RESET";
    defparam r_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i278 (.D(int_STM32_TX_Byte[278]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[278]));
    defparam r_TX_Byte_i0_i278.REGSET = "RESET";
    defparam r_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i277 (.D(int_STM32_TX_Byte[277]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[277]));
    defparam r_TX_Byte_i0_i277.REGSET = "RESET";
    defparam r_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i276 (.D(int_STM32_TX_Byte[276]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[276]));
    defparam r_TX_Byte_i0_i276.REGSET = "RESET";
    defparam r_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i275 (.D(int_STM32_TX_Byte[275]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[275]));
    defparam r_TX_Byte_i0_i275.REGSET = "RESET";
    defparam r_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i274 (.D(int_STM32_TX_Byte[274]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[274]));
    defparam r_TX_Byte_i0_i274.REGSET = "RESET";
    defparam r_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i273 (.D(int_STM32_TX_Byte[273]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[273]));
    defparam r_TX_Byte_i0_i273.REGSET = "RESET";
    defparam r_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i272 (.D(int_STM32_TX_Byte[272]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[272]));
    defparam r_TX_Byte_i0_i272.REGSET = "RESET";
    defparam r_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i271 (.D(int_STM32_TX_Byte[271]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[271]));
    defparam r_TX_Byte_i0_i271.REGSET = "RESET";
    defparam r_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i270 (.D(int_STM32_TX_Byte[270]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[270]));
    defparam r_TX_Byte_i0_i270.REGSET = "RESET";
    defparam r_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i269 (.D(int_STM32_TX_Byte[269]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[269]));
    defparam r_TX_Byte_i0_i269.REGSET = "RESET";
    defparam r_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i268 (.D(int_STM32_TX_Byte[268]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[268]));
    defparam r_TX_Byte_i0_i268.REGSET = "RESET";
    defparam r_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i267 (.D(int_STM32_TX_Byte[267]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[267]));
    defparam r_TX_Byte_i0_i267.REGSET = "RESET";
    defparam r_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i266 (.D(int_STM32_TX_Byte[266]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[266]));
    defparam r_TX_Byte_i0_i266.REGSET = "RESET";
    defparam r_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i265 (.D(int_STM32_TX_Byte[265]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[265]));
    defparam r_TX_Byte_i0_i265.REGSET = "RESET";
    defparam r_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i264 (.D(int_STM32_TX_Byte[264]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[264]));
    defparam r_TX_Byte_i0_i264.REGSET = "RESET";
    defparam r_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i263 (.D(int_STM32_TX_Byte[263]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[263]));
    defparam r_TX_Byte_i0_i263.REGSET = "RESET";
    defparam r_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i262 (.D(int_STM32_TX_Byte[262]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[262]));
    defparam r_TX_Byte_i0_i262.REGSET = "RESET";
    defparam r_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i261 (.D(int_STM32_TX_Byte[261]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[261]));
    defparam r_TX_Byte_i0_i261.REGSET = "RESET";
    defparam r_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i260 (.D(int_STM32_TX_Byte[260]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[260]));
    defparam r_TX_Byte_i0_i260.REGSET = "RESET";
    defparam r_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i259 (.D(int_STM32_TX_Byte[259]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[259]));
    defparam r_TX_Byte_i0_i259.REGSET = "RESET";
    defparam r_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i258 (.D(int_STM32_TX_Byte[258]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[258]));
    defparam r_TX_Byte_i0_i258.REGSET = "RESET";
    defparam r_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i257 (.D(int_STM32_TX_Byte[257]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[257]));
    defparam r_TX_Byte_i0_i257.REGSET = "RESET";
    defparam r_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i256 (.D(int_STM32_TX_Byte[256]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[256]));
    defparam r_TX_Byte_i0_i256.REGSET = "RESET";
    defparam r_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i255 (.D(int_STM32_TX_Byte[255]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[255]));
    defparam r_TX_Byte_i0_i255.REGSET = "RESET";
    defparam r_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i254 (.D(int_STM32_TX_Byte[254]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[254]));
    defparam r_TX_Byte_i0_i254.REGSET = "RESET";
    defparam r_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i253 (.D(int_STM32_TX_Byte[253]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[253]));
    defparam r_TX_Byte_i0_i253.REGSET = "RESET";
    defparam r_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i252 (.D(int_STM32_TX_Byte[252]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[252]));
    defparam r_TX_Byte_i0_i252.REGSET = "RESET";
    defparam r_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i251 (.D(int_STM32_TX_Byte[251]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[251]));
    defparam r_TX_Byte_i0_i251.REGSET = "RESET";
    defparam r_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i250 (.D(int_STM32_TX_Byte[250]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[250]));
    defparam r_TX_Byte_i0_i250.REGSET = "RESET";
    defparam r_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i249 (.D(int_STM32_TX_Byte[249]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[249]));
    defparam r_TX_Byte_i0_i249.REGSET = "RESET";
    defparam r_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i248 (.D(int_STM32_TX_Byte[248]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[248]));
    defparam r_TX_Byte_i0_i248.REGSET = "RESET";
    defparam r_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i247 (.D(int_STM32_TX_Byte[247]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[247]));
    defparam r_TX_Byte_i0_i247.REGSET = "RESET";
    defparam r_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i246 (.D(int_STM32_TX_Byte[246]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[246]));
    defparam r_TX_Byte_i0_i246.REGSET = "RESET";
    defparam r_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i245 (.D(int_STM32_TX_Byte[245]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[245]));
    defparam r_TX_Byte_i0_i245.REGSET = "RESET";
    defparam r_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i244 (.D(int_STM32_TX_Byte[244]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[244]));
    defparam r_TX_Byte_i0_i244.REGSET = "RESET";
    defparam r_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i243 (.D(int_STM32_TX_Byte[243]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[243]));
    defparam r_TX_Byte_i0_i243.REGSET = "RESET";
    defparam r_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i242 (.D(int_STM32_TX_Byte[242]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[242]));
    defparam r_TX_Byte_i0_i242.REGSET = "RESET";
    defparam r_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i241 (.D(int_STM32_TX_Byte[241]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[241]));
    defparam r_TX_Byte_i0_i241.REGSET = "RESET";
    defparam r_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i240 (.D(int_STM32_TX_Byte[240]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[240]));
    defparam r_TX_Byte_i0_i240.REGSET = "RESET";
    defparam r_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i239 (.D(int_STM32_TX_Byte[239]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[239]));
    defparam r_TX_Byte_i0_i239.REGSET = "RESET";
    defparam r_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i238 (.D(int_STM32_TX_Byte[238]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[238]));
    defparam r_TX_Byte_i0_i238.REGSET = "RESET";
    defparam r_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i237 (.D(int_STM32_TX_Byte[237]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[237]));
    defparam r_TX_Byte_i0_i237.REGSET = "RESET";
    defparam r_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i236 (.D(int_STM32_TX_Byte[236]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[236]));
    defparam r_TX_Byte_i0_i236.REGSET = "RESET";
    defparam r_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i235 (.D(int_STM32_TX_Byte[235]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[235]));
    defparam r_TX_Byte_i0_i235.REGSET = "RESET";
    defparam r_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i234 (.D(int_STM32_TX_Byte[234]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[234]));
    defparam r_TX_Byte_i0_i234.REGSET = "RESET";
    defparam r_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i233 (.D(int_STM32_TX_Byte[233]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[233]));
    defparam r_TX_Byte_i0_i233.REGSET = "RESET";
    defparam r_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i232 (.D(int_STM32_TX_Byte[232]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[232]));
    defparam r_TX_Byte_i0_i232.REGSET = "RESET";
    defparam r_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i231 (.D(int_STM32_TX_Byte[231]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[231]));
    defparam r_TX_Byte_i0_i231.REGSET = "RESET";
    defparam r_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i230 (.D(int_STM32_TX_Byte[230]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[230]));
    defparam r_TX_Byte_i0_i230.REGSET = "RESET";
    defparam r_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i229 (.D(int_STM32_TX_Byte[229]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[229]));
    defparam r_TX_Byte_i0_i229.REGSET = "RESET";
    defparam r_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i228 (.D(int_STM32_TX_Byte[228]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[228]));
    defparam r_TX_Byte_i0_i228.REGSET = "RESET";
    defparam r_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i227 (.D(int_STM32_TX_Byte[227]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[227]));
    defparam r_TX_Byte_i0_i227.REGSET = "RESET";
    defparam r_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i226 (.D(int_STM32_TX_Byte[226]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[226]));
    defparam r_TX_Byte_i0_i226.REGSET = "RESET";
    defparam r_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i225 (.D(int_STM32_TX_Byte[225]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[225]));
    defparam r_TX_Byte_i0_i225.REGSET = "RESET";
    defparam r_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i224 (.D(int_STM32_TX_Byte[224]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[224]));
    defparam r_TX_Byte_i0_i224.REGSET = "RESET";
    defparam r_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i223 (.D(int_STM32_TX_Byte[223]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[223]));
    defparam r_TX_Byte_i0_i223.REGSET = "RESET";
    defparam r_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i222 (.D(int_STM32_TX_Byte[222]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[222]));
    defparam r_TX_Byte_i0_i222.REGSET = "RESET";
    defparam r_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i221 (.D(int_STM32_TX_Byte[221]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[221]));
    defparam r_TX_Byte_i0_i221.REGSET = "RESET";
    defparam r_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i220 (.D(int_STM32_TX_Byte[220]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[220]));
    defparam r_TX_Byte_i0_i220.REGSET = "RESET";
    defparam r_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i219 (.D(int_STM32_TX_Byte[219]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[219]));
    defparam r_TX_Byte_i0_i219.REGSET = "RESET";
    defparam r_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i218 (.D(int_STM32_TX_Byte[218]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[218]));
    defparam r_TX_Byte_i0_i218.REGSET = "RESET";
    defparam r_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i217 (.D(int_STM32_TX_Byte[217]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[217]));
    defparam r_TX_Byte_i0_i217.REGSET = "RESET";
    defparam r_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i216 (.D(int_STM32_TX_Byte[216]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[216]));
    defparam r_TX_Byte_i0_i216.REGSET = "RESET";
    defparam r_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i215 (.D(int_STM32_TX_Byte[215]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[215]));
    defparam r_TX_Byte_i0_i215.REGSET = "RESET";
    defparam r_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i214 (.D(int_STM32_TX_Byte[214]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[214]));
    defparam r_TX_Byte_i0_i214.REGSET = "RESET";
    defparam r_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i213 (.D(int_STM32_TX_Byte[213]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[213]));
    defparam r_TX_Byte_i0_i213.REGSET = "RESET";
    defparam r_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i212 (.D(int_STM32_TX_Byte[212]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[212]));
    defparam r_TX_Byte_i0_i212.REGSET = "RESET";
    defparam r_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i211 (.D(int_STM32_TX_Byte[211]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[211]));
    defparam r_TX_Byte_i0_i211.REGSET = "RESET";
    defparam r_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i210 (.D(int_STM32_TX_Byte[210]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[210]));
    defparam r_TX_Byte_i0_i210.REGSET = "RESET";
    defparam r_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i209 (.D(int_STM32_TX_Byte[209]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[209]));
    defparam r_TX_Byte_i0_i209.REGSET = "RESET";
    defparam r_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i208 (.D(int_STM32_TX_Byte[208]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[208]));
    defparam r_TX_Byte_i0_i208.REGSET = "RESET";
    defparam r_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i207 (.D(int_STM32_TX_Byte[207]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[207]));
    defparam r_TX_Byte_i0_i207.REGSET = "RESET";
    defparam r_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i206 (.D(int_STM32_TX_Byte[206]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[206]));
    defparam r_TX_Byte_i0_i206.REGSET = "RESET";
    defparam r_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i205 (.D(int_STM32_TX_Byte[205]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[205]));
    defparam r_TX_Byte_i0_i205.REGSET = "RESET";
    defparam r_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i204 (.D(int_STM32_TX_Byte[204]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[204]));
    defparam r_TX_Byte_i0_i204.REGSET = "RESET";
    defparam r_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i203 (.D(int_STM32_TX_Byte[203]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[203]));
    defparam r_TX_Byte_i0_i203.REGSET = "RESET";
    defparam r_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i202 (.D(int_STM32_TX_Byte[202]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[202]));
    defparam r_TX_Byte_i0_i202.REGSET = "RESET";
    defparam r_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i201 (.D(int_STM32_TX_Byte[201]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[201]));
    defparam r_TX_Byte_i0_i201.REGSET = "RESET";
    defparam r_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i200 (.D(int_STM32_TX_Byte[200]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[200]));
    defparam r_TX_Byte_i0_i200.REGSET = "RESET";
    defparam r_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i199 (.D(int_STM32_TX_Byte[199]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[199]));
    defparam r_TX_Byte_i0_i199.REGSET = "RESET";
    defparam r_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i198 (.D(int_STM32_TX_Byte[198]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[198]));
    defparam r_TX_Byte_i0_i198.REGSET = "RESET";
    defparam r_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i197 (.D(int_STM32_TX_Byte[197]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[197]));
    defparam r_TX_Byte_i0_i197.REGSET = "RESET";
    defparam r_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i196 (.D(int_STM32_TX_Byte[196]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[196]));
    defparam r_TX_Byte_i0_i196.REGSET = "RESET";
    defparam r_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i195 (.D(int_STM32_TX_Byte[195]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[195]));
    defparam r_TX_Byte_i0_i195.REGSET = "RESET";
    defparam r_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i194 (.D(int_STM32_TX_Byte[194]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[194]));
    defparam r_TX_Byte_i0_i194.REGSET = "RESET";
    defparam r_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i193 (.D(int_STM32_TX_Byte[193]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[193]));
    defparam r_TX_Byte_i0_i193.REGSET = "RESET";
    defparam r_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i192 (.D(int_STM32_TX_Byte[192]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[192]));
    defparam r_TX_Byte_i0_i192.REGSET = "RESET";
    defparam r_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i191 (.D(int_STM32_TX_Byte[191]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[191]));
    defparam r_TX_Byte_i0_i191.REGSET = "RESET";
    defparam r_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i190 (.D(int_STM32_TX_Byte[190]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[190]));
    defparam r_TX_Byte_i0_i190.REGSET = "RESET";
    defparam r_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i189 (.D(int_STM32_TX_Byte[189]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[189]));
    defparam r_TX_Byte_i0_i189.REGSET = "RESET";
    defparam r_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i188 (.D(int_STM32_TX_Byte[188]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[188]));
    defparam r_TX_Byte_i0_i188.REGSET = "RESET";
    defparam r_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i187 (.D(int_STM32_TX_Byte[187]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[187]));
    defparam r_TX_Byte_i0_i187.REGSET = "RESET";
    defparam r_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i186 (.D(int_STM32_TX_Byte[186]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[186]));
    defparam r_TX_Byte_i0_i186.REGSET = "RESET";
    defparam r_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i185 (.D(int_STM32_TX_Byte[185]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[185]));
    defparam r_TX_Byte_i0_i185.REGSET = "RESET";
    defparam r_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i184 (.D(int_STM32_TX_Byte[184]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[184]));
    defparam r_TX_Byte_i0_i184.REGSET = "RESET";
    defparam r_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i183 (.D(int_STM32_TX_Byte[183]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[183]));
    defparam r_TX_Byte_i0_i183.REGSET = "RESET";
    defparam r_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i182 (.D(int_STM32_TX_Byte[182]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[182]));
    defparam r_TX_Byte_i0_i182.REGSET = "RESET";
    defparam r_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i181 (.D(int_STM32_TX_Byte[181]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[181]));
    defparam r_TX_Byte_i0_i181.REGSET = "RESET";
    defparam r_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i180 (.D(int_STM32_TX_Byte[180]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[180]));
    defparam r_TX_Byte_i0_i180.REGSET = "RESET";
    defparam r_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i179 (.D(int_STM32_TX_Byte[179]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[179]));
    defparam r_TX_Byte_i0_i179.REGSET = "RESET";
    defparam r_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i178 (.D(int_STM32_TX_Byte[178]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[178]));
    defparam r_TX_Byte_i0_i178.REGSET = "RESET";
    defparam r_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i177 (.D(int_STM32_TX_Byte[177]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[177]));
    defparam r_TX_Byte_i0_i177.REGSET = "RESET";
    defparam r_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i176 (.D(int_STM32_TX_Byte[176]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[176]));
    defparam r_TX_Byte_i0_i176.REGSET = "RESET";
    defparam r_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i175 (.D(int_STM32_TX_Byte[175]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[175]));
    defparam r_TX_Byte_i0_i175.REGSET = "RESET";
    defparam r_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i174 (.D(int_STM32_TX_Byte[174]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[174]));
    defparam r_TX_Byte_i0_i174.REGSET = "RESET";
    defparam r_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i173 (.D(int_STM32_TX_Byte[173]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[173]));
    defparam r_TX_Byte_i0_i173.REGSET = "RESET";
    defparam r_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i172 (.D(int_STM32_TX_Byte[172]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[172]));
    defparam r_TX_Byte_i0_i172.REGSET = "RESET";
    defparam r_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i171 (.D(int_STM32_TX_Byte[171]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[171]));
    defparam r_TX_Byte_i0_i171.REGSET = "RESET";
    defparam r_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i170 (.D(int_STM32_TX_Byte[170]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[170]));
    defparam r_TX_Byte_i0_i170.REGSET = "RESET";
    defparam r_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i169 (.D(int_STM32_TX_Byte[169]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[169]));
    defparam r_TX_Byte_i0_i169.REGSET = "RESET";
    defparam r_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i168 (.D(int_STM32_TX_Byte[168]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[168]));
    defparam r_TX_Byte_i0_i168.REGSET = "RESET";
    defparam r_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i167 (.D(int_STM32_TX_Byte[167]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[167]));
    defparam r_TX_Byte_i0_i167.REGSET = "RESET";
    defparam r_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i166 (.D(int_STM32_TX_Byte[166]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[166]));
    defparam r_TX_Byte_i0_i166.REGSET = "RESET";
    defparam r_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i165 (.D(int_STM32_TX_Byte[165]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[165]));
    defparam r_TX_Byte_i0_i165.REGSET = "RESET";
    defparam r_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i164 (.D(int_STM32_TX_Byte[164]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[164]));
    defparam r_TX_Byte_i0_i164.REGSET = "RESET";
    defparam r_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i163 (.D(int_STM32_TX_Byte[163]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[163]));
    defparam r_TX_Byte_i0_i163.REGSET = "RESET";
    defparam r_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i162 (.D(int_STM32_TX_Byte[162]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[162]));
    defparam r_TX_Byte_i0_i162.REGSET = "RESET";
    defparam r_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i161 (.D(int_STM32_TX_Byte[161]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[161]));
    defparam r_TX_Byte_i0_i161.REGSET = "RESET";
    defparam r_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i160 (.D(int_STM32_TX_Byte[160]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[160]));
    defparam r_TX_Byte_i0_i160.REGSET = "RESET";
    defparam r_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i159 (.D(int_STM32_TX_Byte[159]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[159]));
    defparam r_TX_Byte_i0_i159.REGSET = "RESET";
    defparam r_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i158 (.D(int_STM32_TX_Byte[158]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[158]));
    defparam r_TX_Byte_i0_i158.REGSET = "RESET";
    defparam r_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i157 (.D(int_STM32_TX_Byte[157]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[157]));
    defparam r_TX_Byte_i0_i157.REGSET = "RESET";
    defparam r_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i156 (.D(int_STM32_TX_Byte[156]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[156]));
    defparam r_TX_Byte_i0_i156.REGSET = "RESET";
    defparam r_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i155 (.D(int_STM32_TX_Byte[155]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[155]));
    defparam r_TX_Byte_i0_i155.REGSET = "RESET";
    defparam r_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i154 (.D(int_STM32_TX_Byte[154]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[154]));
    defparam r_TX_Byte_i0_i154.REGSET = "RESET";
    defparam r_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i153 (.D(int_STM32_TX_Byte[153]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[153]));
    defparam r_TX_Byte_i0_i153.REGSET = "RESET";
    defparam r_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i152 (.D(int_STM32_TX_Byte[152]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[152]));
    defparam r_TX_Byte_i0_i152.REGSET = "RESET";
    defparam r_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i151 (.D(int_STM32_TX_Byte[151]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[151]));
    defparam r_TX_Byte_i0_i151.REGSET = "RESET";
    defparam r_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i150 (.D(int_STM32_TX_Byte[150]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[150]));
    defparam r_TX_Byte_i0_i150.REGSET = "RESET";
    defparam r_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i149 (.D(int_STM32_TX_Byte[149]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[149]));
    defparam r_TX_Byte_i0_i149.REGSET = "RESET";
    defparam r_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i148 (.D(int_STM32_TX_Byte[148]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[148]));
    defparam r_TX_Byte_i0_i148.REGSET = "RESET";
    defparam r_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i147 (.D(int_STM32_TX_Byte[147]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[147]));
    defparam r_TX_Byte_i0_i147.REGSET = "RESET";
    defparam r_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i146 (.D(int_STM32_TX_Byte[146]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[146]));
    defparam r_TX_Byte_i0_i146.REGSET = "RESET";
    defparam r_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i145 (.D(int_STM32_TX_Byte[145]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[145]));
    defparam r_TX_Byte_i0_i145.REGSET = "RESET";
    defparam r_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i144 (.D(int_STM32_TX_Byte[144]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[144]));
    defparam r_TX_Byte_i0_i144.REGSET = "RESET";
    defparam r_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i143 (.D(int_STM32_TX_Byte[143]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[143]));
    defparam r_TX_Byte_i0_i143.REGSET = "RESET";
    defparam r_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i142 (.D(int_STM32_TX_Byte[142]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[142]));
    defparam r_TX_Byte_i0_i142.REGSET = "RESET";
    defparam r_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i141 (.D(int_STM32_TX_Byte[141]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[141]));
    defparam r_TX_Byte_i0_i141.REGSET = "RESET";
    defparam r_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i140 (.D(int_STM32_TX_Byte[140]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[140]));
    defparam r_TX_Byte_i0_i140.REGSET = "RESET";
    defparam r_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i139 (.D(int_STM32_TX_Byte[139]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[139]));
    defparam r_TX_Byte_i0_i139.REGSET = "RESET";
    defparam r_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i138 (.D(int_STM32_TX_Byte[138]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[138]));
    defparam r_TX_Byte_i0_i138.REGSET = "RESET";
    defparam r_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i137 (.D(int_STM32_TX_Byte[137]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[137]));
    defparam r_TX_Byte_i0_i137.REGSET = "RESET";
    defparam r_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_110  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[430]), .C(r_TX_Byte[431]), .D(r_TX_Bit_Count[1]), 
            .Z(n24881));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_110 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i136 (.D(int_STM32_TX_Byte[136]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[136]));
    defparam r_TX_Byte_i0_i136.REGSET = "RESET";
    defparam r_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i135 (.D(int_STM32_TX_Byte[135]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[135]));
    defparam r_TX_Byte_i0_i135.REGSET = "RESET";
    defparam r_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i1_3_lut (.A(r_TX_Byte[0]), 
            .B(r_TX_Byte[1]), .C(r_TX_Bit_Count[0]), .Z(n1));
    defparam Mux_50_i1_3_lut.INIT = "0xcaca";
    (* lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1265__i0 (.D(r_SPI_Clk_Count_1__N_1301[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_1265__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1265__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i134 (.D(int_STM32_TX_Byte[134]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[134]));
    defparam r_TX_Byte_i0_i134.REGSET = "RESET";
    defparam r_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24881_bdd_4_lut (.A(n24881), 
            .B(r_TX_Byte[429]), .C(r_TX_Byte[428]), .D(r_TX_Bit_Count[1]), 
            .Z(n22528));
    defparam n24881_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i133 (.D(int_STM32_TX_Byte[133]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[133]));
    defparam r_TX_Byte_i0_i133.REGSET = "RESET";
    defparam r_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i132 (.D(int_STM32_TX_Byte[132]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[132]));
    defparam r_TX_Byte_i0_i132.REGSET = "RESET";
    defparam r_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i131 (.D(int_STM32_TX_Byte[131]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[131]));
    defparam r_TX_Byte_i0_i131.REGSET = "RESET";
    defparam r_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i130 (.D(int_STM32_TX_Byte[130]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[130]));
    defparam r_TX_Byte_i0_i130.REGSET = "RESET";
    defparam r_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i129 (.D(int_STM32_TX_Byte[129]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[129]));
    defparam r_TX_Byte_i0_i129.REGSET = "RESET";
    defparam r_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i128 (.D(int_STM32_TX_Byte[128]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[128]));
    defparam r_TX_Byte_i0_i128.REGSET = "RESET";
    defparam r_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i127 (.D(int_STM32_TX_Byte[127]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[127]));
    defparam r_TX_Byte_i0_i127.REGSET = "RESET";
    defparam r_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i126 (.D(int_STM32_TX_Byte[126]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[126]));
    defparam r_TX_Byte_i0_i126.REGSET = "RESET";
    defparam r_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i125 (.D(int_STM32_TX_Byte[125]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[125]));
    defparam r_TX_Byte_i0_i125.REGSET = "RESET";
    defparam r_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i124 (.D(int_STM32_TX_Byte[124]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[124]));
    defparam r_TX_Byte_i0_i124.REGSET = "RESET";
    defparam r_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i123 (.D(int_STM32_TX_Byte[123]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[123]));
    defparam r_TX_Byte_i0_i123.REGSET = "RESET";
    defparam r_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i122 (.D(int_STM32_TX_Byte[122]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[122]));
    defparam r_TX_Byte_i0_i122.REGSET = "RESET";
    defparam r_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i121 (.D(int_STM32_TX_Byte[121]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[121]));
    defparam r_TX_Byte_i0_i121.REGSET = "RESET";
    defparam r_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i120 (.D(int_STM32_TX_Byte[120]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[120]));
    defparam r_TX_Byte_i0_i120.REGSET = "RESET";
    defparam r_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i119 (.D(int_STM32_TX_Byte[119]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[119]));
    defparam r_TX_Byte_i0_i119.REGSET = "RESET";
    defparam r_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i118 (.D(int_STM32_TX_Byte[118]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[118]));
    defparam r_TX_Byte_i0_i118.REGSET = "RESET";
    defparam r_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i117 (.D(int_STM32_TX_Byte[117]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[117]));
    defparam r_TX_Byte_i0_i117.REGSET = "RESET";
    defparam r_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i116 (.D(int_STM32_TX_Byte[116]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[116]));
    defparam r_TX_Byte_i0_i116.REGSET = "RESET";
    defparam r_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_109  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[222]), .C(r_TX_Byte[223]), .D(r_TX_Bit_Count[1]), 
            .Z(n24875));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_109 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i115 (.D(int_STM32_TX_Byte[115]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[115]));
    defparam r_TX_Byte_i0_i115.REGSET = "RESET";
    defparam r_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24875_bdd_4_lut (.A(n24875), 
            .B(r_TX_Byte[221]), .C(r_TX_Byte[220]), .D(r_TX_Bit_Count[1]), 
            .Z(n22531));
    defparam n24875_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i114 (.D(int_STM32_TX_Byte[114]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[114]));
    defparam r_TX_Byte_i0_i114.REGSET = "RESET";
    defparam r_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i113 (.D(int_STM32_TX_Byte[113]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[113]));
    defparam r_TX_Byte_i0_i113.REGSET = "RESET";
    defparam r_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i112 (.D(int_STM32_TX_Byte[112]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[112]));
    defparam r_TX_Byte_i0_i112.REGSET = "RESET";
    defparam r_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i111 (.D(int_STM32_TX_Byte[111]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[111]));
    defparam r_TX_Byte_i0_i111.REGSET = "RESET";
    defparam r_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i110 (.D(int_STM32_TX_Byte[110]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[110]));
    defparam r_TX_Byte_i0_i110.REGSET = "RESET";
    defparam r_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i109 (.D(int_STM32_TX_Byte[109]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[109]));
    defparam r_TX_Byte_i0_i109.REGSET = "RESET";
    defparam r_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i108 (.D(int_STM32_TX_Byte[108]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[108]));
    defparam r_TX_Byte_i0_i108.REGSET = "RESET";
    defparam r_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i107 (.D(int_STM32_TX_Byte[107]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[107]));
    defparam r_TX_Byte_i0_i107.REGSET = "RESET";
    defparam r_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i106 (.D(int_STM32_TX_Byte[106]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[106]));
    defparam r_TX_Byte_i0_i106.REGSET = "RESET";
    defparam r_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_108  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[438]), .C(r_TX_Byte[439]), .D(r_TX_Bit_Count[1]), 
            .Z(n24869));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_108 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i105 (.D(int_STM32_TX_Byte[105]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[105]));
    defparam r_TX_Byte_i0_i105.REGSET = "RESET";
    defparam r_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i104 (.D(int_STM32_TX_Byte[104]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[104]));
    defparam r_TX_Byte_i0_i104.REGSET = "RESET";
    defparam r_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i2_3_lut (.A(r_TX_Byte[2]), 
            .B(r_TX_Byte[3]), .C(r_TX_Bit_Count[0]), .Z(n2));
    defparam Mux_50_i2_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i103 (.D(int_STM32_TX_Byte[103]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[103]));
    defparam r_TX_Byte_i0_i103.REGSET = "RESET";
    defparam r_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24869_bdd_4_lut (.A(n24869), 
            .B(r_TX_Byte[437]), .C(r_TX_Byte[436]), .D(r_TX_Bit_Count[1]), 
            .Z(n22534));
    defparam n24869_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i102 (.D(int_STM32_TX_Byte[102]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[102]));
    defparam r_TX_Byte_i0_i102.REGSET = "RESET";
    defparam r_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i101 (.D(int_STM32_TX_Byte[101]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[101]));
    defparam r_TX_Byte_i0_i101.REGSET = "RESET";
    defparam r_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_107  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[446]), .C(r_TX_Byte[447]), .D(r_TX_Bit_Count[1]), 
            .Z(n24863));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_107 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i100 (.D(int_STM32_TX_Byte[100]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[100]));
    defparam r_TX_Byte_i0_i100.REGSET = "RESET";
    defparam r_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i5_3_lut (.A(r_TX_Byte[6]), 
            .B(r_TX_Byte[7]), .C(r_TX_Bit_Count[0]), .Z(n5));
    defparam Mux_50_i5_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i99 (.D(int_STM32_TX_Byte[99]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[99]));
    defparam r_TX_Byte_i0_i99.REGSET = "RESET";
    defparam r_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i98 (.D(int_STM32_TX_Byte[98]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[98]));
    defparam r_TX_Byte_i0_i98.REGSET = "RESET";
    defparam r_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i97 (.D(int_STM32_TX_Byte[97]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[97]));
    defparam r_TX_Byte_i0_i97.REGSET = "RESET";
    defparam r_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24863_bdd_4_lut (.A(n24863), 
            .B(r_TX_Byte[445]), .C(r_TX_Byte[444]), .D(r_TX_Bit_Count[1]), 
            .Z(n22537));
    defparam n24863_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i96 (.D(int_STM32_TX_Byte[96]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[96]));
    defparam r_TX_Byte_i0_i96.REGSET = "RESET";
    defparam r_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i95 (.D(int_STM32_TX_Byte[95]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[95]));
    defparam r_TX_Byte_i0_i95.REGSET = "RESET";
    defparam r_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i94 (.D(int_STM32_TX_Byte[94]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[94]));
    defparam r_TX_Byte_i0_i94.REGSET = "RESET";
    defparam r_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i93 (.D(int_STM32_TX_Byte[93]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[93]));
    defparam r_TX_Byte_i0_i93.REGSET = "RESET";
    defparam r_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i92 (.D(int_STM32_TX_Byte[92]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[92]));
    defparam r_TX_Byte_i0_i92.REGSET = "RESET";
    defparam r_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i91 (.D(int_STM32_TX_Byte[91]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[91]));
    defparam r_TX_Byte_i0_i91.REGSET = "RESET";
    defparam r_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i90 (.D(int_STM32_TX_Byte[90]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[90]));
    defparam r_TX_Byte_i0_i90.REGSET = "RESET";
    defparam r_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i89 (.D(int_STM32_TX_Byte[89]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[89]));
    defparam r_TX_Byte_i0_i89.REGSET = "RESET";
    defparam r_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i4_3_lut (.A(r_TX_Byte[4]), 
            .B(r_TX_Byte[5]), .C(r_TX_Bit_Count[0]), .Z(n4));
    defparam Mux_50_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_106  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[126]), .C(r_TX_Byte[127]), .D(r_TX_Bit_Count[1]), 
            .Z(n24857));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_106 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i88 (.D(int_STM32_TX_Byte[88]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[88]));
    defparam r_TX_Byte_i0_i88.REGSET = "RESET";
    defparam r_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24857_bdd_4_lut (.A(n24857), 
            .B(r_TX_Byte[125]), .C(r_TX_Byte[124]), .D(r_TX_Bit_Count[1]), 
            .Z(n22540));
    defparam n24857_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i87 (.D(int_STM32_TX_Byte[87]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[87]));
    defparam r_TX_Byte_i0_i87.REGSET = "RESET";
    defparam r_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i86 (.D(int_STM32_TX_Byte[86]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[86]));
    defparam r_TX_Byte_i0_i86.REGSET = "RESET";
    defparam r_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i85 (.D(int_STM32_TX_Byte[85]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[85]));
    defparam r_TX_Byte_i0_i85.REGSET = "RESET";
    defparam r_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i84 (.D(int_STM32_TX_Byte[84]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[84]));
    defparam r_TX_Byte_i0_i84.REGSET = "RESET";
    defparam r_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_25  (.A(r_TX_Bit_Count[2]), 
            .B(n24068), .C(n22513), .D(r_TX_Bit_Count[3]), .Z(n24851));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i83 (.D(int_STM32_TX_Byte[83]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[83]));
    defparam r_TX_Byte_i0_i83.REGSET = "RESET";
    defparam r_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i82 (.D(int_STM32_TX_Byte[82]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[82]));
    defparam r_TX_Byte_i0_i82.REGSET = "RESET";
    defparam r_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i81 (.D(int_STM32_TX_Byte[81]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[81]));
    defparam r_TX_Byte_i0_i81.REGSET = "RESET";
    defparam r_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24851_bdd_4_lut (.A(n24851), 
            .B(n22510), .C(n24062), .D(r_TX_Bit_Count[3]), .Z(n22543));
    defparam n24851_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14529_3_lut (.A(n24506), 
            .B(n24524), .C(r_TX_Bit_Count[2]), .Z(n22712));
    defparam i14529_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_105  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[454]), .C(r_TX_Byte[455]), .D(r_TX_Bit_Count[1]), 
            .Z(n24845));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_105 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i80 (.D(int_STM32_TX_Byte[80]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[80]));
    defparam r_TX_Byte_i0_i80.REGSET = "RESET";
    defparam r_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24845_bdd_4_lut (.A(n24845), 
            .B(r_TX_Byte[453]), .C(r_TX_Byte[452]), .D(r_TX_Bit_Count[1]), 
            .Z(n22546));
    defparam n24845_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i79 (.D(int_STM32_TX_Byte[79]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[79]));
    defparam r_TX_Byte_i0_i79.REGSET = "RESET";
    defparam r_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i78 (.D(int_STM32_TX_Byte[78]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[78]));
    defparam r_TX_Byte_i0_i78.REGSET = "RESET";
    defparam r_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_104  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[462]), .C(r_TX_Byte[463]), .D(r_TX_Bit_Count[1]), 
            .Z(n24839));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_104 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i77 (.D(int_STM32_TX_Byte[77]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[77]));
    defparam r_TX_Byte_i0_i77.REGSET = "RESET";
    defparam r_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i76 (.D(int_STM32_TX_Byte[76]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[76]));
    defparam r_TX_Byte_i0_i76.REGSET = "RESET";
    defparam r_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i75 (.D(int_STM32_TX_Byte[75]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[75]));
    defparam r_TX_Byte_i0_i75.REGSET = "RESET";
    defparam r_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i74 (.D(int_STM32_TX_Byte[74]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[74]));
    defparam r_TX_Byte_i0_i74.REGSET = "RESET";
    defparam r_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i73 (.D(int_STM32_TX_Byte[73]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[73]));
    defparam r_TX_Byte_i0_i73.REGSET = "RESET";
    defparam r_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i72 (.D(int_STM32_TX_Byte[72]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[72]));
    defparam r_TX_Byte_i0_i72.REGSET = "RESET";
    defparam r_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i71 (.D(int_STM32_TX_Byte[71]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[71]));
    defparam r_TX_Byte_i0_i71.REGSET = "RESET";
    defparam r_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i70 (.D(int_STM32_TX_Byte[70]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[70]));
    defparam r_TX_Byte_i0_i70.REGSET = "RESET";
    defparam r_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i69 (.D(int_STM32_TX_Byte[69]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[69]));
    defparam r_TX_Byte_i0_i69.REGSET = "RESET";
    defparam r_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i68 (.D(int_STM32_TX_Byte[68]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[68]));
    defparam r_TX_Byte_i0_i68.REGSET = "RESET";
    defparam r_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i67 (.D(int_STM32_TX_Byte[67]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[67]));
    defparam r_TX_Byte_i0_i67.REGSET = "RESET";
    defparam r_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i66 (.D(int_STM32_TX_Byte[66]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[66]));
    defparam r_TX_Byte_i0_i66.REGSET = "RESET";
    defparam r_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i65 (.D(int_STM32_TX_Byte[65]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[65]));
    defparam r_TX_Byte_i0_i65.REGSET = "RESET";
    defparam r_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i64 (.D(int_STM32_TX_Byte[64]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[64]));
    defparam r_TX_Byte_i0_i64.REGSET = "RESET";
    defparam r_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i63 (.D(int_STM32_TX_Byte[63]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[63]));
    defparam r_TX_Byte_i0_i63.REGSET = "RESET";
    defparam r_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i62 (.D(int_STM32_TX_Byte[62]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[62]));
    defparam r_TX_Byte_i0_i62.REGSET = "RESET";
    defparam r_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i61 (.D(int_STM32_TX_Byte[61]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[61]));
    defparam r_TX_Byte_i0_i61.REGSET = "RESET";
    defparam r_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i60 (.D(int_STM32_TX_Byte[60]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[60]));
    defparam r_TX_Byte_i0_i60.REGSET = "RESET";
    defparam r_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i59 (.D(int_STM32_TX_Byte[59]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[59]));
    defparam r_TX_Byte_i0_i59.REGSET = "RESET";
    defparam r_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i58 (.D(int_STM32_TX_Byte[58]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[58]));
    defparam r_TX_Byte_i0_i58.REGSET = "RESET";
    defparam r_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i57 (.D(int_STM32_TX_Byte[57]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[57]));
    defparam r_TX_Byte_i0_i57.REGSET = "RESET";
    defparam r_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i56 (.D(int_STM32_TX_Byte[56]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[56]));
    defparam r_TX_Byte_i0_i56.REGSET = "RESET";
    defparam r_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i55 (.D(int_STM32_TX_Byte[55]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[55]));
    defparam r_TX_Byte_i0_i55.REGSET = "RESET";
    defparam r_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i54 (.D(int_STM32_TX_Byte[54]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[54]));
    defparam r_TX_Byte_i0_i54.REGSET = "RESET";
    defparam r_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i53 (.D(int_STM32_TX_Byte[53]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[53]));
    defparam r_TX_Byte_i0_i53.REGSET = "RESET";
    defparam r_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i52 (.D(int_STM32_TX_Byte[52]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[52]));
    defparam r_TX_Byte_i0_i52.REGSET = "RESET";
    defparam r_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i51 (.D(int_STM32_TX_Byte[51]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[51]));
    defparam r_TX_Byte_i0_i51.REGSET = "RESET";
    defparam r_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i50 (.D(int_STM32_TX_Byte[50]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[50]));
    defparam r_TX_Byte_i0_i50.REGSET = "RESET";
    defparam r_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i49 (.D(int_STM32_TX_Byte[49]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[49]));
    defparam r_TX_Byte_i0_i49.REGSET = "RESET";
    defparam r_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i48 (.D(int_STM32_TX_Byte[48]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[48]));
    defparam r_TX_Byte_i0_i48.REGSET = "RESET";
    defparam r_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i47 (.D(int_STM32_TX_Byte[47]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[47]));
    defparam r_TX_Byte_i0_i47.REGSET = "RESET";
    defparam r_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i46 (.D(int_STM32_TX_Byte[46]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[46]));
    defparam r_TX_Byte_i0_i46.REGSET = "RESET";
    defparam r_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i45 (.D(int_STM32_TX_Byte[45]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[45]));
    defparam r_TX_Byte_i0_i45.REGSET = "RESET";
    defparam r_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i44 (.D(int_STM32_TX_Byte[44]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[44]));
    defparam r_TX_Byte_i0_i44.REGSET = "RESET";
    defparam r_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i43 (.D(int_STM32_TX_Byte[43]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[43]));
    defparam r_TX_Byte_i0_i43.REGSET = "RESET";
    defparam r_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i42 (.D(int_STM32_TX_Byte[42]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[42]));
    defparam r_TX_Byte_i0_i42.REGSET = "RESET";
    defparam r_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i41 (.D(int_STM32_TX_Byte[41]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[41]));
    defparam r_TX_Byte_i0_i41.REGSET = "RESET";
    defparam r_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i40 (.D(int_STM32_TX_Byte[40]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[40]));
    defparam r_TX_Byte_i0_i40.REGSET = "RESET";
    defparam r_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i39 (.D(int_STM32_TX_Byte[39]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[39]));
    defparam r_TX_Byte_i0_i39.REGSET = "RESET";
    defparam r_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i38 (.D(int_STM32_TX_Byte[38]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[38]));
    defparam r_TX_Byte_i0_i38.REGSET = "RESET";
    defparam r_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i37 (.D(int_STM32_TX_Byte[37]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[37]));
    defparam r_TX_Byte_i0_i37.REGSET = "RESET";
    defparam r_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i36 (.D(int_STM32_TX_Byte[36]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[36]));
    defparam r_TX_Byte_i0_i36.REGSET = "RESET";
    defparam r_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i35 (.D(int_STM32_TX_Byte[35]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[35]));
    defparam r_TX_Byte_i0_i35.REGSET = "RESET";
    defparam r_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i34 (.D(int_STM32_TX_Byte[34]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[34]));
    defparam r_TX_Byte_i0_i34.REGSET = "RESET";
    defparam r_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i33 (.D(int_STM32_TX_Byte[33]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[33]));
    defparam r_TX_Byte_i0_i33.REGSET = "RESET";
    defparam r_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i32 (.D(int_STM32_TX_Byte[32]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[32]));
    defparam r_TX_Byte_i0_i32.REGSET = "RESET";
    defparam r_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i31 (.D(int_STM32_TX_Byte[31]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[31]));
    defparam r_TX_Byte_i0_i31.REGSET = "RESET";
    defparam r_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i30 (.D(int_STM32_TX_Byte[30]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[30]));
    defparam r_TX_Byte_i0_i30.REGSET = "RESET";
    defparam r_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i29 (.D(int_STM32_TX_Byte[29]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[29]));
    defparam r_TX_Byte_i0_i29.REGSET = "RESET";
    defparam r_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i28 (.D(int_STM32_TX_Byte[28]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[28]));
    defparam r_TX_Byte_i0_i28.REGSET = "RESET";
    defparam r_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i27 (.D(int_STM32_TX_Byte[27]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[27]));
    defparam r_TX_Byte_i0_i27.REGSET = "RESET";
    defparam r_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i26 (.D(int_STM32_TX_Byte[26]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[26]));
    defparam r_TX_Byte_i0_i26.REGSET = "RESET";
    defparam r_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i25 (.D(int_STM32_TX_Byte[25]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[25]));
    defparam r_TX_Byte_i0_i25.REGSET = "RESET";
    defparam r_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i24 (.D(int_STM32_TX_Byte[24]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[24]));
    defparam r_TX_Byte_i0_i24.REGSET = "RESET";
    defparam r_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i23 (.D(int_STM32_TX_Byte[23]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[23]));
    defparam r_TX_Byte_i0_i23.REGSET = "RESET";
    defparam r_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i22 (.D(int_STM32_TX_Byte[22]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[22]));
    defparam r_TX_Byte_i0_i22.REGSET = "RESET";
    defparam r_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i21 (.D(int_STM32_TX_Byte[21]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[21]));
    defparam r_TX_Byte_i0_i21.REGSET = "RESET";
    defparam r_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i20 (.D(int_STM32_TX_Byte[20]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[20]));
    defparam r_TX_Byte_i0_i20.REGSET = "RESET";
    defparam r_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i19 (.D(int_STM32_TX_Byte[19]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[19]));
    defparam r_TX_Byte_i0_i19.REGSET = "RESET";
    defparam r_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i18 (.D(int_STM32_TX_Byte[18]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[18]));
    defparam r_TX_Byte_i0_i18.REGSET = "RESET";
    defparam r_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i17 (.D(int_STM32_TX_Byte[17]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[17]));
    defparam r_TX_Byte_i0_i17.REGSET = "RESET";
    defparam r_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i16 (.D(int_STM32_TX_Byte[16]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[16]));
    defparam r_TX_Byte_i0_i16.REGSET = "RESET";
    defparam r_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_STM32_TX_Byte[15]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_STM32_TX_Byte[14]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_STM32_TX_Byte[13]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_STM32_TX_Byte[12]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_STM32_TX_Byte[11]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_STM32_TX_Byte[10]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_STM32_TX_Byte[9]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_STM32_TX_Byte[8]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_STM32_TX_Byte[7]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_STM32_TX_Byte[6]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_STM32_TX_Byte[5]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_STM32_TX_Byte[4]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_STM32_TX_Byte[3]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_STM32_TX_Byte[2]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_STM32_TX_Byte[1]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n12486), 
            .SP(n13595), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24839_bdd_4_lut (.A(n24839), 
            .B(r_TX_Byte[461]), .C(r_TX_Byte[460]), .D(r_TX_Bit_Count[1]), 
            .Z(n22549));
    defparam n24839_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_103  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[230]), .C(r_TX_Byte[231]), .D(r_TX_Bit_Count[1]), 
            .Z(n24833));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_103 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24833_bdd_4_lut (.A(n24833), 
            .B(r_TX_Byte[229]), .C(r_TX_Byte[228]), .D(r_TX_Bit_Count[1]), 
            .Z(n22552));
    defparam n24833_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_102  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[470]), .C(r_TX_Byte[471]), .D(r_TX_Bit_Count[1]), 
            .Z(n24827));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_102 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24827_bdd_4_lut (.A(n24827), 
            .B(r_TX_Byte[469]), .C(r_TX_Byte[468]), .D(r_TX_Bit_Count[1]), 
            .Z(n22555));
    defparam n24827_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_101  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[478]), .C(r_TX_Byte[479]), .D(r_TX_Bit_Count[1]), 
            .Z(n24821));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_101 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24821_bdd_4_lut (.A(n24821), 
            .B(r_TX_Byte[477]), .C(r_TX_Byte[476]), .D(r_TX_Bit_Count[1]), 
            .Z(n22558));
    defparam n24821_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_24  (.A(r_TX_Bit_Count[2]), 
            .B(n24392), .C(n24608), .D(r_TX_Bit_Count[3]), .Z(n24815));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24815_bdd_4_lut (.A(n24815), 
            .B(n24692), .C(n24284), .D(r_TX_Bit_Count[3]), .Z(n22561));
    defparam n24815_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14530_3_lut (.A(n24332), 
            .B(n22712), .C(r_TX_Bit_Count[3]), .Z(n22713));
    defparam i14530_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_100  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[78]), .C(r_TX_Byte[79]), .D(r_TX_Bit_Count[1]), 
            .Z(n24809));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_100 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24809_bdd_4_lut (.A(n24809), 
            .B(r_TX_Byte[77]), .C(r_TX_Byte[76]), .D(r_TX_Bit_Count[1]), 
            .Z(n24812));
    defparam n24809_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_23  (.A(r_TX_Bit_Count[2]), 
            .B(n24104), .C(n22531), .D(r_TX_Bit_Count[3]), .Z(n24803));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24803_bdd_4_lut (.A(n24803), 
            .B(n22522), .C(n24086), .D(r_TX_Bit_Count[3]), .Z(n22567));
    defparam n24803_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_99  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[238]), .C(r_TX_Byte[239]), .D(r_TX_Bit_Count[1]), 
            .Z(n24797));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_99 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24797_bdd_4_lut (.A(n24797), 
            .B(r_TX_Byte[237]), .C(r_TX_Byte[236]), .D(r_TX_Bit_Count[1]), 
            .Z(n22570));
    defparam n24797_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_98  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[486]), .C(r_TX_Byte[487]), .D(r_TX_Bit_Count[1]), 
            .Z(n24791));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_98 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24791_bdd_4_lut (.A(n24791), 
            .B(r_TX_Byte[485]), .C(r_TX_Byte[484]), .D(r_TX_Bit_Count[1]), 
            .Z(n22573));
    defparam n24791_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_97  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[494]), .C(r_TX_Byte[495]), .D(r_TX_Bit_Count[1]), 
            .Z(n24785));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_97 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24785_bdd_4_lut (.A(n24785), 
            .B(r_TX_Byte[493]), .C(r_TX_Byte[492]), .D(r_TX_Bit_Count[1]), 
            .Z(n22576));
    defparam n24785_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_22  (.A(r_TX_Bit_Count[2]), 
            .B(n24116), .C(n22537), .D(r_TX_Bit_Count[3]), .Z(n24779));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24779_bdd_4_lut (.A(n24779), 
            .B(n22534), .C(n24110), .D(r_TX_Bit_Count[3]), .Z(n22579));
    defparam n24779_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_96  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[502]), .C(r_TX_Byte[503]), .D(r_TX_Bit_Count[1]), 
            .Z(n24773));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_96 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24773_bdd_4_lut (.A(n24773), 
            .B(r_TX_Byte[501]), .C(r_TX_Byte[500]), .D(r_TX_Bit_Count[1]), 
            .Z(n22582));
    defparam n24773_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_95  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[134]), .C(r_TX_Byte[135]), .D(r_TX_Bit_Count[1]), 
            .Z(n24767));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_95 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14436_3_lut (.A(n24278), 
            .B(n24698), .C(r_TX_Bit_Count[2]), .Z(n22619));
    defparam i14436_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24767_bdd_4_lut (.A(n24767), 
            .B(r_TX_Byte[133]), .C(r_TX_Byte[132]), .D(r_TX_Bit_Count[1]), 
            .Z(n22588));
    defparam n24767_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_94  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[246]), .C(r_TX_Byte[247]), .D(r_TX_Bit_Count[1]), 
            .Z(n24761));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_94 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24761_bdd_4_lut (.A(n24761), 
            .B(r_TX_Byte[245]), .C(r_TX_Byte[244]), .D(r_TX_Bit_Count[1]), 
            .Z(n22591));
    defparam n24761_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_93  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[254]), .C(r_TX_Byte[255]), .D(r_TX_Bit_Count[1]), 
            .Z(n24755));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_93 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24755_bdd_4_lut (.A(n24755), 
            .B(r_TX_Byte[253]), .C(r_TX_Byte[252]), .D(r_TX_Bit_Count[1]), 
            .Z(n22594));
    defparam n24755_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_21  (.A(r_TX_Bit_Count[2]), 
            .B(n24122), .C(n22540), .D(r_TX_Bit_Count[3]), .Z(n24749));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24749_bdd_4_lut (.A(n24749), 
            .B(n22519), .C(n24080), .D(r_TX_Bit_Count[3]), .Z(n24752));
    defparam n24749_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14531_3_lut (.A(n24368), 
            .B(n22619), .C(r_TX_Bit_Count[3]), .Z(n22714));
    defparam i14531_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_92  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[142]), .C(r_TX_Byte[143]), .D(r_TX_Bit_Count[1]), 
            .Z(n24743));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_92 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24743_bdd_4_lut (.A(n24743), 
            .B(r_TX_Byte[141]), .C(r_TX_Byte[140]), .D(r_TX_Bit_Count[1]), 
            .Z(n22600));
    defparam n24743_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_20  (.A(r_TX_Bit_Count[2]), 
            .B(n24158), .C(n22558), .D(r_TX_Bit_Count[3]), .Z(n24737));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24737_bdd_4_lut (.A(n24737), 
            .B(n22555), .C(n24152), .D(r_TX_Bit_Count[3]), .Z(n22603));
    defparam n24737_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_91  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[262]), .C(r_TX_Byte[263]), .D(r_TX_Bit_Count[1]), 
            .Z(n24731));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_91 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24731_bdd_4_lut (.A(n24731), 
            .B(r_TX_Byte[261]), .C(r_TX_Byte[260]), .D(r_TX_Bit_Count[1]), 
            .Z(n22606));
    defparam n24731_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_19  (.A(r_TX_Bit_Count[2]), 
            .B(n24230), .C(n22594), .D(r_TX_Bit_Count[3]), .Z(n24725));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24725_bdd_4_lut (.A(n24725), 
            .B(n22591), .C(n24224), .D(r_TX_Bit_Count[3]), .Z(n22609));
    defparam n24725_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_90  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[270]), .C(r_TX_Byte[271]), .D(r_TX_Bit_Count[1]), 
            .Z(n24719));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_90 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24719_bdd_4_lut (.A(n24719), 
            .B(r_TX_Byte[269]), .C(r_TX_Byte[268]), .D(r_TX_Bit_Count[1]), 
            .Z(n22612));
    defparam n24719_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_18  (.A(r_TX_Bit_Count[2]), 
            .B(n24212), .C(n22585), .D(r_TX_Bit_Count[3]), .Z(n24713));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24713_bdd_4_lut (.A(n24713), 
            .B(n22582), .C(n24206), .D(r_TX_Bit_Count[3]), .Z(n22615));
    defparam n24713_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_89  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[34]), .C(r_TX_Byte[35]), .D(r_TX_Bit_Count[1]), 
            .Z(n24707));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_89 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24707_bdd_4_lut (.A(n24707), 
            .B(r_TX_Byte[33]), .C(r_TX_Byte[32]), .D(r_TX_Bit_Count[1]), 
            .Z(n22728));
    defparam n24707_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(44[10],44[19])" *) LUT4 i17_2_lut (.A(r_SPI_Clk_Count[0]), 
            .B(r_SPI_Clk), .Z(n13608));
    defparam i17_2_lut.INIT = "0x6666";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_88  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[106]), .C(r_TX_Byte[107]), .D(r_TX_Bit_Count[1]), 
            .Z(n24701));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_88 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24701_bdd_4_lut (.A(n24701), 
            .B(r_TX_Byte[105]), .C(r_TX_Byte[104]), .D(r_TX_Bit_Count[1]), 
            .Z(n22719));
    defparam n24701_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_87  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[30]), .C(r_TX_Byte[31]), .D(r_TX_Bit_Count[1]), 
            .Z(n24695));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_87 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24695_bdd_4_lut (.A(n24695), 
            .B(r_TX_Byte[29]), .C(r_TX_Byte[28]), .D(r_TX_Bit_Count[1]), 
            .Z(n24698));
    defparam n24695_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_86  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[54]), .C(r_TX_Byte[55]), .D(r_TX_Bit_Count[1]), 
            .Z(n24689));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_86 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24689_bdd_4_lut (.A(n24689), 
            .B(r_TX_Byte[53]), .C(r_TX_Byte[52]), .D(r_TX_Bit_Count[1]), 
            .Z(n24692));
    defparam n24689_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_85  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[86]), .C(r_TX_Byte[87]), .D(r_TX_Bit_Count[1]), 
            .Z(n24683));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_85 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24683_bdd_4_lut (.A(n24683), 
            .B(r_TX_Byte[85]), .C(r_TX_Byte[84]), .D(r_TX_Bit_Count[1]), 
            .Z(n24686));
    defparam n24683_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_84  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[150]), .C(r_TX_Byte[151]), .D(r_TX_Bit_Count[1]), 
            .Z(n24677));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_84 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24677_bdd_4_lut (.A(n24677), 
            .B(r_TX_Byte[149]), .C(r_TX_Byte[148]), .D(r_TX_Bit_Count[1]), 
            .Z(n22627));
    defparam n24677_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_83  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[278]), .C(r_TX_Byte[279]), .D(r_TX_Bit_Count[1]), 
            .Z(n24671));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_83 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24671_bdd_4_lut (.A(n24671), 
            .B(r_TX_Byte[277]), .C(r_TX_Byte[276]), .D(r_TX_Bit_Count[1]), 
            .Z(n22630));
    defparam n24671_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_82  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[286]), .C(r_TX_Byte[287]), .D(r_TX_Bit_Count[1]), 
            .Z(n24665));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_82 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24665_bdd_4_lut (.A(n24665), 
            .B(r_TX_Byte[285]), .C(r_TX_Byte[284]), .D(r_TX_Bit_Count[1]), 
            .Z(n22633));
    defparam n24665_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_81  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[158]), .C(r_TX_Byte[159]), .D(r_TX_Bit_Count[1]), 
            .Z(n24659));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_81 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i16_3_lut (.A(r_TX_Byte[16]), 
            .B(r_TX_Byte[17]), .C(r_TX_Bit_Count[0]), .Z(n16));
    defparam Mux_50_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24659_bdd_4_lut (.A(n24659), 
            .B(r_TX_Byte[157]), .C(r_TX_Byte[156]), .D(r_TX_Bit_Count[1]), 
            .Z(n22636));
    defparam n24659_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_80  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[294]), .C(r_TX_Byte[295]), .D(r_TX_Bit_Count[1]), 
            .Z(n24653));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_80 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24653_bdd_4_lut (.A(n24653), 
            .B(r_TX_Byte[293]), .C(r_TX_Byte[292]), .D(r_TX_Bit_Count[1]), 
            .Z(n22639));
    defparam n24653_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_79  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[302]), .C(r_TX_Byte[303]), .D(r_TX_Bit_Count[1]), 
            .Z(n24647));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_79 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24647_bdd_4_lut (.A(n24647), 
            .B(r_TX_Byte[301]), .C(r_TX_Byte[300]), .D(r_TX_Bit_Count[1]), 
            .Z(n22642));
    defparam n24647_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i17_3_lut (.A(r_TX_Byte[18]), 
            .B(r_TX_Byte[19]), .C(r_TX_Bit_Count[0]), .Z(n17));
    defparam Mux_50_i17_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_78  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[94]), .C(r_TX_Byte[95]), .D(r_TX_Bit_Count[1]), 
            .Z(n24641));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_78 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24641_bdd_4_lut (.A(n24641), 
            .B(r_TX_Byte[93]), .C(r_TX_Byte[92]), .D(r_TX_Bit_Count[1]), 
            .Z(n24644));
    defparam n24641_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i20_3_lut (.A(r_TX_Byte[22]), 
            .B(r_TX_Byte[23]), .C(r_TX_Bit_Count[0]), .Z(n20));
    defparam Mux_50_i20_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i19_3_lut (.A(r_TX_Byte[20]), 
            .B(r_TX_Byte[21]), .C(r_TX_Bit_Count[0]), .Z(n19_adj_2144));
    defparam Mux_50_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_17  (.A(r_TX_Bit_Count[2]), 
            .B(n24308), .C(n22633), .D(r_TX_Bit_Count[3]), .Z(n24635));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24635_bdd_4_lut (.A(n24635), 
            .B(n22630), .C(n24302), .D(r_TX_Bit_Count[3]), .Z(n22648));
    defparam n24635_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_77  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[310]), .C(r_TX_Byte[311]), .D(r_TX_Bit_Count[1]), 
            .Z(n24629));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_77 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24629_bdd_4_lut (.A(n24629), 
            .B(r_TX_Byte[309]), .C(r_TX_Byte[308]), .D(r_TX_Bit_Count[1]), 
            .Z(n22654));
    defparam n24629_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_76  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[166]), .C(r_TX_Byte[167]), .D(r_TX_Bit_Count[1]), 
            .Z(n24623));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_76 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24623_bdd_4_lut (.A(n24623), 
            .B(r_TX_Byte[165]), .C(r_TX_Byte[164]), .D(r_TX_Bit_Count[1]), 
            .Z(n22657));
    defparam n24623_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_75  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[318]), .C(r_TX_Byte[319]), .D(r_TX_Bit_Count[1]), 
            .Z(n24617));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_75 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24617_bdd_4_lut (.A(n24617), 
            .B(r_TX_Byte[317]), .C(r_TX_Byte[316]), .D(r_TX_Bit_Count[1]), 
            .Z(n22660));
    defparam n24617_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut  (.A(r_TX_Bit_Count[4]), 
            .B(n24260), .C(n22609), .D(r_TX_Bit_Count[5]), .Z(n24611));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24611_bdd_4_lut (.A(n24611), 
            .B(n22567), .C(n24176), .D(r_TX_Bit_Count[5]), .Z(n24614));
    defparam n24611_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_74  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[62]), .C(r_TX_Byte[63]), .D(r_TX_Bit_Count[1]), 
            .Z(n24605));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_74 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24605_bdd_4_lut (.A(n24605), 
            .B(r_TX_Byte[61]), .C(r_TX_Byte[60]), .D(r_TX_Bit_Count[1]), 
            .Z(n24608));
    defparam n24605_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_16  (.A(r_TX_Bit_Count[2]), 
            .B(n24314), .C(n22636), .D(r_TX_Bit_Count[3]), .Z(n24599));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24599_bdd_4_lut (.A(n24599), 
            .B(n22627), .C(n24296), .D(r_TX_Bit_Count[3]), .Z(n22669));
    defparam n24599_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_73  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[174]), .C(r_TX_Byte[175]), .D(r_TX_Bit_Count[1]), 
            .Z(n24593));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_73 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24593_bdd_4_lut (.A(n24593), 
            .B(r_TX_Byte[173]), .C(r_TX_Byte[172]), .D(r_TX_Bit_Count[1]), 
            .Z(n22672));
    defparam n24593_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_72  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[326]), .C(r_TX_Byte[327]), .D(r_TX_Bit_Count[1]), 
            .Z(n24587));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_72 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24587_bdd_4_lut (.A(n24587), 
            .B(r_TX_Byte[325]), .C(r_TX_Byte[324]), .D(r_TX_Bit_Count[1]), 
            .Z(n24590));
    defparam n24587_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_71  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[334]), .C(r_TX_Byte[335]), .D(r_TX_Bit_Count[1]), 
            .Z(n24581));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_71 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24581_bdd_4_lut (.A(n24581), 
            .B(r_TX_Byte[333]), .C(r_TX_Byte[332]), .D(r_TX_Bit_Count[1]), 
            .Z(n24584));
    defparam n24581_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_15  (.A(r_TX_Bit_Count[2]), 
            .B(n24380), .C(n22660), .D(r_TX_Bit_Count[3]), .Z(n24575));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24575_bdd_4_lut (.A(n24575), 
            .B(n22654), .C(n24362), .D(r_TX_Bit_Count[3]), .Z(n22681));
    defparam n24575_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_70  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[342]), .C(r_TX_Byte[343]), .D(r_TX_Bit_Count[1]), 
            .Z(n24569));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_70 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24569_bdd_4_lut (.A(n24569), 
            .B(r_TX_Byte[341]), .C(r_TX_Byte[340]), .D(r_TX_Bit_Count[1]), 
            .Z(n24572));
    defparam n24569_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_69  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[102]), .C(r_TX_Byte[103]), .D(r_TX_Bit_Count[1]), 
            .Z(n24563));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_69 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24563_bdd_4_lut (.A(n24563), 
            .B(r_TX_Byte[101]), .C(r_TX_Byte[100]), .D(r_TX_Bit_Count[1]), 
            .Z(n22690));
    defparam n24563_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_68  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[182]), .C(r_TX_Byte[183]), .D(r_TX_Bit_Count[1]), 
            .Z(n24557));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_68 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24557_bdd_4_lut (.A(n24557), 
            .B(r_TX_Byte[181]), .C(r_TX_Byte[180]), .D(r_TX_Bit_Count[1]), 
            .Z(n24560));
    defparam n24557_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_67  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[350]), .C(r_TX_Byte[351]), .D(r_TX_Bit_Count[1]), 
            .Z(n24551));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_67 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24551_bdd_4_lut (.A(n24551), 
            .B(r_TX_Byte[349]), .C(r_TX_Byte[348]), .D(r_TX_Bit_Count[1]), 
            .Z(n24554));
    defparam n24551_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_6  (.A(r_TX_Bit_Count[4]), 
            .B(n24272), .C(n22615), .D(r_TX_Bit_Count[5]), .Z(n24545));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24545_bdd_4_lut (.A(n24545), 
            .B(n22603), .C(n24248), .D(r_TX_Bit_Count[5]), .Z(n24548));
    defparam n24545_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C)+!A !(B (C)+!B !(C)))", lineinfo="@5(98[30],98[45])" *) LUT4 i12060_2_lut_3_lut (.A(int_STM32_TX_DV), 
            .B(n18), .C(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_1301[0]));
    defparam i12060_2_lut_3_lut.INIT = "0xb4b4";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_66  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[190]), .C(r_TX_Byte[191]), .D(r_TX_Bit_Count[1]), 
            .Z(n24539));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_66 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24539_bdd_4_lut (.A(n24539), 
            .B(r_TX_Byte[189]), .C(r_TX_Byte[188]), .D(r_TX_Bit_Count[1]), 
            .Z(n24542));
    defparam n24539_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_65  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[358]), .C(r_TX_Byte[359]), .D(r_TX_Bit_Count[1]), 
            .Z(n24533));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_65 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24533_bdd_4_lut (.A(n24533), 
            .B(r_TX_Byte[357]), .C(r_TX_Byte[356]), .D(r_TX_Bit_Count[1]), 
            .Z(n22705));
    defparam n24533_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_64  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[366]), .C(r_TX_Byte[367]), .D(r_TX_Bit_Count[1]), 
            .Z(n24527));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_64 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24527_bdd_4_lut (.A(n24527), 
            .B(r_TX_Byte[365]), .C(r_TX_Byte[364]), .D(r_TX_Bit_Count[1]), 
            .Z(n22708));
    defparam n24527_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_63  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[14]), .C(r_TX_Byte[15]), .D(r_TX_Bit_Count[1]), 
            .Z(n24521));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_63 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24521_bdd_4_lut (.A(n24521), 
            .B(r_TX_Byte[13]), .C(r_TX_Byte[12]), .D(r_TX_Bit_Count[1]), 
            .Z(n24524));
    defparam n24521_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut  (.A(r_TX_Bit_Count[3]), 
            .B(n22625), .C(n22646), .D(r_TX_Bit_Count[4]), .Z(n24515));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24515_bdd_4_lut (.A(n24515), 
            .B(n22565), .C(n22517), .D(r_TX_Bit_Count[4]), .Z(n24518));
    defparam n24515_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(45[10],45[25])" *) LUT4 i7_4_lut (.A(r_SPI_Clk_Edges[4]), 
            .B(r_SPI_Clk_Edges[5]), .C(r_SPI_Clk_Edges[10]), .D(r_SPI_Clk_Edges[0]), 
            .Z(n18_adj_2145));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_62  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[110]), .C(r_TX_Byte[111]), .D(r_TX_Bit_Count[1]), 
            .Z(n24509));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_62 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24509_bdd_4_lut (.A(n24509), 
            .B(r_TX_Byte[109]), .C(r_TX_Byte[108]), .D(r_TX_Bit_Count[1]), 
            .Z(n22720));
    defparam n24509_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B))", lineinfo="@5(45[10],45[25])" *) LUT4 i5_2_lut (.A(r_SPI_Clk_Edges[6]), 
            .B(r_SPI_Clk_Edges[1]), .Z(n16_adj_2146));
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_61  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[10]), .C(r_TX_Byte[11]), .D(r_TX_Bit_Count[1]), 
            .Z(n24503));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_61 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24503_bdd_4_lut (.A(n24503), 
            .B(r_TX_Byte[9]), .C(r_TX_Byte[8]), .D(r_TX_Bit_Count[1]), 
            .Z(n24506));
    defparam n24503_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(45[10],45[25])" *) LUT4 i9_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n18_adj_2145), .C(r_SPI_Clk_Edges[8]), .D(r_SPI_Clk_Edges[7]), 
            .Z(n20_adj_2147));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_60  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[362]), .C(r_TX_Byte[363]), .D(r_TX_Bit_Count[1]), 
            .Z(n24497));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_60 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24497_bdd_4_lut (.A(n24497), 
            .B(r_TX_Byte[361]), .C(r_TX_Byte[360]), .D(r_TX_Bit_Count[1]), 
            .Z(n22707));
    defparam n24497_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(45[10],45[25])" *) LUT4 i10_4_lut (.A(r_SPI_Clk_Edges[9]), 
            .B(n20_adj_2147), .C(n16_adj_2146), .D(r_SPI_Clk_Edges[2]), 
            .Z(n18));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_59  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[354]), .C(r_TX_Byte[355]), .D(r_TX_Bit_Count[1]), 
            .Z(n24491));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_59 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24491_bdd_4_lut (.A(n24491), 
            .B(r_TX_Byte[353]), .C(r_TX_Byte[352]), .D(r_TX_Bit_Count[1]), 
            .Z(n22704));
    defparam n24491_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i8730_2_lut_2_lut (.A(n62[3]), 
            .B(int_STM32_TX_DV), .Z(n12484));
    defparam i8730_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_2  (.A(r_TX_Bit_Count[3]), 
            .B(n22688), .C(n22697), .D(r_TX_Bit_Count[4]), .Z(n24485));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24485_bdd_4_lut (.A(n24485), 
            .B(n22679), .C(n22676), .D(r_TX_Bit_Count[4]), .Z(n24488));
    defparam n24485_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i8729_2_lut_2_lut (.A(n62[4]), 
            .B(int_STM32_TX_DV), .Z(n12482));
    defparam i8729_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[7]_bdd_4_lut  (.A(r_TX_Bit_Count[7]), 
            .B(n22685), .C(n22700), .D(r_TX_Bit_Count[8]), .Z(n24479));
    defparam \r_TX_Bit_Count[7]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24479_bdd_4_lut (.A(n24479), 
            .B(n22664), .C(n22652), .D(r_TX_Bit_Count[8]), .Z(n24482));
    defparam n24479_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_58  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[186]), .C(r_TX_Byte[187]), .D(r_TX_Bit_Count[1]), 
            .Z(n24473));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_58 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24473_bdd_4_lut (.A(n24473), 
            .B(r_TX_Byte[185]), .C(r_TX_Byte[184]), .D(r_TX_Bit_Count[1]), 
            .Z(n24476));
    defparam n24473_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i8728_2_lut_2_lut (.A(n62[5]), 
            .B(int_STM32_TX_DV), .Z(n12480));
    defparam i8728_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_57  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[38]), .C(r_TX_Byte[39]), .D(r_TX_Bit_Count[1]), 
            .Z(n24467));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_57 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24467_bdd_4_lut (.A(n24467), 
            .B(r_TX_Byte[37]), .C(r_TX_Byte[36]), .D(r_TX_Bit_Count[1]), 
            .Z(n22729));
    defparam n24467_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i8727_2_lut_2_lut (.A(n62[6]), 
            .B(int_STM32_TX_DV), .Z(n12478));
    defparam i8727_2_lut_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_8__N_1826[1]), 
            .SP(n11701), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_5  (.A(r_TX_Bit_Count[4]), 
            .B(n24200), .C(n22579), .D(r_TX_Bit_Count[5]), .Z(n24461));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24461_bdd_4_lut (.A(n24461), 
            .B(n22543), .C(n24128), .D(r_TX_Bit_Count[5]), .Z(n24464));
    defparam n24461_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_56  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[346]), .C(r_TX_Byte[347]), .D(r_TX_Bit_Count[1]), 
            .Z(n24455));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_56 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24455_bdd_4_lut (.A(n24455), 
            .B(r_TX_Byte[345]), .C(r_TX_Byte[344]), .D(r_TX_Bit_Count[1]), 
            .Z(n24458));
    defparam n24455_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_55  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[178]), .C(r_TX_Byte[179]), .D(r_TX_Bit_Count[1]), 
            .Z(n24449));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_55 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24449_bdd_4_lut (.A(n24449), 
            .B(r_TX_Byte[177]), .C(r_TX_Byte[176]), .D(r_TX_Bit_Count[1]), 
            .Z(n24452));
    defparam n24449_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_54  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[98]), .C(r_TX_Byte[99]), .D(r_TX_Bit_Count[1]), 
            .Z(n24443));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_54 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24443_bdd_4_lut (.A(n24443), 
            .B(r_TX_Byte[97]), .C(r_TX_Byte[96]), .D(r_TX_Bit_Count[1]), 
            .Z(n22689));
    defparam n24443_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_53  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[46]), .C(r_TX_Byte[47]), .D(r_TX_Bit_Count[1]), 
            .Z(n24437));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_53 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14415_3_lut (.A(n24236), 
            .B(n24752), .C(r_TX_Bit_Count[4]), .Z(n22598));
    defparam i14415_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24437_bdd_4_lut (.A(n24437), 
            .B(r_TX_Byte[45]), .C(r_TX_Byte[44]), .D(r_TX_Bit_Count[1]), 
            .Z(n22732));
    defparam n24437_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14468_3_lut (.A(n24518), 
            .B(n22598), .C(r_TX_Bit_Count[5]), .Z(n22651));
    defparam i14468_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_52  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[338]), .C(r_TX_Byte[339]), .D(r_TX_Bit_Count[1]), 
            .Z(n24431));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_52 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24431_bdd_4_lut (.A(n24431), 
            .B(r_TX_Byte[337]), .C(r_TX_Byte[336]), .D(r_TX_Bit_Count[1]), 
            .Z(n24434));
    defparam n24431_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14469_3_lut (.A(n24356), 
            .B(n22651), .C(r_TX_Bit_Count[6]), .Z(n22652));
    defparam i14469_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14481_3_lut (.A(n24386), 
            .B(n24614), .C(r_TX_Bit_Count[6]), .Z(n22664));
    defparam i14481_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_4  (.A(r_TX_Bit_Count[4]), 
            .B(n24422), .C(n22681), .D(r_TX_Bit_Count[5]), .Z(n24425));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24425_bdd_4_lut (.A(n24425), 
            .B(n22648), .C(n24350), .D(r_TX_Bit_Count[5]), .Z(n24428));
    defparam n24425_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_14  (.A(r_TX_Bit_Count[2]), 
            .B(n24326), .C(n22642), .D(r_TX_Bit_Count[3]), .Z(n24419));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24419_bdd_4_lut (.A(n24419), 
            .B(n22639), .C(n24320), .D(r_TX_Bit_Count[3]), .Z(n24422));
    defparam n24419_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_51  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[330]), .C(r_TX_Byte[331]), .D(r_TX_Bit_Count[1]), 
            .Z(n24413));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_51 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24413_bdd_4_lut (.A(n24413), 
            .B(r_TX_Byte[329]), .C(r_TX_Byte[328]), .D(r_TX_Bit_Count[1]), 
            .Z(n24416));
    defparam n24413_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14517_3_lut (.A(n24464), 
            .B(n24548), .C(r_TX_Bit_Count[6]), .Z(n22700));
    defparam i14517_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i14325_3_lut (.A(n24056), 
            .B(n24926), .C(r_TX_Bit_Count[4]), .Z(n22508));
    defparam i14325_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_50  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[322]), .C(r_TX_Byte[323]), .D(r_TX_Bit_Count[1]), 
            .Z(n24407));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_50 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24407_bdd_4_lut (.A(n24407), 
            .B(r_TX_Byte[321]), .C(r_TX_Byte[320]), .D(r_TX_Bit_Count[1]), 
            .Z(n24410));
    defparam n24407_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i8726_2_lut_2_lut (.A(n62[7]), 
            .B(int_STM32_TX_DV), .Z(n12476));
    defparam i8726_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_49  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[170]), .C(r_TX_Byte[171]), .D(r_TX_Bit_Count[1]), 
            .Z(n24401));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_49 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_21  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[466]), .C(r_TX_Byte[467]), .D(r_TX_Bit_Count[1]), 
            .Z(n24149));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24401_bdd_4_lut (.A(n24401), 
            .B(r_TX_Byte[169]), .C(r_TX_Byte[168]), .D(r_TX_Bit_Count[1]), 
            .Z(n22671));
    defparam n24401_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_9  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[66]), .C(r_TX_Byte[67]), .D(r_TX_Bit_Count[1]), 
            .Z(n24071));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_13  (.A(r_TX_Bit_Count[2]), 
            .B(n24242), .C(n22600), .D(r_TX_Bit_Count[3]), .Z(n24395));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24071_bdd_4_lut (.A(n24071), 
            .B(r_TX_Byte[65]), .C(r_TX_Byte[64]), .D(r_TX_Bit_Count[1]), 
            .Z(n24074));
    defparam n24071_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24395_bdd_4_lut (.A(n24395), 
            .B(n22588), .C(n24218), .D(r_TX_Bit_Count[3]), .Z(n22668));
    defparam n24395_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_48  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[58]), .C(r_TX_Byte[59]), .D(r_TX_Bit_Count[1]), 
            .Z(n24389));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_48 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24389_bdd_4_lut (.A(n24389), 
            .B(r_TX_Byte[57]), .C(r_TX_Byte[56]), .D(r_TX_Bit_Count[1]), 
            .Z(n24392));
    defparam n24389_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24149_bdd_4_lut (.A(n24149), 
            .B(r_TX_Byte[465]), .C(r_TX_Byte[464]), .D(r_TX_Bit_Count[1]), 
            .Z(n24152));
    defparam n24149_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_3  (.A(r_TX_Bit_Count[4]), 
            .B(n24032), .C(n22495), .D(r_TX_Bit_Count[5]), .Z(n24383));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24383_bdd_4_lut (.A(n24383), 
            .B(n22669), .C(n22668), .D(r_TX_Bit_Count[5]), .Z(n24386));
    defparam n24383_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_47  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[314]), .C(r_TX_Byte[315]), .D(r_TX_Bit_Count[1]), 
            .Z(n24377));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_47 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24377_bdd_4_lut (.A(n24377), 
            .B(r_TX_Byte[313]), .C(r_TX_Byte[312]), .D(r_TX_Bit_Count[1]), 
            .Z(n24380));
    defparam n24377_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_46  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[162]), .C(r_TX_Byte[163]), .D(r_TX_Bit_Count[1]), 
            .Z(n24371));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_46 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_8  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[410]), .C(r_TX_Byte[411]), .D(r_TX_Bit_Count[1]), 
            .Z(n24065));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24371_bdd_4_lut (.A(n24371), 
            .B(r_TX_Byte[161]), .C(r_TX_Byte[160]), .D(r_TX_Bit_Count[1]), 
            .Z(n22656));
    defparam n24371_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_20  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[226]), .C(r_TX_Byte[227]), .D(r_TX_Bit_Count[1]), 
            .Z(n24143));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n19_adj_2144), .C(n20), .D(r_TX_Bit_Count[2]), .Z(n24365));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24065_bdd_4_lut (.A(n24065), 
            .B(r_TX_Byte[409]), .C(r_TX_Byte[408]), .D(r_TX_Bit_Count[1]), 
            .Z(n24068));
    defparam n24065_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24365_bdd_4_lut (.A(n24365), 
            .B(n17), .C(n16), .D(r_TX_Bit_Count[2]), .Z(n24368));
    defparam n24365_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24143_bdd_4_lut (.A(n24143), 
            .B(r_TX_Byte[225]), .C(r_TX_Byte[224]), .D(r_TX_Bit_Count[1]), 
            .Z(n24146));
    defparam n24143_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_45  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[306]), .C(r_TX_Byte[307]), .D(r_TX_Bit_Count[1]), 
            .Z(n24359));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_45 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24359_bdd_4_lut (.A(n24359), 
            .B(r_TX_Byte[305]), .C(r_TX_Byte[304]), .D(r_TX_Bit_Count[1]), 
            .Z(n24362));
    defparam n24359_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_2  (.A(r_TX_Bit_Count[4]), 
            .B(n24164), .C(n22561), .D(r_TX_Bit_Count[5]), .Z(n24353));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24353_bdd_4_lut (.A(n24353), 
            .B(n22714), .C(n22713), .D(r_TX_Bit_Count[5]), .Z(n24356));
    defparam n24353_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_12  (.A(r_TX_Bit_Count[2]), 
            .B(n24266), .C(n22612), .D(r_TX_Bit_Count[3]), .Z(n24347));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24347_bdd_4_lut (.A(n24347), 
            .B(n22606), .C(n24254), .D(r_TX_Bit_Count[3]), .Z(n24350));
    defparam n24347_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_44  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[90]), .C(r_TX_Byte[91]), .D(r_TX_Bit_Count[1]), 
            .Z(n24335));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_44 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24335_bdd_4_lut (.A(n24335), 
            .B(r_TX_Byte[89]), .C(r_TX_Byte[88]), .D(r_TX_Bit_Count[1]), 
            .Z(n24338));
    defparam n24335_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_2  (.A(r_TX_Bit_Count[1]), 
            .B(n4), .C(n5), .D(r_TX_Bit_Count[2]), .Z(n24329));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24329_bdd_4_lut (.A(n24329), 
            .B(n2), .C(n1), .D(r_TX_Bit_Count[2]), .Z(n24332));
    defparam n24329_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_43  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[298]), .C(r_TX_Byte[299]), .D(r_TX_Bit_Count[1]), 
            .Z(n24323));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_43 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_7  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[402]), .C(r_TX_Byte[403]), .D(r_TX_Bit_Count[1]), 
            .Z(n24059));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24323_bdd_4_lut (.A(n24323), 
            .B(r_TX_Byte[297]), .C(r_TX_Byte[296]), .D(r_TX_Bit_Count[1]), 
            .Z(n24326));
    defparam n24323_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_42  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[290]), .C(r_TX_Byte[291]), .D(r_TX_Bit_Count[1]), 
            .Z(n24317));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_42 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24317_bdd_4_lut (.A(n24317), 
            .B(r_TX_Byte[289]), .C(r_TX_Byte[288]), .D(r_TX_Bit_Count[1]), 
            .Z(n24320));
    defparam n24317_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_19  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[458]), .C(r_TX_Byte[459]), .D(r_TX_Bit_Count[1]), 
            .Z(n24137));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_41  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[154]), .C(r_TX_Byte[155]), .D(r_TX_Bit_Count[1]), 
            .Z(n24311));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_41 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24059_bdd_4_lut (.A(n24059), 
            .B(r_TX_Byte[401]), .C(r_TX_Byte[400]), .D(r_TX_Bit_Count[1]), 
            .Z(n24062));
    defparam n24059_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24137_bdd_4_lut (.A(n24137), 
            .B(r_TX_Byte[457]), .C(r_TX_Byte[456]), .D(r_TX_Bit_Count[1]), 
            .Z(n24140));
    defparam n24137_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24311_bdd_4_lut (.A(n24311), 
            .B(r_TX_Byte[153]), .C(r_TX_Byte[152]), .D(r_TX_Bit_Count[1]), 
            .Z(n24314));
    defparam n24311_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_40  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[282]), .C(r_TX_Byte[283]), .D(r_TX_Bit_Count[1]), 
            .Z(n24305));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_40 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24305_bdd_4_lut (.A(n24305), 
            .B(r_TX_Byte[281]), .C(r_TX_Byte[280]), .D(r_TX_Bit_Count[1]), 
            .Z(n24308));
    defparam n24305_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_39  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[274]), .C(r_TX_Byte[275]), .D(r_TX_Bit_Count[1]), 
            .Z(n24299));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_39 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24299_bdd_4_lut (.A(n24299), 
            .B(r_TX_Byte[273]), .C(r_TX_Byte[272]), .D(r_TX_Bit_Count[1]), 
            .Z(n24302));
    defparam n24299_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_38  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[146]), .C(r_TX_Byte[147]), .D(r_TX_Bit_Count[1]), 
            .Z(n24293));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_38 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24293_bdd_4_lut (.A(n24293), 
            .B(r_TX_Byte[145]), .C(r_TX_Byte[144]), .D(r_TX_Bit_Count[1]), 
            .Z(n24296));
    defparam n24293_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_3  (.A(r_TX_Bit_Count[2]), 
            .B(n22707), .C(n22708), .D(r_TX_Bit_Count[3]), .Z(n24053));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_18  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[450]), .C(r_TX_Byte[451]), .D(r_TX_Bit_Count[1]), 
            .Z(n24131));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_37  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[82]), .C(r_TX_Byte[83]), .D(r_TX_Bit_Count[1]), 
            .Z(n24287));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_37 .INIT = "0xe4aa";
    (* lut_function="(A (B+(C))+!A (C))", lineinfo="@5(45[10],45[25])" *) LUT4 i1_2_lut_3_lut (.A(n18), 
            .B(r_SPI_Clk_Count[0]), .C(int_STM32_TX_DV), .Z(n13595));
    defparam i1_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@5(45[10],45[25])" *) LUT4 i2_3_lut_4_lut (.A(n18), 
            .B(r_SPI_Clk_Count[0]), .C(int_STM32_TX_DV), .D(r_SPI_Clk_Count[1]), 
            .Z(n20645));
    defparam i2_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24287_bdd_4_lut (.A(n24287), 
            .B(r_TX_Byte[81]), .C(r_TX_Byte[80]), .D(r_TX_Bit_Count[1]), 
            .Z(n24290));
    defparam n24287_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24053_bdd_4_lut (.A(n24053), 
            .B(n22705), .C(n22704), .D(r_TX_Bit_Count[3]), .Z(n24056));
    defparam n24053_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24131_bdd_4_lut (.A(n24131), 
            .B(r_TX_Byte[449]), .C(r_TX_Byte[448]), .D(r_TX_Bit_Count[1]), 
            .Z(n24134));
    defparam n24131_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i8806_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[8]), .Z(r_TX_Bit_Count_8__N_1826[8]));
    defparam i8806_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i8805_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[7]), .Z(r_TX_Bit_Count_8__N_1826[7]));
    defparam i8805_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_36  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[50]), .C(r_TX_Byte[51]), .D(r_TX_Bit_Count[1]), 
            .Z(n24281));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_36 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_8__N_1826[2]), 
            .SP(n11701), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_8__N_1826[3]), 
            .SP(n11701), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i4 (.D(r_TX_Bit_Count_8__N_1826[4]), 
            .SP(n11701), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[4]));
    defparam r_TX_Bit_Count_i4.REGSET = "SET";
    defparam r_TX_Bit_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i5 (.D(r_TX_Bit_Count_8__N_1826[5]), 
            .SP(n11701), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[5]));
    defparam r_TX_Bit_Count_i5.REGSET = "SET";
    defparam r_TX_Bit_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i6 (.D(r_TX_Bit_Count_8__N_1826[6]), 
            .SP(n11701), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[6]));
    defparam r_TX_Bit_Count_i6.REGSET = "SET";
    defparam r_TX_Bit_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i7 (.D(r_TX_Bit_Count_8__N_1826[7]), 
            .SP(n11701), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[7]));
    defparam r_TX_Bit_Count_i7.REGSET = "SET";
    defparam r_TX_Bit_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i8 (.D(r_TX_Bit_Count_8__N_1826[8]), 
            .SP(n11701), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[8]));
    defparam r_TX_Bit_Count_i8.REGSET = "SET";
    defparam r_TX_Bit_Count_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n12484), 
            .SP(n13595), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24281_bdd_4_lut (.A(n24281), 
            .B(r_TX_Byte[49]), .C(r_TX_Byte[48]), .D(r_TX_Bit_Count[1]), 
            .Z(n24284));
    defparam n24281_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i8807_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[6]), .Z(r_TX_Bit_Count_8__N_1826[6]));
    defparam i8807_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i8800_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[3]), .Z(r_TX_Bit_Count_8__N_1826[3]));
    defparam i8800_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i8803_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[4]), .Z(r_TX_Bit_Count_8__N_1826[4]));
    defparam i8803_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i8804_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[5]), .Z(r_TX_Bit_Count_8__N_1826[5]));
    defparam i8804_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i8808_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[2]), .Z(r_TX_Bit_Count_8__N_1826[2]));
    defparam i8808_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_35  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[26]), .C(r_TX_Byte[27]), .D(r_TX_Bit_Count[1]), 
            .Z(n24275));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_35 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24275_bdd_4_lut (.A(n24275), 
            .B(r_TX_Byte[25]), .C(r_TX_Byte[24]), .D(r_TX_Bit_Count[1]), 
            .Z(n24278));
    defparam n24275_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_11  (.A(r_TX_Bit_Count[2]), 
            .B(n24194), .C(n22576), .D(r_TX_Bit_Count[3]), .Z(n24269));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24269_bdd_4_lut (.A(n24269), 
            .B(n22573), .C(n24188), .D(r_TX_Bit_Count[3]), .Z(n24272));
    defparam n24269_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_34  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[266]), .C(r_TX_Byte[267]), .D(r_TX_Bit_Count[1]), 
            .Z(n24263));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_34 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24263_bdd_4_lut (.A(n24263), 
            .B(r_TX_Byte[265]), .C(r_TX_Byte[264]), .D(r_TX_Bit_Count[1]), 
            .Z(n24266));
    defparam n24263_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_10  (.A(r_TX_Bit_Count[2]), 
            .B(n24182), .C(n22570), .D(r_TX_Bit_Count[3]), .Z(n24257));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24257_bdd_4_lut (.A(n24257), 
            .B(n22552), .C(n24146), .D(r_TX_Bit_Count[3]), .Z(n24260));
    defparam n24257_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_33  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[258]), .C(r_TX_Byte[259]), .D(r_TX_Bit_Count[1]), 
            .Z(n24251));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_33 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24251_bdd_4_lut (.A(n24251), 
            .B(r_TX_Byte[257]), .C(r_TX_Byte[256]), .D(r_TX_Bit_Count[1]), 
            .Z(n24254));
    defparam n24251_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_9  (.A(r_TX_Bit_Count[2]), 
            .B(n24140), .C(n22549), .D(r_TX_Bit_Count[3]), .Z(n24245));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24245_bdd_4_lut (.A(n24245), 
            .B(n22546), .C(n24134), .D(r_TX_Bit_Count[3]), .Z(n24248));
    defparam n24245_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_32  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[138]), .C(r_TX_Byte[139]), .D(r_TX_Bit_Count[1]), 
            .Z(n24239));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24239_bdd_4_lut (.A(n24239), 
            .B(r_TX_Byte[137]), .C(r_TX_Byte[136]), .D(r_TX_Bit_Count[1]), 
            .Z(n24242));
    defparam n24239_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_8  (.A(r_TX_Bit_Count[2]), 
            .B(n22719), .C(n22720), .D(r_TX_Bit_Count[3]), .Z(n24233));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24233_bdd_4_lut (.A(n24233), 
            .B(n22690), .C(n22689), .D(r_TX_Bit_Count[3]), .Z(n24236));
    defparam n24233_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_31  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[250]), .C(r_TX_Byte[251]), .D(r_TX_Bit_Count[1]), 
            .Z(n24227));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24227_bdd_4_lut (.A(n24227), 
            .B(r_TX_Byte[249]), .C(r_TX_Byte[248]), .D(r_TX_Bit_Count[1]), 
            .Z(n24230));
    defparam n24227_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i1_2_lut_3_lut_adj_34 (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .Z(n11701));
    defparam i1_2_lut_3_lut_adj_34.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i8799_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[1]), .Z(r_TX_Bit_Count_8__N_1826[1]));
    defparam i8799_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_30  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[242]), .C(r_TX_Byte[243]), .D(r_TX_Bit_Count[1]), 
            .Z(n24221));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_6  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[394]), .C(r_TX_Byte[395]), .D(r_TX_Bit_Count[1]), 
            .Z(n24047));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_4  (.A(r_TX_Bit_Count[2]), 
            .B(n24050), .C(n22504), .D(r_TX_Bit_Count[3]), .Z(n24125));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n12482), 
            .SP(n13595), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(n12480), 
            .SP(n13595), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i6 (.D(n12478), 
            .SP(n13595), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[6]));
    defparam r_SPI_Clk_Edges_i6.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i7 (.D(n12476), 
            .SP(n13595), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[7]));
    defparam r_SPI_Clk_Edges_i7.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i7.SRMODE = "ASYNC";
    (* lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1265__i1 (.D(r_SPI_Clk_Count_1__N_1301[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_1265__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1265__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i8 (.D(n12474), 
            .SP(n13595), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[8]));
    defparam r_SPI_Clk_Edges_i8.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i8.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24221_bdd_4_lut (.A(n24221), 
            .B(r_TX_Byte[241]), .C(r_TX_Byte[240]), .D(r_TX_Bit_Count[1]), 
            .Z(n24224));
    defparam n24221_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24047_bdd_4_lut (.A(n24047), 
            .B(r_TX_Byte[393]), .C(r_TX_Byte[392]), .D(r_TX_Bit_Count[1]), 
            .Z(n24050));
    defparam n24047_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C (D)))+!A !(B+!(C (D))))", lineinfo="@5(98[30],98[45])" *) LUT4 i12068_3_lut_4_lut (.A(r_SPI_Clk_Count[1]), 
            .B(int_STM32_TX_DV), .C(n18), .D(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_1301[1]));
    defparam i12068_3_lut_4_lut.INIT = "0x9aaa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24125_bdd_4_lut (.A(n24125), 
            .B(n22501), .C(n24044), .D(r_TX_Bit_Count[3]), .Z(n24128));
    defparam n24125_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i9 (.D(n12472), 
            .SP(n13595), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[9]));
    defparam r_SPI_Clk_Edges_i9.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i9.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_5  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[386]), .C(r_TX_Byte[387]), .D(r_TX_Bit_Count[1]), 
            .Z(n24041));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_29  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[130]), .C(r_TX_Byte[131]), .D(r_TX_Bit_Count[1]), 
            .Z(n24215));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24215_bdd_4_lut (.A(n24215), 
            .B(r_TX_Byte[129]), .C(r_TX_Byte[128]), .D(r_TX_Bit_Count[1]), 
            .Z(n24218));
    defparam n24215_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_28  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[506]), .C(r_TX_Byte[507]), .D(r_TX_Bit_Count[1]), 
            .Z(n24209));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24209_bdd_4_lut (.A(n24209), 
            .B(r_TX_Byte[505]), .C(r_TX_Byte[504]), .D(r_TX_Bit_Count[1]), 
            .Z(n24212));
    defparam n24209_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24041_bdd_4_lut (.A(n24041), 
            .B(r_TX_Byte[385]), .C(r_TX_Byte[384]), .D(r_TX_Bit_Count[1]), 
            .Z(n24044));
    defparam n24041_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_17  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[122]), .C(r_TX_Byte[123]), .D(r_TX_Bit_Count[1]), 
            .Z(n24119));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_27  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[498]), .C(r_TX_Byte[499]), .D(r_TX_Bit_Count[1]), 
            .Z(n24203));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24119_bdd_4_lut (.A(n24119), 
            .B(r_TX_Byte[121]), .C(r_TX_Byte[120]), .D(r_TX_Bit_Count[1]), 
            .Z(n24122));
    defparam n24119_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24203_bdd_4_lut (.A(n24203), 
            .B(r_TX_Byte[497]), .C(r_TX_Byte[496]), .D(r_TX_Bit_Count[1]), 
            .Z(n24206));
    defparam n24203_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_35 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n11643));
    defparam i1_2_lut_3_lut_adj_35.INIT = "0x0e0e";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_36 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n21151));
    defparam i1_2_lut_3_lut_adj_36.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_4  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[202]), .C(r_TX_Byte[203]), .D(r_TX_Bit_Count[1]), 
            .Z(n24035));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24035_bdd_4_lut (.A(n24035), 
            .B(r_TX_Byte[201]), .C(r_TX_Byte[200]), .D(r_TX_Bit_Count[1]), 
            .Z(n24038));
    defparam n24035_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_7  (.A(r_TX_Bit_Count[2]), 
            .B(n24098), .C(n22528), .D(r_TX_Bit_Count[3]), .Z(n24197));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_16  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[442]), .C(r_TX_Byte[443]), .D(r_TX_Bit_Count[1]), 
            .Z(n24113));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_STM32_TX_Byte[0]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \Controller_RHD_FIFO(clks_per_half_bit=32,cs_inactive_clks=128) 
//

module \Controller_RHD_FIFO(clks_per_half_bit=32,cs_inactive_clks=128) (input o_Controller_Mode_c_1, 
            input o_Controller_Mode_c_0, input n6922, input pll_clk_int, 
            input maxfan_replicated_net_999, input o_reset_c, input GND_net, 
            input VCC_net, output n13523, input int_RHD2216_TX_DV, output int_RHD2216_SPI_CS_n, 
            output n1872, input n59, input \int_RHD2216_TX_Byte[8] , input int_RHD2216_SPI_MISO, 
            input n46, input r_Trailing_Edge_N_2106, output int_RHD2216_SPI_MOSI, 
            output int_RHD2216_SPI_Clk, input \int_RHD2216_TX_Byte[15] , 
            input \int_RHD2216_TX_Byte[11] , input \int_RHD2216_TX_Byte[10] , 
            input \int_RHD2216_TX_Byte[9] , input n12496, input n17111, 
            input n12494, input n12492, input n12490, output \r_SPI_Clk_Count[5] , 
            output n33, output n32, output n35, output n34, output n36, 
            output n2245, input n12470, input int_FIFO_RHD2216_RE, output \int_FIFO_RHD2216_Q[1] , 
            output [7:0]int_FIFO_RHD2216_COUNT, input maxfan_replicated_net_1104, 
            output \int_FIFO_RHD2216_Q[2] , output \int_FIFO_RHD2216_Q[3] , 
            output \int_FIFO_RHD2216_Q[4] , output \int_FIFO_RHD2216_Q[5] , 
            output \int_FIFO_RHD2216_Q[6] , output \int_FIFO_RHD2216_Q[7] , 
            output \int_FIFO_RHD2216_Q[8] , output \int_FIFO_RHD2216_Q[9] , 
            output \int_FIFO_RHD2216_Q[10] , output \int_FIFO_RHD2216_Q[11] , 
            output \int_FIFO_RHD2216_Q[12] , output \int_FIFO_RHD2216_Q[13] , 
            output \int_FIFO_RHD2216_Q[14] , output \int_FIFO_RHD2216_Q[15] );
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    wire o_RHD2216_RX_DV, n12463, o_FIFO_RHD2216_WE;
    (* lineinfo="@3(105[5],105[30])" *) wire [15:0]o_RHD2216_RX_Byte_Falling;
    
    wire n2163;
    (* lineinfo="@3(81[2],81[21])" *) wire [31:0]o_FIFO_RHD2216_Data;
    
    (* lut_function="(A (B+(C)))", lineinfo="@2(171[5],231[9])" *) LUT4 i8647_2_lut_3_lut (.A(o_RHD2216_RX_DV), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .Z(n12463));
    defparam i8647_2_lut_3_lut.INIT = "0xa8a8";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i1 (.D(o_RHD2216_RX_Byte_Falling[0]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[0]));
    defparam int_FIFO_DATA__i1.REGSET = "SET";
    defparam int_FIFO_DATA__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i2 (.D(o_RHD2216_RX_Byte_Falling[1]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[1]));
    defparam int_FIFO_DATA__i2.REGSET = "SET";
    defparam int_FIFO_DATA__i2.SRMODE = "ASYNC";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@2(178[3],227[10])" *) LUT4 i1_2_lut_3_lut (.A(o_RHD2216_RX_DV), 
            .B(o_Controller_Mode_c_0), .C(o_Controller_Mode_c_1), .Z(n2163));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i3 (.D(o_RHD2216_RX_Byte_Falling[2]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[2]));
    defparam int_FIFO_DATA__i3.REGSET = "SET";
    defparam int_FIFO_DATA__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i4 (.D(o_RHD2216_RX_Byte_Falling[3]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[3]));
    defparam int_FIFO_DATA__i4.REGSET = "SET";
    defparam int_FIFO_DATA__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i5 (.D(o_RHD2216_RX_Byte_Falling[4]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[4]));
    defparam int_FIFO_DATA__i5.REGSET = "SET";
    defparam int_FIFO_DATA__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i6 (.D(o_RHD2216_RX_Byte_Falling[5]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[5]));
    defparam int_FIFO_DATA__i6.REGSET = "SET";
    defparam int_FIFO_DATA__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i7 (.D(o_RHD2216_RX_Byte_Falling[6]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[6]));
    defparam int_FIFO_DATA__i7.REGSET = "SET";
    defparam int_FIFO_DATA__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i8 (.D(o_RHD2216_RX_Byte_Falling[7]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[7]));
    defparam int_FIFO_DATA__i8.REGSET = "SET";
    defparam int_FIFO_DATA__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i9 (.D(o_RHD2216_RX_Byte_Falling[8]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[8]));
    defparam int_FIFO_DATA__i9.REGSET = "SET";
    defparam int_FIFO_DATA__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i10 (.D(o_RHD2216_RX_Byte_Falling[9]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[9]));
    defparam int_FIFO_DATA__i10.REGSET = "SET";
    defparam int_FIFO_DATA__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i11 (.D(o_RHD2216_RX_Byte_Falling[10]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[10]));
    defparam int_FIFO_DATA__i11.REGSET = "SET";
    defparam int_FIFO_DATA__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i12 (.D(o_RHD2216_RX_Byte_Falling[11]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[11]));
    defparam int_FIFO_DATA__i12.REGSET = "SET";
    defparam int_FIFO_DATA__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i13 (.D(o_RHD2216_RX_Byte_Falling[12]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[12]));
    defparam int_FIFO_DATA__i13.REGSET = "SET";
    defparam int_FIFO_DATA__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i14 (.D(o_RHD2216_RX_Byte_Falling[13]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[13]));
    defparam int_FIFO_DATA__i14.REGSET = "SET";
    defparam int_FIFO_DATA__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i15 (.D(o_RHD2216_RX_Byte_Falling[14]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[14]));
    defparam int_FIFO_DATA__i15.REGSET = "SET";
    defparam int_FIFO_DATA__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i16 (.D(o_RHD2216_RX_Byte_Falling[15]), 
            .SP(n2163), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2216_Data[15]));
    defparam int_FIFO_DATA__i16.REGSET = "SET";
    defparam int_FIFO_DATA__i16.SRMODE = "ASYNC";
    (* lineinfo="@2(130[21],130[34])" *) \SPI_Master_CS(clks_per_half_bit=32,num_of_bits_per_packet=16,cs_inactive_clks=128) SPI_Master_CS_1 (GND_net, 
            VCC_net, n13523, int_RHD2216_TX_DV, int_RHD2216_SPI_CS_n, 
            pll_clk_int, o_reset_c, n1872, n59, maxfan_replicated_net_999, 
            {o_RHD2216_RX_Byte_Falling}, \int_RHD2216_TX_Byte[8] , int_RHD2216_SPI_MISO, 
            n46, r_Trailing_Edge_N_2106, o_RHD2216_RX_DV, int_RHD2216_SPI_MOSI, 
            int_RHD2216_SPI_Clk, \int_RHD2216_TX_Byte[15] , \int_RHD2216_TX_Byte[11] , 
            \int_RHD2216_TX_Byte[10] , \int_RHD2216_TX_Byte[9] , n12496, 
            n17111, n12494, n12492, n12490, \r_SPI_Clk_Count[5] , 
            n33, n32, n35, n34, n36, n2245, n12470);
    (* lineinfo="@2(153[12],153[32])" *) FIFO_MEM FIFO_1 (o_FIFO_RHD2216_WE, 
            int_FIFO_RHD2216_RE, pll_clk_int, maxfan_replicated_net_999, 
            o_reset_c, \int_FIFO_RHD2216_Q[1] , {int_FIFO_RHD2216_COUNT}, 
            maxfan_replicated_net_1104, o_FIFO_RHD2216_Data[0], o_FIFO_RHD2216_Data[1], 
            o_FIFO_RHD2216_Data[2], o_FIFO_RHD2216_Data[3], o_FIFO_RHD2216_Data[4], 
            o_FIFO_RHD2216_Data[5], o_FIFO_RHD2216_Data[6], o_FIFO_RHD2216_Data[7], 
            o_FIFO_RHD2216_Data[8], o_FIFO_RHD2216_Data[9], o_FIFO_RHD2216_Data[10], 
            o_FIFO_RHD2216_Data[11], o_FIFO_RHD2216_Data[12], o_FIFO_RHD2216_Data[13], 
            o_FIFO_RHD2216_Data[14], o_FIFO_RHD2216_Data[15], VCC_net, 
            GND_net, \int_FIFO_RHD2216_Q[2] , \int_FIFO_RHD2216_Q[3] , 
            \int_FIFO_RHD2216_Q[4] , \int_FIFO_RHD2216_Q[5] , \int_FIFO_RHD2216_Q[6] , 
            \int_FIFO_RHD2216_Q[7] , \int_FIFO_RHD2216_Q[8] , \int_FIFO_RHD2216_Q[9] , 
            \int_FIFO_RHD2216_Q[10] , \int_FIFO_RHD2216_Q[11] , \int_FIFO_RHD2216_Q[12] , 
            \int_FIFO_RHD2216_Q[13] , \int_FIFO_RHD2216_Q[14] , \int_FIFO_RHD2216_Q[15] );
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=528, LSE_RLINE=528, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_WE (.D(n12463), 
            .SP(n6922), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_RHD2216_WE));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=32,num_of_bits_per_packet=16,cs_inactive_clks=128) 
//

module \SPI_Master_CS(clks_per_half_bit=32,num_of_bits_per_packet=16,cs_inactive_clks=128) (input GND_net, 
            input VCC_net, output n13523, input int_RHD2216_TX_DV, output int_RHD2216_SPI_CS_n, 
            input pll_clk_int, input o_reset_c, output n1872, input n59, 
            input maxfan_replicated_net_999, output [15:0]o_RHD2216_RX_Byte_Falling, 
            input \int_RHD2216_TX_Byte[8] , input int_RHD2216_SPI_MISO, 
            input n46, input r_Trailing_Edge_N_2106, output o_RHD2216_RX_DV, 
            output int_RHD2216_SPI_MOSI, output int_RHD2216_SPI_Clk, input \int_RHD2216_TX_Byte[15] , 
            input \int_RHD2216_TX_Byte[11] , input \int_RHD2216_TX_Byte[10] , 
            input \int_RHD2216_TX_Byte[9] , input n12496, input n17111, 
            input n12494, input n12492, input n12490, output \r_SPI_Clk_Count[5] , 
            output n33, output n32, output n35, output n34, output n36, 
            output n2245, input n12470);
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    wire n26352;
    (* lineinfo="@6(81[10],81[29])" *) wire [7:0]r_CS_Inactive_Count;
    
    wire n15, n19380;
    wire [8:0]n52;
    (* lineinfo="@6(82[10],82[20])" *) wire [4:0]r_TX_Count;
    
    wire n19220;
    wire [4:0]n32_2;
    wire [3:0]n1868;
    wire [7:0]r_CS_Inactive_Count_7__N_1835;
    
    wire n2, n1932, n11641, n21842, n13, n21896, n9687, n11677, 
        n11661, n1879, w_Master_Ready, n5, n9685, n34_c, n12, 
        n19384, n26526, n6, n19382, n26523, n9683, n26520, VCC_net_2;
    
    (* lineinfo="@6(178[36],178[55])" *) FA2 add_2053_2 (.A0(GND_net), .B0(r_CS_Inactive_Count[0]), 
            .C0(n15), .D0(VCC_net), .A1(GND_net), .B1(r_CS_Inactive_Count[1]), 
            .C1(VCC_net), .D1(n26352), .CI1(n26352), .CO0(n26352), .CO1(n19380), 
            .S0(n52[1]), .S1(n52[2]));
    defparam add_2053_2.INIT0 = "0xc33c";
    defparam add_2053_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+(D))))" *) LUT4 i1_4_lut (.A(n13523), 
            .B(r_TX_Count[4]), .C(r_TX_Count[3]), .D(n19220), .Z(n32_2[4]));
    defparam i1_4_lut.INIT = "0x8882";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@6(167[31],167[41])" *) LUT4 i12041_2_lut_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(int_RHD2216_TX_DV), .C(r_TX_Count[0]), .D(r_TX_Count[2]), 
            .Z(n19220));
    defparam i12041_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A (B))", lineinfo="@6(154[7],185[16])" *) LUT4 i8667_2_lut (.A(n52[1]), 
            .B(n1868[2]), .Z(r_CS_Inactive_Count_7__N_1835[0]));
    defparam i8667_2_lut.INIT = "0x8888";
    (* lut_function="((B)+!A)", lineinfo="@6(167[31],167[41])" *) LUT4 i12026_2_lut (.A(int_RHD2216_TX_DV), 
            .B(r_TX_Count[0]), .Z(n2));
    defparam i12026_2_lut.INIT = "0xdddd";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n9687), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(n1872));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i13842_2_lut (.A(r_CS_Inactive_Count[5]), 
            .B(r_CS_Inactive_Count[7]), .Z(n21842));
    defparam i13842_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13896_4_lut (.A(n13), .B(r_CS_Inactive_Count[3]), 
            .C(n21842), .D(r_CS_Inactive_Count[1]), .Z(n21896));
    defparam i13896_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@6(154[7],185[16])" *) LUT4 i3226_4_lut (.A(n1872), 
            .B(n1868[2]), .C(n59), .D(n21896), .Z(n9687));
    defparam i3226_4_lut.INIT = "0x0ace";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_7__N_1835[0]), 
            .SP(n11661), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+!(C))+!A (B+!(C+(D)))))" *) LUT4 i1_4_lut_adj_29 (.A(n1868[1]), 
            .B(n1868[2]), .C(n13523), .D(n59), .Z(n11677));
    defparam i1_4_lut_adj_29.INIT = "0x3130";
    (* lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1267__i0 (.D(n32_2[0]), 
            .SP(n11677), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Count[0]));
    defparam r_TX_Count_1267__i0.REGSET = "RESET";
    defparam r_TX_Count_1267__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)))", lineinfo="@6(154[7],185[16])" *) LUT4 i1_2_lut_3_lut (.A(n1872), 
            .B(int_RHD2216_TX_DV), .C(int_RHD2216_SPI_CS_n), .Z(n1879));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+!(B))", lineinfo="@6(154[7],185[16])" *) LUT4 i8878_2_lut (.A(n52[8]), 
            .B(n1868[2]), .Z(r_CS_Inactive_Count_7__N_1835[7]));
    defparam i8878_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))", lineinfo="@6(154[7],185[16])" *) LUT4 i8877_2_lut (.A(n52[7]), 
            .B(n1868[2]), .Z(r_CS_Inactive_Count_7__N_1835[6]));
    defparam i8877_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(154[7],185[16])" *) LUT4 i8876_2_lut (.A(n52[6]), 
            .B(n1868[2]), .Z(r_CS_Inactive_Count_7__N_1835[5]));
    defparam i8876_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(154[7],185[16])" *) LUT4 i8875_2_lut (.A(n52[5]), 
            .B(n1868[2]), .Z(r_CS_Inactive_Count_7__N_1835[4]));
    defparam i8875_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(154[7],185[16])" *) LUT4 i8874_2_lut (.A(n52[4]), 
            .B(n1868[2]), .Z(r_CS_Inactive_Count_7__N_1835[3]));
    defparam i8874_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(154[7],185[16])" *) LUT4 i8873_2_lut (.A(n52[3]), 
            .B(n1868[2]), .Z(r_CS_Inactive_Count_7__N_1835[2]));
    defparam i8873_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(154[7],185[16])" *) LUT4 i8872_2_lut (.A(n52[2]), 
            .B(n1868[2]), .Z(r_CS_Inactive_Count_7__N_1835[1]));
    defparam i8872_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C (D)))+!A (B+(C)))", lineinfo="@6(154[7],185[16])" *) LUT4 i3224_4_lut (.A(w_Master_Ready), 
            .B(n1879), .C(n1868[1]), .D(n5), .Z(n9685));
    defparam i3224_4_lut.INIT = "0xfcdc";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n9685), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(n1868[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+(C (D)))+!A (B+(C))))" *) LUT4 i1_4_lut_adj_30 (.A(w_Master_Ready), 
            .B(n1868[2]), .C(n1868[1]), .D(n5), .Z(n11641));
    defparam i1_4_lut_adj_30.INIT = "0x0323";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@3(215[9],215[26])" *) LUT4 i1_3_lut (.A(int_RHD2216_TX_DV), 
            .B(n1868[1]), .C(int_RHD2216_SPI_CS_n), .Z(n1932));
    defparam i1_3_lut.INIT = "0xdcdc";
    (* lut_function="(!(((C (D)+!C !(D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut (.A(n5), 
            .B(n34_c), .C(int_RHD2216_TX_DV), .D(r_TX_Count[0]), .Z(n32_2[0]));
    defparam i1_3_lut_4_lut.INIT = "0x0880";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(r_CS_Inactive_Count[2]), .C(r_CS_Inactive_Count[6]), .D(r_CS_Inactive_Count[4]), 
            .Z(n13));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i4_2_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[7]), .Z(n12));
    defparam i4_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i14973_4_lut (.A(n13), .B(r_CS_Inactive_Count[3]), 
            .C(n12), .D(r_CS_Inactive_Count[5]), .Z(n15));
    defparam i14973_4_lut.INIT = "0x0001";
    (* lineinfo="@6(178[36],178[55])" *) FA2 add_2053_8 (.A0(GND_net), .B0(r_CS_Inactive_Count[6]), 
            .C0(VCC_net), .D0(n19384), .CI0(n19384), .A1(GND_net), .B1(r_CS_Inactive_Count[7]), 
            .C1(VCC_net), .D1(n26526), .CI1(n26526), .CO0(n26526), .S0(n52[7]), 
            .S1(n52[8]));
    defparam add_2053_8.INIT0 = "0xc33c";
    defparam add_2053_8.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(r_TX_Count[3]), .B(r_TX_Count[2]), 
            .Z(n6));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_TX_Count[1]), 
            .B(r_TX_Count[4]), .C(r_TX_Count[0]), .D(n6), .Z(n5));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D)+!C !(D))))" *) LUT4 i1_3_lut_4_lut_adj_31 (.A(n5), 
            .B(n34_c), .C(r_TX_Count[1]), .D(n2), .Z(n32_2[1]));
    defparam i1_3_lut_4_lut_adj_31.INIT = "0x8008";
    (* lut_function="(A (B (C (D)+!C !(D))))" *) LUT4 i1_3_lut_4_lut_adj_32 (.A(n5), 
            .B(n34_c), .C(r_TX_Count[3]), .D(n19220), .Z(n32_2[3]));
    defparam i1_3_lut_4_lut_adj_32.INIT = "0x8008";
    (* lineinfo="@6(178[36],178[55])" *) FA2 add_2053_6 (.A0(GND_net), .B0(r_CS_Inactive_Count[4]), 
            .C0(VCC_net), .D0(n19382), .CI0(n19382), .A1(GND_net), .B1(r_CS_Inactive_Count[5]), 
            .C1(VCC_net), .D1(n26523), .CI1(n26523), .CO0(n26523), .CO1(n19384), 
            .S0(n52[5]), .S1(n52[6]));
    defparam add_2053_6.INIT0 = "0xc33c";
    defparam add_2053_6.INIT1 = "0xc33c";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n9683), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(n1868[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_7__N_1835[1]), 
            .SP(n11661), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_7__N_1835[2]), 
            .SP(n11661), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_7__N_1835[3]), 
            .SP(n11661), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(r_CS_Inactive_Count_7__N_1835[4]), 
            .SP(n11661), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i5 (.D(r_CS_Inactive_Count_7__N_1835[5]), 
            .SP(n11661), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[5]));
    defparam r_CS_Inactive_Count_i5.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i6 (.D(r_CS_Inactive_Count_7__N_1835[6]), 
            .SP(n11661), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[6]));
    defparam r_CS_Inactive_Count_i6.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i7 (.D(r_CS_Inactive_Count_7__N_1835[7]), 
            .SP(n11661), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[7]));
    defparam r_CS_Inactive_Count_i7.REGSET = "SET";
    defparam r_CS_Inactive_Count_i7.SRMODE = "ASYNC";
    (* lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1267__i1 (.D(n32_2[1]), 
            .SP(n11677), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1267__i1.REGSET = "RESET";
    defparam r_TX_Count_1267__i1.SRMODE = "ASYNC";
    (* lineinfo="@6(178[36],178[55])" *) FA2 add_2053_4 (.A0(GND_net), .B0(r_CS_Inactive_Count[2]), 
            .C0(VCC_net), .D0(n19380), .CI0(n19380), .A1(GND_net), .B1(r_CS_Inactive_Count[3]), 
            .C1(VCC_net), .D1(n26520), .CI1(n26520), .CO0(n26520), .CO1(n19382), 
            .S0(n52[3]), .S1(n52[4]));
    defparam add_2053_4.INIT0 = "0xc33c";
    defparam add_2053_4.INIT1 = "0xc33c";
    (* lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1267__i2 (.D(n32_2[2]), 
            .SP(n11677), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1267__i2.REGSET = "RESET";
    defparam r_TX_Count_1267__i2.SRMODE = "ASYNC";
    (* lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1267__i3 (.D(n32_2[3]), 
            .SP(n11677), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1267__i3.REGSET = "RESET";
    defparam r_TX_Count_1267__i3.SRMODE = "ASYNC";
    (* lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1267__i4 (.D(n32_2[4]), 
            .SP(n11677), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1267__i4.REGSET = "RESET";
    defparam r_TX_Count_1267__i4.SRMODE = "ASYNC";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B !(C+!(D))))", lineinfo="@6(167[31],167[41])" *) LUT4 i1_3_lut_4_lut_adj_33 (.A(r_TX_Count[1]), 
            .B(n2), .C(r_TX_Count[2]), .D(n13523), .Z(n32_2[2]));
    defparam i1_3_lut_4_lut_adj_33.INIT = "0xe100";
    (* lineinfo="@6(120[18],120[40])" *) \SPI_Master(clks_per_half_bit=32) SPI_Master_1 ({o_RHD2216_RX_Byte_Falling}, 
            pll_clk_int, maxfan_replicated_net_999, \int_RHD2216_TX_Byte[8] , 
            int_RHD2216_TX_DV, w_Master_Ready, int_RHD2216_SPI_MISO, n46, 
            r_Trailing_Edge_N_2106, o_reset_c, o_RHD2216_RX_DV, int_RHD2216_SPI_MOSI, 
            n5, n1868[1], n1868[2], n11661, n13523, int_RHD2216_SPI_Clk, 
            \int_RHD2216_TX_Byte[15] , \int_RHD2216_TX_Byte[11] , \int_RHD2216_TX_Byte[10] , 
            \int_RHD2216_TX_Byte[9] , n12496, n17111, n12494, n12492, 
            n12490, GND_net, \r_SPI_Clk_Count[5] , VCC_net, n33, n32, 
            n35, n34, n36, n34_c, n2245, n12470, n15, n9683);
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n1932), 
            .SP(n11641), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD2216_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=32) 
//

module \SPI_Master(clks_per_half_bit=32) (output [15:0]o_RHD2216_RX_Byte_Falling, 
            input pll_clk_int, input maxfan_replicated_net_999, input \int_RHD2216_TX_Byte[8] , 
            input int_RHD2216_TX_DV, output w_Master_Ready, input int_RHD2216_SPI_MISO, 
            input n46, input r_Trailing_Edge_N_2106, input o_reset_c, 
            output o_RHD2216_RX_DV, output int_RHD2216_SPI_MOSI, input n5, 
            input n1871, input n1870, output n11661, output n13523, 
            output int_RHD2216_SPI_Clk, input \int_RHD2216_TX_Byte[15] , 
            input \int_RHD2216_TX_Byte[11] , input \int_RHD2216_TX_Byte[10] , 
            input \int_RHD2216_TX_Byte[9] , input n12496, input n17111, 
            input n12494, input n12492, input n12490, input GND_net, 
            output \r_SPI_Clk_Count[5] , input VCC_net, output n33, output n32, 
            output n35, output n34, output n36, output n34_adj_1, output n2245, 
            input n12470, input n15, output n9683);
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    wire n12516;
    (* lineinfo="@5(49[10],49[19])" *) wire [15:0]r_TX_Byte;
    (* lineinfo="@5(52[10],52[24])" *) wire [3:0]r_TX_Bit_Count;
    
    wire r_TX_DV, r_Trailing_Edge;
    wire [3:0]r_TX_Bit_Count_3__N_1871;
    (* lineinfo="@5(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    
    wire n5_c, n6, n11408, n12513, r_Leading_Edge, n15599, o_RHD2216_RX_DV_N_2087, 
        n40, n191, n11637, n11420, n12514, n17121, n9714, r_SPI_Clk, 
        n15597, n11416, n12515, n9527, n9927, n4, n6_adj_2130, 
        n9858, n9856, n9852, n5_adj_2131, n11388, n12504, n12505;
    wire [5:0]n37;
    wire [5:0]r_SPI_Clk_Edges_5__N_1854;
    
    wire n11738, n12506, n6_adj_2132, n12507, n11412, n12508, n12509, 
        n12510, n12511, n12512, n7, n12502;
    (* lineinfo="@5(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    
    wire n11744;
    wire [5:0]r_SPI_Clk_Count_5__N_1848;
    (* lineinfo="@5(43[10],43[25])" *) wire [5:0]r_SPI_Clk_Count;
    
    wire n12517, n12518, n42, n12163, n24344, n22751, n19400, 
        n26571, n19398, n26568, n19337, n26529, n19396, n26565, 
        n19335, n26418, n6_adj_2133, n10, n20665, n26421, n19333, 
        n26415, n26412, n6_adj_2134, n10_adj_2135, n24341, n9854, 
        VCC_net_2;
    
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i1 (.D(\int_RHD2216_TX_Byte[8] ), 
            .SP(int_RHD2216_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte__i1.REGSET = "RESET";
    defparam r_TX_Byte__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(n46), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i8680_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .D(r_Trailing_Edge), .Z(r_TX_Bit_Count_3__N_1871[0]));
    defparam i8680_4_lut.INIT = "0xcdce";
    (* lut_function="(A+!(B))", lineinfo="@5(164[24],164[62])" *) LUT4 equal_325_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_c));
    defparam equal_325_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5697_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[10]), .C(n6), .D(n11408), .Z(n12513));
    defparam i5697_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2106), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD2216_RX_DV_N_2087), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD2216_RX_DV));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i8710_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n15599));
    defparam i8710_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n40), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n191), 
            .SP(n11637), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD2216_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n17121), 
            .SP(n9714), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* lut_function="(A (D)+!A (B (C+(D))+!B (D)))", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n5), 
            .B(n1871), .C(w_Master_Ready), .D(n1870), .Z(n11661));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xff40";
    (* lut_function="(A+!(B))", lineinfo="@5(164[24],164[62])" *) LUT4 equal_328_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6));
    defparam equal_328_i6_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5698_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[11]), .C(n6), .D(n11420), .Z(n12514));
    defparam i5698_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i12 (.D(n12515), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD2216_RX_Byte_Falling[12]));
    defparam o_RX_Byte_Falling_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i12.SRMODE = "ASYNC";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5699_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[12]), .C(n15597), .D(n11416), 
            .Z(n12515));
    defparam i5699_4_lut.INIT = "0xccac";
    (* lut_function="(A (B (C)))", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_3_lut (.A(n5), 
            .B(n1871), .C(w_Master_Ready), .Z(n13523));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i11 (.D(n12514), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD2216_RX_Byte_Falling[11]));
    defparam o_RX_Byte_Falling_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i10 (.D(n12513), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[10]));
    defparam o_RX_Byte_Falling_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_RHD2216_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n9527), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_3__N_1871[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD2216_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i6 (.D(\int_RHD2216_TX_Byte[15] ), 
            .SP(int_RHD2216_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte__i6.REGSET = "RESET";
    defparam r_TX_Byte__i6.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i8833_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(n9927), .C(r_TX_Bit_Count[2]), .D(n4), .Z(r_TX_Bit_Count_3__N_1871[3]));
    defparam i8833_4_lut.INIT = "0xeeed";
    (* lut_function="(A+(B))", lineinfo="@5(135[7],145[14])" *) LUT4 i3466_2_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .Z(n9927));
    defparam i3466_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i8852_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6_adj_2130), 
            .Z(n9858));
    defparam i8852_4_lut.INIT = "0xeeed";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i8853_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(n6_adj_2130), .Z(n9856));
    defparam i8853_3_lut.INIT = "0xeded";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i8855_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n9852));
    defparam i8855_3_lut.INIT = "0xeded";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5688_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[1]), .C(n5_adj_2131), .D(n11388), 
            .Z(n12504));
    defparam i5688_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5689_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[2]), .C(n5_c), .D(n11388), .Z(n12505));
    defparam i5689_4_lut.INIT = "0xccca";
    (* lut_function="(A+(B))", lineinfo="@5(84[7],105[14])" *) LUT4 i8884_2_lut (.A(n37[5]), 
            .B(int_RHD2216_TX_DV), .Z(r_SPI_Clk_Edges_5__N_1854[5]));
    defparam i8884_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_18 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n11738));
    defparam i1_2_lut_3_lut_adj_18.INIT = "0xfefe";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5690_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[3]), .C(n15599), .D(n11388), 
            .Z(n12506));
    defparam i5690_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5691_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[4]), .C(n6_adj_2132), .D(n11416), 
            .Z(n12507));
    defparam i5691_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5692_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[5]), .C(n6_adj_2132), .D(n11412), 
            .Z(n12508));
    defparam i5692_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5693_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[6]), .C(n6_adj_2132), .D(n11408), 
            .Z(n12509));
    defparam i5693_4_lut.INIT = "0xccca";
    (* lut_function="((B)+!A)", lineinfo="@5(164[24],164[62])" *) LUT4 equal_332_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2132));
    defparam equal_332_i6_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5694_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[7]), .C(n6_adj_2132), .D(n11420), 
            .Z(n12510));
    defparam i5694_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5695_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[8]), .C(n6), .D(n11416), .Z(n12511));
    defparam i5695_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5696_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[9]), .C(n6), .D(n11412), .Z(n12512));
    defparam i5696_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i4 (.D(\int_RHD2216_TX_Byte[11] ), 
            .SP(int_RHD2216_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte__i4.REGSET = "RESET";
    defparam r_TX_Byte__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i3 (.D(\int_RHD2216_TX_Byte[10] ), 
            .SP(int_RHD2216_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte__i3.REGSET = "RESET";
    defparam r_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i2 (.D(\int_RHD2216_TX_Byte[9] ), 
            .SP(int_RHD2216_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte__i2.REGSET = "RESET";
    defparam r_TX_Byte__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5686_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[0]), .C(n7), .D(n11388), .Z(n12502));
    defparam i5686_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i9 (.D(n12512), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[9]));
    defparam o_RX_Byte_Falling_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i8 (.D(n12511), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[8]));
    defparam o_RX_Byte_Falling_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i7 (.D(n12510), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[7]));
    defparam o_RX_Byte_Falling_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i6 (.D(n12509), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD2216_RX_Byte_Falling[6]));
    defparam o_RX_Byte_Falling_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i5 (.D(n12508), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[5]));
    defparam o_RX_Byte_Falling_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i4 (.D(n12507), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[4]));
    defparam o_RX_Byte_Falling_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i3 (.D(n12506), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[3]));
    defparam o_RX_Byte_Falling_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i2 (.D(n12505), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[2]));
    defparam o_RX_Byte_Falling_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i1 (.D(n12504), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[1]));
    defparam o_RX_Byte_Falling_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n12496), 
            .SP(n17111), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n12494), 
            .SP(n17111), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n12492), 
            .SP(n17111), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n12490), 
            .SP(n17111), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1268__i0 (.D(r_SPI_Clk_Count_5__N_1848[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_1268__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1268__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i8835_3_lut_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(r_TX_Bit_Count[0]), .Z(r_TX_Bit_Count_3__N_1871[1]));
    defparam i8835_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_19 (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n11744));
    defparam i1_2_lut_3_lut_adj_19.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i8834_3_lut_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(n4), .Z(r_TX_Bit_Count_3__N_1871[2]));
    defparam i8834_3_lut_4_lut.INIT = "0xfefd";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i0 (.D(n12502), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[0]));
    defparam o_RX_Byte_Falling_i0_i0.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5701_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[14]), .C(n15597), .D(n11408), 
            .Z(n12517));
    defparam i5701_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5702_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[15]), .C(n15597), .D(n11420), 
            .Z(n12518));
    defparam i5702_4_lut.INIT = "0xccac";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(44[10],44[19])" *) LUT4 i7_2_lut (.A(n42), 
            .B(r_SPI_Clk), .Z(n17121));
    defparam i7_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B))" *) LUT4 i1665_2_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .Z(n4));
    defparam i1665_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut (.A(r_Trailing_Edge), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(n11637));
    defparam i1_3_lut.INIT = "0x3232";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i5431_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(n4), .D(r_TX_Bit_Count[3]), .Z(n12163));
    defparam i5431_4_lut.INIT = "0xeccc";
    (* lut_function="(!((B)+!A))", lineinfo="@5(135[7],145[14])" *) LUT4 i14592_2_lut (.A(n24344), 
            .B(r_TX_Bit_Count[2]), .Z(n22751));
    defparam i14592_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i56_4_lut (.A(n22751), 
            .B(r_TX_Byte[15]), .C(n12163), .D(r_TX_Bit_Count[3]), .Z(n191));
    defparam i56_4_lut.INIT = "0xcac0";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1268_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(\r_SPI_Clk_Count[5] ), .D0(n19400), .CI0(n19400), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26571), .CI1(n26571), 
            .CO0(n26571), .S0(r_SPI_Clk_Count_5__N_1848[5]));
    defparam r_SPI_Clk_Count_1268_add_4_7.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1268_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1268_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(r_SPI_Clk_Count[3]), .D0(n19398), .CI0(n19398), 
            .A1(GND_net), .B1(GND_net), .C1(r_SPI_Clk_Count[4]), .D1(n26568), 
            .CI1(n26568), .CO0(n26568), .CO1(n19400), .S0(r_SPI_Clk_Count_5__N_1848[3]), 
            .S1(r_SPI_Clk_Count_5__N_1848[4]));
    defparam r_SPI_Clk_Count_1268_add_4_5.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1268_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n19337), .CI0(n19337), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26529), .CI1(n26529), 
            .CO0(n26529), .S0(n37[5]));
    defparam sub_131_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1268_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(r_SPI_Clk_Count[1]), .D0(n19396), .CI0(n19396), 
            .A1(GND_net), .B1(GND_net), .C1(r_SPI_Clk_Count[2]), .D1(n26565), 
            .CI1(n26565), .CO0(n26565), .CO1(n19398), .S0(r_SPI_Clk_Count_5__N_1848[1]), 
            .S1(r_SPI_Clk_Count_5__N_1848[2]));
    defparam r_SPI_Clk_Count_1268_add_4_3.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1268_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n19335), .CI0(n19335), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n26418), 
            .CI1(n26418), .CO0(n26418), .CO1(n19337), .S0(n33), .S1(n32));
    defparam sub_131_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@5(164[24],164[62])" *) LUT4 equal_336_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2133));
    defparam equal_336_i6_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(r_Trailing_Edge), .B(r_Leading_Edge), 
            .Z(n10));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(159[5],175[12])" *) LUT4 i2_2_lut (.A(r_RX_Bit_Count[2]), 
            .B(r_RX_Bit_Count[1]), .Z(n7));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@5(159[5],175[12])" *) LUT4 i3_4_lut (.A(n7), 
            .B(n10), .C(n6_adj_2133), .D(r_RX_Bit_Count[0]), .Z(n20665));
    defparam i3_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A (B)+!A (B+(C))))", lineinfo="@5(153[3],176[10])" *) LUT4 i8633_3_lut (.A(o_RHD2216_RX_DV), 
            .B(w_Master_Ready), .C(n20665), .Z(o_RHD2216_RX_DV_N_2087));
    defparam i8633_3_lut.INIT = "0x2323";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1268_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n9714), .C1(r_SPI_Clk_Count[0]), 
            .D1(n26421), .CI1(n26421), .CO0(n26421), .CO1(n19396), .S1(r_SPI_Clk_Count_5__N_1848[0]));
    defparam r_SPI_Clk_Count_1268_add_4_1.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1268_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n19333), .CI0(n19333), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n26415), 
            .CI1(n26415), .CO0(n26415), .CO1(n19335), .S0(n35), .S1(n34));
    defparam sub_131_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n26412), .CI1(n26412), .CO0(n26412), .CO1(n19333), 
            .S1(n36));
    defparam sub_131_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@5(98[30],98[45])" *) LUT4 i1_2_lut_adj_20 (.A(r_SPI_Clk_Count[0]), 
            .B(r_SPI_Clk_Count[3]), .Z(n6_adj_2134));
    defparam i1_2_lut_adj_20.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(98[30],98[45])" *) LUT4 i4_4_lut (.A(r_SPI_Clk_Count[4]), 
            .B(r_SPI_Clk_Count[1]), .C(r_SPI_Clk_Count[2]), .D(n6_adj_2134), 
            .Z(n42));
    defparam i4_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(45[10],45[25])" *) LUT4 i4_4_lut_adj_21 (.A(r_SPI_Clk_Edges[1]), 
            .B(r_SPI_Clk_Edges[2]), .C(r_SPI_Clk_Edges[0]), .D(r_SPI_Clk_Edges[4]), 
            .Z(n10_adj_2135));
    defparam i4_4_lut_adj_21.INIT = "0xfffe";
    (* lut_function="((B)+!A)", lineinfo="@5(164[24],164[62])" *) LUT4 equal_326_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2131));
    defparam equal_326_i5_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B))" *) LUT4 i8708_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n15597));
    defparam i8708_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5700_4_lut (.A(int_RHD2216_SPI_MISO), 
            .B(o_RHD2216_RX_Byte_Falling[13]), .C(n15597), .D(n11412), 
            .Z(n12516));
    defparam i5700_4_lut.INIT = "0xccac";
    (* lut_function="(A (B))", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_adj_22 (.A(n1871), 
            .B(w_Master_Ready), .Z(n34_adj_1));
    defparam i1_2_lut_adj_22.INIT = "0x8888";
    (* lut_function="(A (B+!(C+(D)))+!A (B+(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i9009_3_lut_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .D(r_Leading_Edge), 
            .Z(n9527));
    defparam i9009_3_lut_4_lut.INIT = "0xddde";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[10]), .C(r_TX_Byte[11]), .D(r_TX_Bit_Count[1]), 
            .Z(n24341));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24341_bdd_4_lut (.A(n24341), 
            .B(r_TX_Byte[9]), .C(r_TX_Byte[8]), .D(r_TX_Bit_Count[1]), 
            .Z(n24344));
    defparam n24341_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_4_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n5_adj_2131), .Z(n11412));
    defparam i1_2_lut_4_lut.INIT = "0xfffd";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_23 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n6_adj_2133), .Z(n11388));
    defparam i1_2_lut_4_lut_adj_23.INIT = "0xfffd";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_24 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n5_c), .Z(n11408));
    defparam i1_2_lut_4_lut_adj_24.INIT = "0xfffd";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_25 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n15599), .Z(n11420));
    defparam i1_2_lut_4_lut_adj_25.INIT = "0xfdff";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_26 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n7), .Z(n11416));
    defparam i1_2_lut_4_lut_adj_26.INIT = "0xfffd";
    (* lut_function="(!(A (D)+!A (B (D)+!B ((D)+!C))))", lineinfo="@5(45[10],45[25])" *) LUT4 i1_2_lut_4_lut_adj_27 (.A(r_SPI_Clk_Edges[3]), 
            .B(n10_adj_2135), .C(r_SPI_Clk_Edges[5]), .D(int_RHD2216_TX_DV), 
            .Z(n9714));
    defparam i1_2_lut_4_lut_adj_27.INIT = "0x00fe";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@5(45[10],45[25])" *) LUT4 i14963_2_lut_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n10_adj_2135), .C(r_SPI_Clk_Edges[5]), .D(int_RHD2216_TX_DV), 
            .Z(n40));
    defparam i14963_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))", lineinfo="@5(45[10],45[25])" *) LUT4 i1_2_lut_4_lut_adj_28 (.A(r_SPI_Clk_Edges[3]), 
            .B(n10_adj_2135), .C(r_SPI_Clk_Edges[5]), .D(n42), .Z(n2245));
    defparam i1_2_lut_4_lut_adj_28.INIT = "0xfe00";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(r_SPI_Clk_Edges_5__N_1854[5]), 
            .SP(n17111), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n9852), 
            .SP(n11738), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n9854), 
            .SP(n11738), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n9856), 
            .SP(n11738), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n9858), 
            .SP(n11738), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_3__N_1871[1]), 
            .SP(n11744), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_3__N_1871[2]), 
            .SP(n11744), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_3__N_1871[3]), 
            .SP(n11744), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1268__i1 (.D(r_SPI_Clk_Count_5__N_1848[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_1268__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1268__i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C+!(D))))" *) LUT4 i8854_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(w_Master_Ready), .D(r_RX_Bit_Count[2]), 
            .Z(n9854));
    defparam i8854_3_lut_4_lut.INIT = "0xfef1";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1553_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[2]), .Z(n6_adj_2130));
    defparam i1553_2_lut_3_lut.INIT = "0xfefe";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1268__i2 (.D(r_SPI_Clk_Count_5__N_1848[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Count[2]));
    defparam r_SPI_Clk_Count_1268__i2.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1268__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1268__i3 (.D(r_SPI_Clk_Count_5__N_1848[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Count[3]));
    defparam r_SPI_Clk_Count_1268__i3.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1268__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1268__i4 (.D(r_SPI_Clk_Count_5__N_1848[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Count[4]));
    defparam r_SPI_Clk_Count_1268__i4.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1268__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1268__i5 (.D(r_SPI_Clk_Count_5__N_1848[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\r_SPI_Clk_Count[5] ));
    defparam r_SPI_Clk_Count_1268__i5.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1268__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n12470), 
            .SP(n17111), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i15 (.D(n12518), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[15]));
    defparam o_RX_Byte_Falling_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i14 (.D(n12517), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[14]));
    defparam o_RX_Byte_Falling_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i14.SRMODE = "ASYNC";
    (* lut_function="(!(A (C+!(D))+!A !(B+!(C+!(D)))))", lineinfo="@5(71[5],106[12])" *) LUT4 i1_3_lut_4_lut (.A(n5), 
            .B(n34_adj_1), .C(n15), .D(n1870), .Z(n9683));
    defparam i1_3_lut_4_lut.INIT = "0x4f44";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i13 (.D(n12516), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2216_RX_Byte_Falling[13]));
    defparam o_RX_Byte_Falling_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i13.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module FIFO_MEM
//

module FIFO_MEM (input o_FIFO_RHD2216_WE, input int_FIFO_RHD2216_RE, input pll_clk_int, 
            input maxfan_replicated_net_999, input o_reset_c, output \int_FIFO_RHD2216_Q[1] , 
            output [7:0]int_FIFO_RHD2216_COUNT, input maxfan_replicated_net_1104, 
            input \o_FIFO_RHD2216_Data[0] , input \o_FIFO_RHD2216_Data[1] , 
            input \o_FIFO_RHD2216_Data[2] , input \o_FIFO_RHD2216_Data[3] , 
            input \o_FIFO_RHD2216_Data[4] , input \o_FIFO_RHD2216_Data[5] , 
            input \o_FIFO_RHD2216_Data[6] , input \o_FIFO_RHD2216_Data[7] , 
            input \o_FIFO_RHD2216_Data[8] , input \o_FIFO_RHD2216_Data[9] , 
            input \o_FIFO_RHD2216_Data[10] , input \o_FIFO_RHD2216_Data[11] , 
            input \o_FIFO_RHD2216_Data[12] , input \o_FIFO_RHD2216_Data[13] , 
            input \o_FIFO_RHD2216_Data[14] , input \o_FIFO_RHD2216_Data[15] , 
            input VCC_net, input GND_net, output \int_FIFO_RHD2216_Q[2] , 
            output \int_FIFO_RHD2216_Q[3] , output \int_FIFO_RHD2216_Q[4] , 
            output \int_FIFO_RHD2216_Q[5] , output \int_FIFO_RHD2216_Q[6] , 
            output \int_FIFO_RHD2216_Q[7] , output \int_FIFO_RHD2216_Q[8] , 
            output \int_FIFO_RHD2216_Q[9] , output \int_FIFO_RHD2216_Q[10] , 
            output \int_FIFO_RHD2216_Q[11] , output \int_FIFO_RHD2216_Q[12] , 
            output \int_FIFO_RHD2216_Q[13] , output \int_FIFO_RHD2216_Q[14] , 
            output \int_FIFO_RHD2216_Q[15] );
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") lscc_fifo_inst (o_FIFO_RHD2216_WE, 
            int_FIFO_RHD2216_RE, pll_clk_int, maxfan_replicated_net_999, 
            o_reset_c, \int_FIFO_RHD2216_Q[1] , {int_FIFO_RHD2216_COUNT}, 
            maxfan_replicated_net_1104, \o_FIFO_RHD2216_Data[0] , \o_FIFO_RHD2216_Data[1] , 
            \o_FIFO_RHD2216_Data[2] , \o_FIFO_RHD2216_Data[3] , \o_FIFO_RHD2216_Data[4] , 
            \o_FIFO_RHD2216_Data[5] , \o_FIFO_RHD2216_Data[6] , \o_FIFO_RHD2216_Data[7] , 
            \o_FIFO_RHD2216_Data[8] , \o_FIFO_RHD2216_Data[9] , \o_FIFO_RHD2216_Data[10] , 
            \o_FIFO_RHD2216_Data[11] , \o_FIFO_RHD2216_Data[12] , \o_FIFO_RHD2216_Data[13] , 
            \o_FIFO_RHD2216_Data[14] , \o_FIFO_RHD2216_Data[15] , VCC_net, 
            GND_net, \int_FIFO_RHD2216_Q[2] , \int_FIFO_RHD2216_Q[3] , 
            \int_FIFO_RHD2216_Q[4] , \int_FIFO_RHD2216_Q[5] , \int_FIFO_RHD2216_Q[6] , 
            \int_FIFO_RHD2216_Q[7] , \int_FIFO_RHD2216_Q[8] , \int_FIFO_RHD2216_Q[9] , 
            \int_FIFO_RHD2216_Q[10] , \int_FIFO_RHD2216_Q[11] , \int_FIFO_RHD2216_Q[12] , 
            \int_FIFO_RHD2216_Q[13] , \int_FIFO_RHD2216_Q[14] , \int_FIFO_RHD2216_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_RHD2216_WE, 
            input int_FIFO_RHD2216_RE, input pll_clk_int, input maxfan_replicated_net_999, 
            input o_reset_c, output \int_FIFO_RHD2216_Q[1] , output [7:0]int_FIFO_RHD2216_COUNT, 
            input maxfan_replicated_net_1104, input \o_FIFO_RHD2216_Data[0] , 
            input \o_FIFO_RHD2216_Data[1] , input \o_FIFO_RHD2216_Data[2] , 
            input \o_FIFO_RHD2216_Data[3] , input \o_FIFO_RHD2216_Data[4] , 
            input \o_FIFO_RHD2216_Data[5] , input \o_FIFO_RHD2216_Data[6] , 
            input \o_FIFO_RHD2216_Data[7] , input \o_FIFO_RHD2216_Data[8] , 
            input \o_FIFO_RHD2216_Data[9] , input \o_FIFO_RHD2216_Data[10] , 
            input \o_FIFO_RHD2216_Data[11] , input \o_FIFO_RHD2216_Data[12] , 
            input \o_FIFO_RHD2216_Data[13] , input \o_FIFO_RHD2216_Data[14] , 
            input \o_FIFO_RHD2216_Data[15] , input VCC_net, input GND_net, 
            output \int_FIFO_RHD2216_Q[2] , output \int_FIFO_RHD2216_Q[3] , 
            output \int_FIFO_RHD2216_Q[4] , output \int_FIFO_RHD2216_Q[5] , 
            output \int_FIFO_RHD2216_Q[6] , output \int_FIFO_RHD2216_Q[7] , 
            output \int_FIFO_RHD2216_Q[8] , output \int_FIFO_RHD2216_Q[9] , 
            output \int_FIFO_RHD2216_Q[10] , output \int_FIFO_RHD2216_Q[11] , 
            output \int_FIFO_RHD2216_Q[12] , output \int_FIFO_RHD2216_Q[13] , 
            output \int_FIFO_RHD2216_Q[14] , output \int_FIFO_RHD2216_Q[15] );
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") fifo0 (o_FIFO_RHD2216_WE, 
            int_FIFO_RHD2216_RE, pll_clk_int, maxfan_replicated_net_999, 
            o_reset_c, \int_FIFO_RHD2216_Q[1] , {int_FIFO_RHD2216_COUNT}, 
            maxfan_replicated_net_1104, \o_FIFO_RHD2216_Data[0] , \o_FIFO_RHD2216_Data[1] , 
            \o_FIFO_RHD2216_Data[2] , \o_FIFO_RHD2216_Data[3] , \o_FIFO_RHD2216_Data[4] , 
            \o_FIFO_RHD2216_Data[5] , \o_FIFO_RHD2216_Data[6] , \o_FIFO_RHD2216_Data[7] , 
            \o_FIFO_RHD2216_Data[8] , \o_FIFO_RHD2216_Data[9] , \o_FIFO_RHD2216_Data[10] , 
            \o_FIFO_RHD2216_Data[11] , \o_FIFO_RHD2216_Data[12] , \o_FIFO_RHD2216_Data[13] , 
            \o_FIFO_RHD2216_Data[14] , \o_FIFO_RHD2216_Data[15] , VCC_net, 
            GND_net, \int_FIFO_RHD2216_Q[2] , \int_FIFO_RHD2216_Q[3] , 
            \int_FIFO_RHD2216_Q[4] , \int_FIFO_RHD2216_Q[5] , \int_FIFO_RHD2216_Q[6] , 
            \int_FIFO_RHD2216_Q[7] , \int_FIFO_RHD2216_Q[8] , \int_FIFO_RHD2216_Q[9] , 
            \int_FIFO_RHD2216_Q[10] , \int_FIFO_RHD2216_Q[11] , \int_FIFO_RHD2216_Q[12] , 
            \int_FIFO_RHD2216_Q[13] , \int_FIFO_RHD2216_Q[14] , \int_FIFO_RHD2216_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_RHD2216_WE, 
            input int_FIFO_RHD2216_RE, input pll_clk_int, input maxfan_replicated_net_999, 
            input o_reset_c, output \int_FIFO_RHD2216_Q[1] , output [7:0]int_FIFO_RHD2216_COUNT, 
            input maxfan_replicated_net_1104, input \o_FIFO_RHD2216_Data[0] , 
            input \o_FIFO_RHD2216_Data[1] , input \o_FIFO_RHD2216_Data[2] , 
            input \o_FIFO_RHD2216_Data[3] , input \o_FIFO_RHD2216_Data[4] , 
            input \o_FIFO_RHD2216_Data[5] , input \o_FIFO_RHD2216_Data[6] , 
            input \o_FIFO_RHD2216_Data[7] , input \o_FIFO_RHD2216_Data[8] , 
            input \o_FIFO_RHD2216_Data[9] , input \o_FIFO_RHD2216_Data[10] , 
            input \o_FIFO_RHD2216_Data[11] , input \o_FIFO_RHD2216_Data[12] , 
            input \o_FIFO_RHD2216_Data[13] , input \o_FIFO_RHD2216_Data[14] , 
            input \o_FIFO_RHD2216_Data[15] , input VCC_net, input GND_net, 
            output \int_FIFO_RHD2216_Q[2] , output \int_FIFO_RHD2216_Q[3] , 
            output \int_FIFO_RHD2216_Q[4] , output \int_FIFO_RHD2216_Q[5] , 
            output \int_FIFO_RHD2216_Q[6] , output \int_FIFO_RHD2216_Q[7] , 
            output \int_FIFO_RHD2216_Q[8] , output \int_FIFO_RHD2216_Q[9] , 
            output \int_FIFO_RHD2216_Q[10] , output \int_FIFO_RHD2216_Q[11] , 
            output \int_FIFO_RHD2216_Q[12] , output \int_FIFO_RHD2216_Q[13] , 
            output \int_FIFO_RHD2216_Q[14] , output \int_FIFO_RHD2216_Q[15] );
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") \_FABRIC.u_fifo  (o_FIFO_RHD2216_WE, 
            int_FIFO_RHD2216_RE, pll_clk_int, maxfan_replicated_net_999, 
            o_reset_c, \int_FIFO_RHD2216_Q[1] , {int_FIFO_RHD2216_COUNT}, 
            maxfan_replicated_net_1104, \o_FIFO_RHD2216_Data[0] , \o_FIFO_RHD2216_Data[1] , 
            \o_FIFO_RHD2216_Data[2] , \o_FIFO_RHD2216_Data[3] , \o_FIFO_RHD2216_Data[4] , 
            \o_FIFO_RHD2216_Data[5] , \o_FIFO_RHD2216_Data[6] , \o_FIFO_RHD2216_Data[7] , 
            \o_FIFO_RHD2216_Data[8] , \o_FIFO_RHD2216_Data[9] , \o_FIFO_RHD2216_Data[10] , 
            \o_FIFO_RHD2216_Data[11] , \o_FIFO_RHD2216_Data[12] , \o_FIFO_RHD2216_Data[13] , 
            \o_FIFO_RHD2216_Data[14] , \o_FIFO_RHD2216_Data[15] , VCC_net, 
            GND_net, \int_FIFO_RHD2216_Q[2] , \int_FIFO_RHD2216_Q[3] , 
            \int_FIFO_RHD2216_Q[4] , \int_FIFO_RHD2216_Q[5] , \int_FIFO_RHD2216_Q[6] , 
            \int_FIFO_RHD2216_Q[7] , \int_FIFO_RHD2216_Q[8] , \int_FIFO_RHD2216_Q[9] , 
            \int_FIFO_RHD2216_Q[10] , \int_FIFO_RHD2216_Q[11] , \int_FIFO_RHD2216_Q[12] , 
            \int_FIFO_RHD2216_Q[13] , \int_FIFO_RHD2216_Q[14] , \int_FIFO_RHD2216_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_RHD2216_WE, 
            input int_FIFO_RHD2216_RE, input pll_clk_int, input maxfan_replicated_net_999, 
            input o_reset_c, output \int_FIFO_RHD2216_Q[1] , output [7:0]int_FIFO_RHD2216_COUNT, 
            input maxfan_replicated_net_1104, input \o_FIFO_RHD2216_Data[0] , 
            input \o_FIFO_RHD2216_Data[1] , input \o_FIFO_RHD2216_Data[2] , 
            input \o_FIFO_RHD2216_Data[3] , input \o_FIFO_RHD2216_Data[4] , 
            input \o_FIFO_RHD2216_Data[5] , input \o_FIFO_RHD2216_Data[6] , 
            input \o_FIFO_RHD2216_Data[7] , input \o_FIFO_RHD2216_Data[8] , 
            input \o_FIFO_RHD2216_Data[9] , input \o_FIFO_RHD2216_Data[10] , 
            input \o_FIFO_RHD2216_Data[11] , input \o_FIFO_RHD2216_Data[12] , 
            input \o_FIFO_RHD2216_Data[13] , input \o_FIFO_RHD2216_Data[14] , 
            input \o_FIFO_RHD2216_Data[15] , input VCC_net, input GND_net, 
            output \int_FIFO_RHD2216_Q[2] , output \int_FIFO_RHD2216_Q[3] , 
            output \int_FIFO_RHD2216_Q[4] , output \int_FIFO_RHD2216_Q[5] , 
            output \int_FIFO_RHD2216_Q[6] , output \int_FIFO_RHD2216_Q[7] , 
            output \int_FIFO_RHD2216_Q[8] , output \int_FIFO_RHD2216_Q[9] , 
            output \int_FIFO_RHD2216_Q[10] , output \int_FIFO_RHD2216_Q[11] , 
            output \int_FIFO_RHD2216_Q[12] , output \int_FIFO_RHD2216_Q[13] , 
            output \int_FIFO_RHD2216_Q[14] , output \int_FIFO_RHD2216_Q[15] );
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    wire full_r, wr_addr_nxt_w_0__N_1899;
    (* lineinfo="@1(2645[48],2645[57])" *) wire [7:0]rd_addr_r;
    (* lineinfo="@1(2646[48],2646[60])" *) wire [7:0]rd_addr_p1_r;
    
    wire empty_r;
    (* lineinfo="@1(2655[28],2655[41])" *) wire [7:0]rd_addr_nxt_w;
    (* lineinfo="@1(2639[48],2639[57])" *) wire [7:0]wr_addr_r;
    (* lineinfo="@1(2640[48],2640[60])" *) wire [7:0]wr_addr_p1_r;
    (* lineinfo="@1(2652[28],2652[41])" *) wire [7:0]wr_addr_nxt_w;
    (* lineinfo="@1(2785[56],2785[70])" *) wire [7:0]\MISC.rd_flag_addr_r ;
    (* lineinfo="@1(2786[56],2786[73])" *) wire [7:0]\MISC.rd_flag_addr_p1_r ;
    
    wire n4277, n9237;
    (* lineinfo="@1(2783[56],2783[70])" *) wire [7:0]\MISC.wr_flag_addr_r ;
    (* lineinfo="@1(2784[56],2784[73])" *) wire [7:0]\MISC.wr_flag_addr_p1_r ;
    
    wire n9968;
    wire [7:0]\MISC.diff_w_7__N_1908 ;
    
    wire n9235, full_nxt_w, full_mem_r, empty_nxt_w, empty_mem_r;
    (* lineinfo="@1(2653[28],2653[44])" *) wire [7:0]wr_addr_nxt_p1_w;
    (* lineinfo="@1(2642[54],2642[66])" *) wire [6:0]wr_cmpaddr_r;
    (* lineinfo="@1(2641[48],2641[63])" *) wire [7:0]wr_addr_p1cmp_r;
    (* lineinfo="@1(2643[54],2643[61])" *) wire [6:0]waddr_r;
    (* lineinfo="@1(2644[54],2644[69])" *) wire [6:0]wr_cmpaddr_p1_r;
    
    wire rd_addr_nxt_w_0__N_1907;
    (* lineinfo="@1(2656[28],2656[44])" *) wire [7:0]rd_addr_nxt_p1_w;
    (* lineinfo="@1(2647[48],2647[63])" *) wire [7:0]rd_addr_p1cmp_r;
    (* lineinfo="@1(2648[54],2648[66])" *) wire [6:0]rd_cmpaddr_r;
    (* lineinfo="@1(2649[54],2649[61])" *) wire [6:0]raddr_r;
    
    wire \mem_EBR.data_raw_r[1] , \MISC.full_flag_r , \MISC.empty_flag_r ;
    (* lineinfo="@1(2792[36],2792[42])" *) wire [7:0]\MISC.diff_w ;
    
    wire rd_fifo_en_w, wr_fifo_en_w, n21830, n21832, n21836, n21900, 
        n21838, n21122, n20664, n5, n10, n8, n12, \mem_EBR.data_raw_r[2] , 
        \mem_EBR.data_raw_r[3] , \mem_EBR.data_raw_r[4] , \mem_EBR.data_raw_r[5] , 
        \mem_EBR.data_raw_r[6] , \mem_EBR.data_raw_r[7] , \mem_EBR.data_raw_r[8] , 
        \mem_EBR.data_raw_r[9] , \mem_EBR.data_raw_r[10] , \mem_EBR.data_raw_r[11] , 
        \mem_EBR.data_raw_r[12] , \mem_EBR.data_raw_r[13] , \mem_EBR.data_raw_r[14] , 
        \mem_EBR.data_raw_r[15] , n21785, n21747, n21932, n21741, 
        n20644, n17, n9225, n9222, n19392, n26562, n9229, n9227, 
        n19390, n26559, n9231, n9233, n19330, n26541, n19328, 
        n26538, n19326, n26535, n19324, n26532, n19388, n26556, 
        n26391, n26370, n19321, n26367, n19319, n26364, n19317, 
        n26361, n19315, n26358, n26355, VCC_net_2, GND_net_2;
    
    (* lut_function="(!((B)+!A))", lineinfo="@1(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_RHD2216_WE), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_1899));
    defparam i5_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(int_FIFO_RHD2216_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_RHD2216_WE), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_RHD2216_WE), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_RHD2216_WE), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_RHD2216_WE), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_RHD2216_WE), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_RHD2216_WE), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_RHD2216_WE), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1251_i8_3_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n4277), .Z(n9237));
    defparam mux_1251_i8_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(int_FIFO_RHD2216_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3508_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_p1_r [7]), .C(n9968), .Z(\MISC.diff_w_7__N_1908 [7]));
    defparam i3508_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1251_i7_3_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n4277), .Z(n9235));
    defparam mux_1251_i7_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3506_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.wr_flag_addr_p1_r [6]), .C(n9968), .Z(\MISC.diff_w_7__N_1908 [6]));
    defparam i3506_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_RHD2216_WE), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_mem_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_mem_r));
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_mem_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(empty_mem_r));
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_p1cmp_r[7]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(waddr_r[0]));
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_1907), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(raddr_r[0]));
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_r [0]));
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i0  (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_p1_r [0]));
    defparam \MISC.wr_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.wr_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_r [0]));
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_p1_r [0]));
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i1  (.D(\mem_EBR.data_raw_r[1] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[1] ));
    defparam \mem_EBR.data_buff_r_i1 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.full_flag_r_c  (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.full_flag_r ));
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.empty_flag_r_c  (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.empty_flag_r ));
    defparam \MISC.empty_flag_r_c .REGSET = "SET";
    defparam \MISC.empty_flag_r_c .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i0  (.D(\MISC.diff_w [0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(int_FIFO_RHD2216_COUNT[0]));
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .SRMODE = "ASYNC";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 128]", ECO_MEM_BLOCK_SIZE="[16, 128]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B waddr_r_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(GND_net_2), .RADDR8(GND_net_2), .RADDR7(GND_net), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(GND_net_2), 
            .WADDR8(GND_net_2), .WADDR7(GND_net), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(\o_FIFO_RHD2216_Data[15] ), 
            .WDATA14(\o_FIFO_RHD2216_Data[14] ), .WDATA13(\o_FIFO_RHD2216_Data[13] ), 
            .WDATA12(\o_FIFO_RHD2216_Data[12] ), .WDATA11(\o_FIFO_RHD2216_Data[11] ), 
            .WDATA10(\o_FIFO_RHD2216_Data[10] ), .WDATA9(\o_FIFO_RHD2216_Data[9] ), 
            .WDATA8(\o_FIFO_RHD2216_Data[8] ), .WDATA7(\o_FIFO_RHD2216_Data[7] ), 
            .WDATA6(\o_FIFO_RHD2216_Data[6] ), .WDATA5(\o_FIFO_RHD2216_Data[5] ), 
            .WDATA4(\o_FIFO_RHD2216_Data[4] ), .WDATA3(\o_FIFO_RHD2216_Data[3] ), 
            .WDATA2(\o_FIFO_RHD2216_Data[2] ), .WDATA1(\o_FIFO_RHD2216_Data[1] ), 
            .WDATA0(\o_FIFO_RHD2216_Data[0] ), .RCLKE(VCC_net), .RCLK(pll_clk_int), 
            .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(pll_clk_int), .WE(wr_fifo_en_w), 
            .RDATA15(\mem_EBR.data_raw_r[15] ), .RDATA14(\mem_EBR.data_raw_r[14] ), 
            .RDATA13(\mem_EBR.data_raw_r[13] ), .RDATA12(\mem_EBR.data_raw_r[12] ), 
            .RDATA11(\mem_EBR.data_raw_r[11] ), .RDATA10(\mem_EBR.data_raw_r[10] ), 
            .RDATA9(\mem_EBR.data_raw_r[9] ), .RDATA8(\mem_EBR.data_raw_r[8] ), 
            .RDATA7(\mem_EBR.data_raw_r[7] ), .RDATA6(\mem_EBR.data_raw_r[6] ), 
            .RDATA5(\mem_EBR.data_raw_r[5] ), .RDATA4(\mem_EBR.data_raw_r[4] ), 
            .RDATA3(\mem_EBR.data_raw_r[3] ), .RDATA2(\mem_EBR.data_raw_r[2] ), 
            .RDATA1(\mem_EBR.data_raw_r[1] ));
    defparam waddr_r_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.DATA_WIDTH_W = "16";
    defparam waddr_r_0__I_0.DATA_WIDTH_R = "16";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3008[25],3008[51])" *) LUT4 int_FIFO_RHD2216_RE_I_7_2_lut (.A(int_FIFO_RHD2216_RE), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));
    defparam int_FIFO_RHD2216_RE_I_7_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3007[25],3007[50])" *) LUT4 o_FIFO_RHD2216_WE_I_0_2_lut (.A(o_FIFO_RHD2216_WE), 
            .B(full_mem_r), .Z(wr_fifo_en_w));
    defparam o_FIFO_RHD2216_WE_I_0_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i13830_4_lut (.A(rd_addr_p1cmp_r[4]), 
            .B(rd_addr_p1cmp_r[5]), .C(wr_addr_r[4]), .D(wr_addr_r[5]), 
            .Z(n21830));
    defparam i13830_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i13832_3_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(n21830), .C(wr_addr_r[0]), .Z(n21832));
    defparam i13832_3_lut.INIT = "0xdede";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i13836_4_lut (.A(rd_addr_p1cmp_r[7]), 
            .B(rd_addr_p1cmp_r[3]), .C(wr_addr_r[7]), .D(wr_addr_r[3]), 
            .Z(n21836));
    defparam i13836_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i13900_4_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(n21832), .C(wr_addr_nxt_w_0__N_1899), .D(wr_addr_r[6]), 
            .Z(n21900));
    defparam i13900_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i13838_4_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[1]), .D(wr_addr_r[2]), 
            .Z(n21838));
    defparam i13838_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(rd_addr_nxt_w_0__N_1907), 
            .B(n21838), .C(n21900), .D(n21836), .Z(n21122));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@1(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n21122), 
            .B(empty_r), .C(o_FIFO_RHD2216_WE), .D(n20664), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xaaae";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(2658[186],2658[216])" *) LUT4 not_equal_21_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam not_equal_21_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i3_4_lut (.A(wr_cmpaddr_r[5]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[3]), 
            .Z(n10));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_17 (.A(wr_cmpaddr_r[6]), 
            .B(wr_cmpaddr_r[1]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[1]), 
            .Z(n8));
    defparam i1_4_lut_adj_17.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i5_4_lut (.A(wr_cmpaddr_r[0]), 
            .B(n10), .C(n5), .D(rd_cmpaddr_r[0]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfdfe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i6_4_lut (.A(wr_cmpaddr_r[2]), 
            .B(n12), .C(n8), .D(rd_cmpaddr_r[2]), .Z(n20664));
    defparam i6_4_lut.INIT = "0xfdfe";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_1899), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(int_FIFO_RHD2216_RE), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_1907));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i13786_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[2]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[2]), 
            .Z(n21785));
    defparam i13786_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i13748_4_lut (.A(wr_cmpaddr_p1_r[5]), 
            .B(wr_cmpaddr_p1_r[1]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[1]), 
            .Z(n21747));
    defparam i13748_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+!(C (D)+!C !(D))))" *) LUT4 i13932_4_lut (.A(n21785), 
            .B(rd_addr_nxt_w_0__N_1907), .C(wr_cmpaddr_p1_r[0]), .D(rd_cmpaddr_r[0]), 
            .Z(n21932));
    defparam i13932_4_lut.INIT = "0xeffe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i13742_4_lut (.A(wr_cmpaddr_p1_r[4]), 
            .B(wr_cmpaddr_p1_r[6]), .C(rd_cmpaddr_r[4]), .D(rd_cmpaddr_r[6]), 
            .Z(n21741));
    defparam i13742_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2_3_lut (.A(full_r), .B(int_FIFO_RHD2216_RE), 
            .C(n20664), .Z(n20644));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(!(A (B+((D)+!C))+!A (B+!(C (D)))))" *) LUT4 i7_4_lut (.A(wr_addr_p1cmp_r[7]), 
            .B(n21747), .C(wr_addr_nxt_w_0__N_1899), .D(rd_addr_r[7]), 
            .Z(n17));
    defparam i7_4_lut.INIT = "0x1020";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1251_i2_3_lut (.A(\MISC.rd_flag_addr_r [1]), 
            .B(\MISC.rd_flag_addr_p1_r [1]), .C(n4277), .Z(n9225));
    defparam mux_1251_i2_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3496_3_lut (.A(\MISC.wr_flag_addr_r [1]), 
            .B(\MISC.wr_flag_addr_p1_r [1]), .C(n9968), .Z(\MISC.diff_w_7__N_1908 [1]));
    defparam i3496_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1251_i1_3_lut (.A(\MISC.rd_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(n4277), .Z(n9222));
    defparam mux_1251_i1_3_lut.INIT = "0x3535";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_8  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1908 [6]), .C0(n9235), .D0(n19392), 
            .CI0(n19392), .A1(GND_net), .B1(\MISC.diff_w_7__N_1908 [7]), 
            .C1(n9237), .D1(n26562), .CI1(n26562), .CO0(n26562), .S0(\MISC.diff_w [6]), 
            .S1(\MISC.diff_w [7]));
    defparam \MISC.diff_w_7__I_0_8 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_8 .INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3309_3_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.wr_flag_addr_p1_r [0]), .C(n9968), .Z(\MISC.diff_w_7__N_1908 [0]));
    defparam i3309_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1251_i4_3_lut (.A(\MISC.rd_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n4277), .Z(n9229));
    defparam mux_1251_i4_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3500_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.wr_flag_addr_p1_r [3]), .C(n9968), .Z(\MISC.diff_w_7__N_1908 [3]));
    defparam i3500_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1251_i3_3_lut (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n4277), .Z(n9227));
    defparam mux_1251_i3_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3498_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_p1_r [2]), .C(n9968), .Z(\MISC.diff_w_7__N_1908 [2]));
    defparam i3498_3_lut.INIT = "0xcaca";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_6  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1908 [4]), .C0(n9231), .D0(n19390), 
            .CI0(n19390), .A1(GND_net), .B1(\MISC.diff_w_7__N_1908 [5]), 
            .C1(n9233), .D1(n26559), .CI1(n26559), .CO0(n26559), .CO1(n19392), 
            .S0(\MISC.diff_w [4]), .S1(\MISC.diff_w [5]));
    defparam \MISC.diff_w_7__I_0_6 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_6 .INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n19330), .CI0(n19330), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26541), .CI1(n26541), 
            .CO0(n26541), .S0(rd_addr_nxt_p1_w[7]));
    defparam rd_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n19328), .CI0(n19328), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n26538), 
            .CI1(n26538), .CO0(n26538), .CO1(n19330), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n19326), .CI0(n19326), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n26535), 
            .CI1(n26535), .CO0(n26535), .CO1(n19328), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n19324), .CI0(n19324), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n26532), 
            .CI1(n26532), .CO0(n26532), .CO1(n19326), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_4  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1908 [2]), .C0(n9227), .D0(n19388), 
            .CI0(n19388), .A1(GND_net), .B1(\MISC.diff_w_7__N_1908 [3]), 
            .C1(n9229), .D1(n26556), .CI1(n26556), .CO0(n26556), .CO1(n19390), 
            .S0(\MISC.diff_w [2]), .S1(\MISC.diff_w [3]));
    defparam \MISC.diff_w_7__I_0_4 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_4 .INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1251_i6_3_lut (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n4277), .Z(n9233));
    defparam mux_1251_i6_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3504_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_p1_r [5]), .C(n9968), .Z(\MISC.diff_w_7__N_1908 [5]));
    defparam i3504_3_lut.INIT = "0xcaca";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_2  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1908 [0]), .C0(n9222), .D0(VCC_net), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_1908 [1]), .C1(n9225), 
            .D1(n26391), .CI1(n26391), .CO0(n26391), .CO1(n19388), .S0(\MISC.diff_w [0]), 
            .S1(\MISC.diff_w [1]));
    defparam \MISC.diff_w_7__I_0_2 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_2 .INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1251_i5_3_lut (.A(\MISC.rd_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n4277), .Z(n9231));
    defparam mux_1251_i5_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3502_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.wr_flag_addr_p1_r [4]), .C(n9968), .Z(\MISC.diff_w_7__N_1908 [4]));
    defparam i3502_3_lut.INIT = "0xcaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_1899), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_1899), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_1899), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_1899), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_1899), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_1899), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(waddr_r[1]));
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(waddr_r[2]));
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(waddr_r[3]));
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(waddr_r[4]));
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(waddr_r[5]));
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(waddr_r[6]));
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_1907), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_1907), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_1907), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_1907), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_1907), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_1907), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_1907), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(raddr_r[1]));
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(raddr_r[2]));
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(raddr_r[3]));
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(raddr_r[4]));
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(raddr_r[5]));
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(raddr_r[6]));
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_r [1]));
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_r [2]));
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_r [3]));
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_r [4]));
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_r [5]));
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_r [6]));
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_r [7]));
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i1  (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_p1_r [1]));
    defparam \MISC.wr_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i2  (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_p1_r [2]));
    defparam \MISC.wr_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i3  (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_p1_r [3]));
    defparam \MISC.wr_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i4  (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_p1_r [4]));
    defparam \MISC.wr_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i5  (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_p1_r [5]));
    defparam \MISC.wr_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i6  (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_p1_r [6]));
    defparam \MISC.wr_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i7  (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.wr_flag_addr_p1_r [7]));
    defparam \MISC.wr_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_r [1]));
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_r [2]));
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_r [3]));
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_r [4]));
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_r [5]));
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_r [6]));
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_r [7]));
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_p1_r [1]));
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_p1_r [2]));
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_p1_r [3]));
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_p1_r [4]));
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_p1_r [5]));
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_p1_r [6]));
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.rd_flag_addr_p1_r [7]));
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i2  (.D(\mem_EBR.data_raw_r[2] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[2] ));
    defparam \mem_EBR.data_buff_r_i2 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i3  (.D(\mem_EBR.data_raw_r[3] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[3] ));
    defparam \mem_EBR.data_buff_r_i3 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i4  (.D(\mem_EBR.data_raw_r[4] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[4] ));
    defparam \mem_EBR.data_buff_r_i4 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i5  (.D(\mem_EBR.data_raw_r[5] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[5] ));
    defparam \mem_EBR.data_buff_r_i5 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i6  (.D(\mem_EBR.data_raw_r[6] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[6] ));
    defparam \mem_EBR.data_buff_r_i6 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i7  (.D(\mem_EBR.data_raw_r[7] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[7] ));
    defparam \mem_EBR.data_buff_r_i7 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i8  (.D(\mem_EBR.data_raw_r[8] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[8] ));
    defparam \mem_EBR.data_buff_r_i8 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i9  (.D(\mem_EBR.data_raw_r[9] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[9] ));
    defparam \mem_EBR.data_buff_r_i9 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i10  (.D(\mem_EBR.data_raw_r[10] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[10] ));
    defparam \mem_EBR.data_buff_r_i10 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i11  (.D(\mem_EBR.data_raw_r[11] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[11] ));
    defparam \mem_EBR.data_buff_r_i11 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i12  (.D(\mem_EBR.data_raw_r[12] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[12] ));
    defparam \mem_EBR.data_buff_r_i12 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i13  (.D(\mem_EBR.data_raw_r[13] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[13] ));
    defparam \mem_EBR.data_buff_r_i13 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i14  (.D(\mem_EBR.data_raw_r[14] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[14] ));
    defparam \mem_EBR.data_buff_r_i14 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i15  (.D(\mem_EBR.data_raw_r[15] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_RHD2216_Q[15] ));
    defparam \mem_EBR.data_buff_r_i15 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i15 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i1  (.D(\MISC.diff_w [1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(int_FIFO_RHD2216_COUNT[1]));
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i2  (.D(\MISC.diff_w [2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(int_FIFO_RHD2216_COUNT[2]));
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i3  (.D(\MISC.diff_w [3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_FIFO_RHD2216_COUNT[3]));
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i4  (.D(\MISC.diff_w [4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_FIFO_RHD2216_COUNT[4]));
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i5  (.D(\MISC.diff_w [5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_FIFO_RHD2216_COUNT[5]));
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i6  (.D(\MISC.diff_w [6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_FIFO_RHD2216_COUNT[6]));
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i7  (.D(\MISC.diff_w [7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_FIFO_RHD2216_COUNT[7]));
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .SRMODE = "ASYNC";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n26370), .CI1(n26370), .CO0(n26370), .CO1(n19324), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n19321), .CI0(n19321), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26367), .CI1(n26367), 
            .CO0(n26367), .S0(wr_addr_nxt_p1_w[7]));
    defparam wr_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n19319), .CI0(n19319), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n26364), 
            .CI1(n26364), .CO0(n26364), .CO1(n19321), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n19317), .CI0(n19317), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n26361), 
            .CI1(n26361), .CO0(n26361), .CO1(n19319), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n19315), .CI0(n19315), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n26358), 
            .CI1(n26358), .CO0(n26358), .CO1(n19317), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(int_FIFO_RHD2216_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n26355), .CI1(n26355), .CO0(n26355), .CO1(n19315), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(int_FIFO_RHD2216_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(int_FIFO_RHD2216_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(int_FIFO_RHD2216_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(int_FIFO_RHD2216_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B))", lineinfo="@1(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(n17), 
            .B(n20644), .C(n21741), .D(n21932), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xccce";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (C+!(D))))", lineinfo="@1(2792[46],2792[60])" *) LUT4 i1_3_lut_4_lut (.A(int_FIFO_RHD2216_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_RHD2216_WE), 
            .Z(n9968));
    defparam i1_3_lut_4_lut.INIT = "0x0d00";
    (* lut_function="(!((B+!(C+!(D)))+!A))", lineinfo="@1(2792[46],2792[60])" *) LUT4 i2_3_lut_4_lut (.A(int_FIFO_RHD2216_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_RHD2216_WE), 
            .Z(n4277));
    defparam i2_3_lut_4_lut.INIT = "0x2022";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(int_FIFO_RHD2216_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_1899), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=64) 
//

module \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=64) (input o_Controller_Mode_c_1, 
            input o_Controller_Mode_c_0, output n6922, input pll_clk_int, 
            input maxfan_replicated_net_999, input o_reset_c, input n12941, 
            output o_RHD2132_SPI_Clk_c, input GND_net, input int_RHD2132_SPI_MISO, 
            input maxfan_replicated_net_1104, input int_FIFO_RHD2132_RE, 
            output \int_FIFO_RHD2132_Q[1] , input VCC_net, output \int_FIFO_RHD2132_Q[2] , 
            output \int_FIFO_RHD2132_Q[3] , output \int_FIFO_RHD2132_Q[4] , 
            output \int_FIFO_RHD2132_Q[5] , output \int_FIFO_RHD2132_Q[6] , 
            output \int_FIFO_RHD2132_Q[7] , output \int_FIFO_RHD2132_Q[8] , 
            output \int_FIFO_RHD2132_Q[9] , output \int_FIFO_RHD2132_Q[10] , 
            output \int_FIFO_RHD2132_Q[11] , output \int_FIFO_RHD2132_Q[12] , 
            output \int_FIFO_RHD2132_Q[13] , output \int_FIFO_RHD2132_Q[14] , 
            output \int_FIFO_RHD2132_Q[15] );
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    wire o_RHD2132_RX_DV, n12465, o_FIFO_RHD2132_WE;
    (* lineinfo="@3(79[5],79[30])" *) wire [15:0]o_RHD2132_RX_Byte_Falling;
    
    wire n2168;
    (* lineinfo="@3(55[5],55[24])" *) wire [31:0]o_FIFO_RHD2132_Data;
    
    (* lut_function="(A (B+(C)))", lineinfo="@2(171[5],231[9])" *) LUT4 i8648_2_lut_3_lut (.A(o_RHD2132_RX_DV), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .Z(n12465));
    defparam i8648_2_lut_3_lut.INIT = "0xa8a8";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i1 (.D(o_RHD2132_RX_Byte_Falling[0]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[0]));
    defparam int_FIFO_DATA__i1.REGSET = "SET";
    defparam int_FIFO_DATA__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A))" *) LUT4 i8631_1_lut (.A(o_Controller_Mode_c_0), 
            .Z(n6922));
    defparam i8631_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i2 (.D(o_RHD2132_RX_Byte_Falling[1]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[1]));
    defparam int_FIFO_DATA__i2.REGSET = "SET";
    defparam int_FIFO_DATA__i2.SRMODE = "ASYNC";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@2(178[3],227[10])" *) LUT4 i1_2_lut_3_lut (.A(o_RHD2132_RX_DV), 
            .B(o_Controller_Mode_c_0), .C(o_Controller_Mode_c_1), .Z(n2168));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i3 (.D(o_RHD2132_RX_Byte_Falling[2]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[2]));
    defparam int_FIFO_DATA__i3.REGSET = "SET";
    defparam int_FIFO_DATA__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i4 (.D(o_RHD2132_RX_Byte_Falling[3]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[3]));
    defparam int_FIFO_DATA__i4.REGSET = "SET";
    defparam int_FIFO_DATA__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i5 (.D(o_RHD2132_RX_Byte_Falling[4]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[4]));
    defparam int_FIFO_DATA__i5.REGSET = "SET";
    defparam int_FIFO_DATA__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i6 (.D(o_RHD2132_RX_Byte_Falling[5]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[5]));
    defparam int_FIFO_DATA__i6.REGSET = "SET";
    defparam int_FIFO_DATA__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i7 (.D(o_RHD2132_RX_Byte_Falling[6]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[6]));
    defparam int_FIFO_DATA__i7.REGSET = "SET";
    defparam int_FIFO_DATA__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i8 (.D(o_RHD2132_RX_Byte_Falling[7]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[7]));
    defparam int_FIFO_DATA__i8.REGSET = "SET";
    defparam int_FIFO_DATA__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i9 (.D(o_RHD2132_RX_Byte_Falling[8]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[8]));
    defparam int_FIFO_DATA__i9.REGSET = "SET";
    defparam int_FIFO_DATA__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i10 (.D(o_RHD2132_RX_Byte_Falling[9]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[9]));
    defparam int_FIFO_DATA__i10.REGSET = "SET";
    defparam int_FIFO_DATA__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i11 (.D(o_RHD2132_RX_Byte_Falling[10]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[10]));
    defparam int_FIFO_DATA__i11.REGSET = "SET";
    defparam int_FIFO_DATA__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i12 (.D(o_RHD2132_RX_Byte_Falling[11]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[11]));
    defparam int_FIFO_DATA__i12.REGSET = "SET";
    defparam int_FIFO_DATA__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i13 (.D(o_RHD2132_RX_Byte_Falling[12]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[12]));
    defparam int_FIFO_DATA__i13.REGSET = "SET";
    defparam int_FIFO_DATA__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i14 (.D(o_RHD2132_RX_Byte_Falling[13]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[13]));
    defparam int_FIFO_DATA__i14.REGSET = "SET";
    defparam int_FIFO_DATA__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i15 (.D(o_RHD2132_RX_Byte_Falling[14]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[14]));
    defparam int_FIFO_DATA__i15.REGSET = "SET";
    defparam int_FIFO_DATA__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i16 (.D(o_RHD2132_RX_Byte_Falling[15]), 
            .SP(n2168), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_RHD2132_Data[15]));
    defparam int_FIFO_DATA__i16.REGSET = "SET";
    defparam int_FIFO_DATA__i16.SRMODE = "ASYNC";
    (* lineinfo="@2(130[21],130[34])" *) \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=64) SPI_Master_CS_1 (n12941, 
            o_Controller_Mode_c_1, o_RHD2132_SPI_Clk_c, pll_clk_int, o_reset_c, 
            maxfan_replicated_net_999, o_RHD2132_RX_DV, GND_net, int_RHD2132_SPI_MISO, 
            {o_RHD2132_RX_Byte_Falling}, maxfan_replicated_net_1104);
    (* lineinfo="@2(153[12],153[32])" *) FIFO_MEM_U3 FIFO_1 (int_FIFO_RHD2132_RE, 
            o_FIFO_RHD2132_WE, pll_clk_int, maxfan_replicated_net_999, 
            o_reset_c, GND_net, maxfan_replicated_net_1104, \int_FIFO_RHD2132_Q[1] , 
            VCC_net, o_FIFO_RHD2132_Data[0], o_FIFO_RHD2132_Data[1], o_FIFO_RHD2132_Data[2], 
            o_FIFO_RHD2132_Data[3], o_FIFO_RHD2132_Data[4], o_FIFO_RHD2132_Data[5], 
            o_FIFO_RHD2132_Data[6], o_FIFO_RHD2132_Data[7], o_FIFO_RHD2132_Data[8], 
            o_FIFO_RHD2132_Data[9], o_FIFO_RHD2132_Data[10], o_FIFO_RHD2132_Data[11], 
            o_FIFO_RHD2132_Data[12], o_FIFO_RHD2132_Data[13], o_FIFO_RHD2132_Data[14], 
            o_FIFO_RHD2132_Data[15], \int_FIFO_RHD2132_Q[2] , \int_FIFO_RHD2132_Q[3] , 
            \int_FIFO_RHD2132_Q[4] , \int_FIFO_RHD2132_Q[5] , \int_FIFO_RHD2132_Q[6] , 
            \int_FIFO_RHD2132_Q[7] , \int_FIFO_RHD2132_Q[8] , \int_FIFO_RHD2132_Q[9] , 
            \int_FIFO_RHD2132_Q[10] , \int_FIFO_RHD2132_Q[11] , \int_FIFO_RHD2132_Q[12] , 
            \int_FIFO_RHD2132_Q[13] , \int_FIFO_RHD2132_Q[14] , \int_FIFO_RHD2132_Q[15] );
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=28, LSE_RCOL=59, LSE_LLINE=495, LSE_RLINE=495, lineinfo="@2(171[5],231[9])" *) FD1P3XZ int_FIFO_WE (.D(n12465), 
            .SP(n6922), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_RHD2132_WE));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=64) 
//

module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=64) (input n12941, 
            input o_Controller_Mode_c_1, output o_RHD2132_SPI_Clk_c, input pll_clk_int, 
            input o_reset_c, input maxfan_replicated_net_999, output o_RHD2132_RX_DV, 
            input GND_net, input int_RHD2132_SPI_MISO, output [15:0]o_RHD2132_RX_Byte_Falling, 
            input maxfan_replicated_net_1104);
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    (* lineinfo="@6(120[18],120[40])" *) SPI_Master SPI_Master_1 (n12941, 
            o_Controller_Mode_c_1, o_RHD2132_SPI_Clk_c, pll_clk_int, o_reset_c, 
            maxfan_replicated_net_999, o_RHD2132_RX_DV, GND_net, int_RHD2132_SPI_MISO, 
            {o_RHD2132_RX_Byte_Falling}, maxfan_replicated_net_1104);
    
endmodule

//
// Verilog Description of module SPI_Master
//

module SPI_Master (input n12941, input o_Controller_Mode_c_1, output o_RHD2132_SPI_Clk_c, 
            input pll_clk_int, input o_reset_c, input maxfan_replicated_net_999, 
            output o_RHD2132_RX_DV, input GND_net, input int_RHD2132_SPI_MISO, 
            output [15:0]o_RHD2132_RX_Byte_Falling, input maxfan_replicated_net_1104);
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    wire n3, w_Master_Ready_N_2103, int_RHD2132_SPI_Clk, n21128, r_Leading_Edge, 
        n22776, r_SPI_Clk, r_Trailing_Edge_N_2109, r_Trailing_Edge;
    (* lineinfo="@5(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    
    wire n6, n2268, o_RHD2132_RX_DV_N_2085, n5, n20699, w_Master_Ready;
    (* lineinfo="@5(43[10],43[25])" *) wire [1:0]r_SPI_Clk_Count;
    
    wire n6_adj_2125, n9820, n9818, n10907, n11393, n9814;
    wire [1:0]r_SPI_Clk_Count_1__N_1875;
    
    wire n15993, n11427, n11430, n11433, n9510, n2264, n19417, 
        n26592;
    (* lineinfo="@5(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    wire [5:0]r_SPI_Clk_Edges_5__N_1877;
    
    wire n19415, n26589, n19413, n26586, n5_adj_2126, n12519, n5_adj_2127, 
        n12520, n15621, n12521, n11403, n12522, n12523, n12524, 
        n12525, n6_adj_2128, n12526, n12527, n12528, n12529, n26427, 
        n15605, n12530, n12531, n10, n12532, n11769, n12533, n12503, 
        n9816, VCC_net;
    
    (* lut_function="(!(A))" *) LUT4 equal_835_i12_1_lut (.A(n3), .Z(w_Master_Ready_N_2103));
    defparam equal_835_i12_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@7(129[12],129[29])" *) LUT4 i6084_3_lut (.A(n12941), 
            .B(int_RHD2132_SPI_Clk), .C(o_Controller_Mode_c_1), .Z(o_RHD2132_SPI_Clk_c));
    defparam i6084_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n22776), 
            .SP(n3), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2109), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD2132_RX_DV_N_2085), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_DV));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@5(164[24],164[62])" *) LUT4 equal_354_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6));
    defparam equal_354_i6_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(159[5],175[12])" *) LUT4 i688_2_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .Z(n2268));
    defparam i688_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n9510), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@5(164[24],164[62])" *) LUT4 equal_355_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5));
    defparam equal_355_i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@5(159[5],175[12])" *) LUT4 i3_4_lut (.A(n5), 
            .B(n2268), .C(n6), .D(r_RX_Bit_Count[0]), .Z(n20699));
    defparam i3_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A (B)+!A (B+(C))))", lineinfo="@5(153[3],176[10])" *) LUT4 i8626_3_lut (.A(o_RHD2132_RX_DV), 
            .B(w_Master_Ready), .C(n20699), .Z(o_RHD2132_RX_DV_N_2085));
    defparam i8626_3_lut.INIT = "0x2323";
    (* lut_function="(A (B (C)))", lineinfo="@5(71[5],106[12])" *) LUT4 i8627_3_lut (.A(r_SPI_Clk_Count[0]), 
            .B(n3), .C(r_SPI_Clk_Count[1]), .Z(r_Trailing_Edge_N_2109));
    defparam i8627_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i8856_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6_adj_2125), 
            .Z(n9820));
    defparam i8856_4_lut.INIT = "0xeeed";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i8857_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(n6_adj_2125), .Z(n9818));
    defparam i8857_3_lut.INIT = "0xeded";
    (* lut_function="((B+(C))+!A)", lineinfo="@5(153[3],176[10])" *) LUT4 i1_2_lut_3_lut (.A(n10907), 
            .B(r_RX_Bit_Count[3]), .C(r_RX_Bit_Count[4]), .Z(n11393));
    defparam i1_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i8859_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n9814));
    defparam i8859_3_lut.INIT = "0xeded";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(98[30],98[45])" *) LUT4 i12006_2_lut (.A(n3), 
            .B(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_1875[0]));
    defparam i12006_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C)))" *) LUT4 i9102_2_lut_3_lut (.A(n10907), .B(r_RX_Bit_Count[1]), 
            .C(r_RX_Bit_Count[2]), .Z(n15993));
    defparam i9102_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="((B+!(C))+!A)", lineinfo="@5(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_12 (.A(n10907), 
            .B(r_RX_Bit_Count[1]), .C(r_RX_Bit_Count[2]), .Z(n11427));
    defparam i1_2_lut_3_lut_adj_12.INIT = "0xdfdf";
    (* lut_function="(((C)+!B)+!A)", lineinfo="@5(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_13 (.A(n10907), 
            .B(r_RX_Bit_Count[1]), .C(r_RX_Bit_Count[2]), .Z(n11430));
    defparam i1_2_lut_3_lut_adj_13.INIT = "0xf7f7";
    (* lut_function="((B+(C))+!A)", lineinfo="@5(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_14 (.A(n10907), 
            .B(r_RX_Bit_Count[1]), .C(r_RX_Bit_Count[2]), .Z(n11433));
    defparam i1_2_lut_3_lut_adj_14.INIT = "0xfdfd";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD2132_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(w_Master_Ready_N_2103), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1269__i0 (.D(r_SPI_Clk_Count_1__N_1875[0]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_1269__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1269__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@5(84[7],105[14])" *) LUT4 i1_2_lut (.A(r_SPI_Clk_Count[0]), 
            .B(n3), .Z(n2264));
    defparam i1_2_lut.INIT = "0x8888";
    (* lineinfo="@5(91[30],91[45])" *) FA2 r_SPI_Clk_Edges_1262_add_4_7 (.A0(GND_net), 
            .B0(n2264), .C0(r_SPI_Clk_Edges[5]), .D0(n19417), .CI0(n19417), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26592), .CI1(n26592), 
            .CO0(n26592), .S0(r_SPI_Clk_Edges_5__N_1877[5]));
    defparam r_SPI_Clk_Edges_1262_add_4_7.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Edges_1262_add_4_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@5(91[30],91[45])" *) FD1P3XZ r_SPI_Clk_Edges_1262__i0 (.D(r_SPI_Clk_Edges_5__N_1877[0]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_1262__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_1262__i0.SRMODE = "ASYNC";
    (* lineinfo="@5(91[30],91[45])" *) FA2 r_SPI_Clk_Edges_1262_add_4_5 (.A0(GND_net), 
            .B0(n2264), .C0(r_SPI_Clk_Edges[3]), .D0(n19415), .CI0(n19415), 
            .A1(GND_net), .B1(n2264), .C1(r_SPI_Clk_Edges[4]), .D1(n26589), 
            .CI1(n26589), .CO0(n26589), .CO1(n19417), .S0(r_SPI_Clk_Edges_5__N_1877[3]), 
            .S1(r_SPI_Clk_Edges_5__N_1877[4]));
    defparam r_SPI_Clk_Edges_1262_add_4_5.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Edges_1262_add_4_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i0 (.D(n12503), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD2132_RX_Byte_Falling[0]));
    defparam o_RX_Byte_Falling_i0_i0.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i0.SRMODE = "ASYNC";
    (* lineinfo="@5(91[30],91[45])" *) FA2 r_SPI_Clk_Edges_1262_add_4_3 (.A0(GND_net), 
            .B0(n2264), .C0(r_SPI_Clk_Edges[1]), .D0(n19413), .CI0(n19413), 
            .A1(GND_net), .B1(n2264), .C1(r_SPI_Clk_Edges[2]), .D1(n26586), 
            .CI1(n26586), .CO0(n26586), .CO1(n19415), .S0(r_SPI_Clk_Edges_5__N_1877[1]), 
            .S1(r_SPI_Clk_Edges_5__N_1877[2]));
    defparam r_SPI_Clk_Edges_1262_add_4_3.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Edges_1262_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5703_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[1]), .C(n5_adj_2126), .D(n11393), 
            .Z(n12519));
    defparam i5703_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5704_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[2]), .C(n5_adj_2127), .D(n11393), 
            .Z(n12520));
    defparam i5704_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5705_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[3]), .C(n15621), .D(n11393), 
            .Z(n12521));
    defparam i5705_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5706_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[4]), .C(n5), .D(n11403), .Z(n12522));
    defparam i5706_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5707_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[5]), .C(n5_adj_2126), .D(n11403), 
            .Z(n12523));
    defparam i5707_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5708_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[6]), .C(n5_adj_2127), .D(n11403), 
            .Z(n12524));
    defparam i5708_4_lut.INIT = "0xccca";
    (* lut_function="(A+!(B (C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i2_3_lut (.A(r_RX_Bit_Count[4]), 
            .B(n10907), .C(r_RX_Bit_Count[3]), .Z(n11403));
    defparam i2_3_lut.INIT = "0xbfbf";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5709_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[7]), .C(n15621), .D(n11403), 
            .Z(n12525));
    defparam i5709_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5710_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[8]), .C(n6_adj_2128), .D(n11433), 
            .Z(n12526));
    defparam i5710_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5711_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[9]), .C(n6_adj_2128), .D(n11430), 
            .Z(n12527));
    defparam i5711_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5712_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[10]), .C(n6_adj_2128), .D(n11427), 
            .Z(n12528));
    defparam i5712_4_lut.INIT = "0xccca";
    (* lut_function="(A+!(B))", lineinfo="@5(164[24],164[62])" *) LUT4 equal_344_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2128));
    defparam equal_344_i6_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5713_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[11]), .C(n6_adj_2128), .D(n15993), 
            .Z(n12529));
    defparam i5713_4_lut.INIT = "0xcacc";
    (* lineinfo="@5(91[30],91[45])" *) FA2 r_SPI_Clk_Edges_1262_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n2264), .C1(r_SPI_Clk_Edges[0]), 
            .D1(n26427), .CI1(n26427), .CO0(n26427), .CO1(n19413), .S1(r_SPI_Clk_Edges_5__N_1877[0]));
    defparam r_SPI_Clk_Edges_1262_add_4_1.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Edges_1262_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5714_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[12]), .C(n15605), .D(n11433), 
            .Z(n12530));
    defparam i5714_4_lut.INIT = "0xccac";
    (* lut_function="((B)+!A)", lineinfo="@5(164[24],164[62])" *) LUT4 equal_354_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2126));
    defparam equal_354_i5_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5715_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[13]), .C(n15605), .D(n11430), 
            .Z(n12531));
    defparam i5715_4_lut.INIT = "0xccac";
    (* lut_function="(A+!(B))", lineinfo="@5(164[24],164[62])" *) LUT4 equal_341_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2127));
    defparam equal_341_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(90[9],102[16])" *) LUT4 i14593_2_lut (.A(r_SPI_Clk), 
            .B(r_SPI_Clk_Count[0]), .Z(n22776));
    defparam i14593_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(r_SPI_Clk_Edges[4]), .C(r_SPI_Clk_Edges[2]), .D(r_SPI_Clk_Edges[5]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(r_SPI_Clk_Edges[0]), 
            .B(n10), .C(r_SPI_Clk_Edges[1]), .Z(n3));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_3_lut (.A(r_SPI_Clk_Count[0]), 
            .B(n3), .C(r_SPI_Clk_Count[1]), .Z(n21128));
    defparam i1_3_lut.INIT = "0x0808";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5716_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[14]), .C(n15605), .D(n11427), 
            .Z(n12532));
    defparam i5716_4_lut.INIT = "0xccac";
    (* lut_function="(A (B))" *) LUT4 i8732_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n15621));
    defparam i8732_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_15 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n11769));
    defparam i1_2_lut_3_lut_adj_15.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i8716_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n15605));
    defparam i8716_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5717_4_lut (.A(o_RHD2132_RX_Byte_Falling[15]), 
            .B(int_RHD2132_SPI_MISO), .C(n15605), .D(n15993), .Z(n12533));
    defparam i5717_4_lut.INIT = "0xcaaa";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@5(159[5],175[12])" *) LUT4 i2_3_lut_adj_16 (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .Z(n10907));
    defparam i2_3_lut_adj_16.INIT = "0x1010";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5687_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD2132_RX_Byte_Falling[0]), .C(n5), .D(n11393), .Z(n12503));
    defparam i5687_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n9814), 
            .SP(n11769), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C))+!A !(B (C))))", lineinfo="@5(98[30],98[45])" *) LUT4 i12014_2_lut_3_lut (.A(r_SPI_Clk_Count[1]), 
            .B(r_SPI_Clk_Count[0]), .C(n3), .Z(r_SPI_Clk_Count_1__N_1875[1]));
    defparam i12014_2_lut_3_lut.INIT = "0x6a6a";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n9816), 
            .SP(n11769), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n9818), 
            .SP(n11769), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n9820), 
            .SP(n11769), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1269__i1 (.D(r_SPI_Clk_Count_1__N_1875[1]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_1269__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1269__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(91[30],91[45])" *) FD1P3XZ r_SPI_Clk_Edges_1262__i1 (.D(r_SPI_Clk_Edges_5__N_1877[1]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_1262__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_1262__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(91[30],91[45])" *) FD1P3XZ r_SPI_Clk_Edges_1262__i2 (.D(r_SPI_Clk_Edges_5__N_1877[2]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_1262__i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_1262__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(91[30],91[45])" *) FD1P3XZ r_SPI_Clk_Edges_1262__i3 (.D(r_SPI_Clk_Edges_5__N_1877[3]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_1262__i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_1262__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(91[30],91[45])" *) FD1P3XZ r_SPI_Clk_Edges_1262__i4 (.D(r_SPI_Clk_Edges_5__N_1877[4]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_1262__i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_1262__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(91[30],91[45])" *) FD1P3XZ r_SPI_Clk_Edges_1262__i5 (.D(r_SPI_Clk_Edges_5__N_1877[5]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_1262__i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_1262__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i15 (.D(n12533), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD2132_RX_Byte_Falling[15]));
    defparam o_RX_Byte_Falling_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i15.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B+(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i9004_3_lut_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .D(r_Leading_Edge), 
            .Z(n9510));
    defparam i9004_3_lut_4_lut.INIT = "0xddde";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i14 (.D(n12532), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[14]));
    defparam o_RX_Byte_Falling_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i14.SRMODE = "ASYNC";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C+!(D))))" *) LUT4 i8858_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(w_Master_Ready), .D(r_RX_Bit_Count[2]), 
            .Z(n9816));
    defparam i8858_3_lut_4_lut.INIT = "0xfef1";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i13 (.D(n12531), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(o_RHD2132_RX_Byte_Falling[13]));
    defparam o_RX_Byte_Falling_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i13.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1593_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[2]), .Z(n6_adj_2125));
    defparam i1593_2_lut_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i12 (.D(n12530), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[12]));
    defparam o_RX_Byte_Falling_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i11 (.D(n12529), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[11]));
    defparam o_RX_Byte_Falling_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i10 (.D(n12528), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[10]));
    defparam o_RX_Byte_Falling_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i9 (.D(n12527), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[9]));
    defparam o_RX_Byte_Falling_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i8 (.D(n12526), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[8]));
    defparam o_RX_Byte_Falling_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i7 (.D(n12525), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[7]));
    defparam o_RX_Byte_Falling_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i6 (.D(n12524), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[6]));
    defparam o_RX_Byte_Falling_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i5 (.D(n12523), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[5]));
    defparam o_RX_Byte_Falling_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i4 (.D(n12522), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[4]));
    defparam o_RX_Byte_Falling_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i3 (.D(n12521), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[3]));
    defparam o_RX_Byte_Falling_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i2 (.D(n12520), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[2]));
    defparam o_RX_Byte_Falling_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i1 (.D(n12519), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD2132_RX_Byte_Falling[1]));
    defparam o_RX_Byte_Falling_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(n21128), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module FIFO_MEM_U3
//

module FIFO_MEM_U3 (input int_FIFO_RHD2132_RE, input o_FIFO_RHD2132_WE, 
            input pll_clk_int, input maxfan_replicated_net_999, input o_reset_c, 
            input GND_net, input maxfan_replicated_net_1104, output \int_FIFO_RHD2132_Q[1] , 
            input VCC_net, input \o_FIFO_RHD2132_Data[0] , input \o_FIFO_RHD2132_Data[1] , 
            input \o_FIFO_RHD2132_Data[2] , input \o_FIFO_RHD2132_Data[3] , 
            input \o_FIFO_RHD2132_Data[4] , input \o_FIFO_RHD2132_Data[5] , 
            input \o_FIFO_RHD2132_Data[6] , input \o_FIFO_RHD2132_Data[7] , 
            input \o_FIFO_RHD2132_Data[8] , input \o_FIFO_RHD2132_Data[9] , 
            input \o_FIFO_RHD2132_Data[10] , input \o_FIFO_RHD2132_Data[11] , 
            input \o_FIFO_RHD2132_Data[12] , input \o_FIFO_RHD2132_Data[13] , 
            input \o_FIFO_RHD2132_Data[14] , input \o_FIFO_RHD2132_Data[15] , 
            output \int_FIFO_RHD2132_Q[2] , output \int_FIFO_RHD2132_Q[3] , 
            output \int_FIFO_RHD2132_Q[4] , output \int_FIFO_RHD2132_Q[5] , 
            output \int_FIFO_RHD2132_Q[6] , output \int_FIFO_RHD2132_Q[7] , 
            output \int_FIFO_RHD2132_Q[8] , output \int_FIFO_RHD2132_Q[9] , 
            output \int_FIFO_RHD2132_Q[10] , output \int_FIFO_RHD2132_Q[11] , 
            output \int_FIFO_RHD2132_Q[12] , output \int_FIFO_RHD2132_Q[13] , 
            output \int_FIFO_RHD2132_Q[14] , output \int_FIFO_RHD2132_Q[15] );
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP")_U2 lscc_fifo_inst (int_FIFO_RHD2132_RE, 
            o_FIFO_RHD2132_WE, pll_clk_int, maxfan_replicated_net_999, 
            o_reset_c, GND_net, maxfan_replicated_net_1104, \int_FIFO_RHD2132_Q[1] , 
            VCC_net, \o_FIFO_RHD2132_Data[0] , \o_FIFO_RHD2132_Data[1] , 
            \o_FIFO_RHD2132_Data[2] , \o_FIFO_RHD2132_Data[3] , \o_FIFO_RHD2132_Data[4] , 
            \o_FIFO_RHD2132_Data[5] , \o_FIFO_RHD2132_Data[6] , \o_FIFO_RHD2132_Data[7] , 
            \o_FIFO_RHD2132_Data[8] , \o_FIFO_RHD2132_Data[9] , \o_FIFO_RHD2132_Data[10] , 
            \o_FIFO_RHD2132_Data[11] , \o_FIFO_RHD2132_Data[12] , \o_FIFO_RHD2132_Data[13] , 
            \o_FIFO_RHD2132_Data[14] , \o_FIFO_RHD2132_Data[15] , \int_FIFO_RHD2132_Q[2] , 
            \int_FIFO_RHD2132_Q[3] , \int_FIFO_RHD2132_Q[4] , \int_FIFO_RHD2132_Q[5] , 
            \int_FIFO_RHD2132_Q[6] , \int_FIFO_RHD2132_Q[7] , \int_FIFO_RHD2132_Q[8] , 
            \int_FIFO_RHD2132_Q[9] , \int_FIFO_RHD2132_Q[10] , \int_FIFO_RHD2132_Q[11] , 
            \int_FIFO_RHD2132_Q[12] , \int_FIFO_RHD2132_Q[13] , \int_FIFO_RHD2132_Q[14] , 
            \int_FIFO_RHD2132_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP")_U2 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP")_U2 (input int_FIFO_RHD2132_RE, 
            input o_FIFO_RHD2132_WE, input pll_clk_int, input maxfan_replicated_net_999, 
            input o_reset_c, input GND_net, input maxfan_replicated_net_1104, 
            output \int_FIFO_RHD2132_Q[1] , input VCC_net, input \o_FIFO_RHD2132_Data[0] , 
            input \o_FIFO_RHD2132_Data[1] , input \o_FIFO_RHD2132_Data[2] , 
            input \o_FIFO_RHD2132_Data[3] , input \o_FIFO_RHD2132_Data[4] , 
            input \o_FIFO_RHD2132_Data[5] , input \o_FIFO_RHD2132_Data[6] , 
            input \o_FIFO_RHD2132_Data[7] , input \o_FIFO_RHD2132_Data[8] , 
            input \o_FIFO_RHD2132_Data[9] , input \o_FIFO_RHD2132_Data[10] , 
            input \o_FIFO_RHD2132_Data[11] , input \o_FIFO_RHD2132_Data[12] , 
            input \o_FIFO_RHD2132_Data[13] , input \o_FIFO_RHD2132_Data[14] , 
            input \o_FIFO_RHD2132_Data[15] , output \int_FIFO_RHD2132_Q[2] , 
            output \int_FIFO_RHD2132_Q[3] , output \int_FIFO_RHD2132_Q[4] , 
            output \int_FIFO_RHD2132_Q[5] , output \int_FIFO_RHD2132_Q[6] , 
            output \int_FIFO_RHD2132_Q[7] , output \int_FIFO_RHD2132_Q[8] , 
            output \int_FIFO_RHD2132_Q[9] , output \int_FIFO_RHD2132_Q[10] , 
            output \int_FIFO_RHD2132_Q[11] , output \int_FIFO_RHD2132_Q[12] , 
            output \int_FIFO_RHD2132_Q[13] , output \int_FIFO_RHD2132_Q[14] , 
            output \int_FIFO_RHD2132_Q[15] );
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP")_U1 fifo0 (int_FIFO_RHD2132_RE, 
            o_FIFO_RHD2132_WE, pll_clk_int, maxfan_replicated_net_999, 
            o_reset_c, GND_net, maxfan_replicated_net_1104, \int_FIFO_RHD2132_Q[1] , 
            VCC_net, \o_FIFO_RHD2132_Data[0] , \o_FIFO_RHD2132_Data[1] , 
            \o_FIFO_RHD2132_Data[2] , \o_FIFO_RHD2132_Data[3] , \o_FIFO_RHD2132_Data[4] , 
            \o_FIFO_RHD2132_Data[5] , \o_FIFO_RHD2132_Data[6] , \o_FIFO_RHD2132_Data[7] , 
            \o_FIFO_RHD2132_Data[8] , \o_FIFO_RHD2132_Data[9] , \o_FIFO_RHD2132_Data[10] , 
            \o_FIFO_RHD2132_Data[11] , \o_FIFO_RHD2132_Data[12] , \o_FIFO_RHD2132_Data[13] , 
            \o_FIFO_RHD2132_Data[14] , \o_FIFO_RHD2132_Data[15] , \int_FIFO_RHD2132_Q[2] , 
            \int_FIFO_RHD2132_Q[3] , \int_FIFO_RHD2132_Q[4] , \int_FIFO_RHD2132_Q[5] , 
            \int_FIFO_RHD2132_Q[6] , \int_FIFO_RHD2132_Q[7] , \int_FIFO_RHD2132_Q[8] , 
            \int_FIFO_RHD2132_Q[9] , \int_FIFO_RHD2132_Q[10] , \int_FIFO_RHD2132_Q[11] , 
            \int_FIFO_RHD2132_Q[12] , \int_FIFO_RHD2132_Q[13] , \int_FIFO_RHD2132_Q[14] , 
            \int_FIFO_RHD2132_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP")_U1 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP")_U1 (input int_FIFO_RHD2132_RE, 
            input o_FIFO_RHD2132_WE, input pll_clk_int, input maxfan_replicated_net_999, 
            input o_reset_c, input GND_net, input maxfan_replicated_net_1104, 
            output \int_FIFO_RHD2132_Q[1] , input VCC_net, input \o_FIFO_RHD2132_Data[0] , 
            input \o_FIFO_RHD2132_Data[1] , input \o_FIFO_RHD2132_Data[2] , 
            input \o_FIFO_RHD2132_Data[3] , input \o_FIFO_RHD2132_Data[4] , 
            input \o_FIFO_RHD2132_Data[5] , input \o_FIFO_RHD2132_Data[6] , 
            input \o_FIFO_RHD2132_Data[7] , input \o_FIFO_RHD2132_Data[8] , 
            input \o_FIFO_RHD2132_Data[9] , input \o_FIFO_RHD2132_Data[10] , 
            input \o_FIFO_RHD2132_Data[11] , input \o_FIFO_RHD2132_Data[12] , 
            input \o_FIFO_RHD2132_Data[13] , input \o_FIFO_RHD2132_Data[14] , 
            input \o_FIFO_RHD2132_Data[15] , output \int_FIFO_RHD2132_Q[2] , 
            output \int_FIFO_RHD2132_Q[3] , output \int_FIFO_RHD2132_Q[4] , 
            output \int_FIFO_RHD2132_Q[5] , output \int_FIFO_RHD2132_Q[6] , 
            output \int_FIFO_RHD2132_Q[7] , output \int_FIFO_RHD2132_Q[8] , 
            output \int_FIFO_RHD2132_Q[9] , output \int_FIFO_RHD2132_Q[10] , 
            output \int_FIFO_RHD2132_Q[11] , output \int_FIFO_RHD2132_Q[12] , 
            output \int_FIFO_RHD2132_Q[13] , output \int_FIFO_RHD2132_Q[14] , 
            output \int_FIFO_RHD2132_Q[15] );
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP")_U0 \_FABRIC.u_fifo  (int_FIFO_RHD2132_RE, 
            o_FIFO_RHD2132_WE, pll_clk_int, maxfan_replicated_net_999, 
            o_reset_c, GND_net, maxfan_replicated_net_1104, \int_FIFO_RHD2132_Q[1] , 
            VCC_net, \o_FIFO_RHD2132_Data[0] , \o_FIFO_RHD2132_Data[1] , 
            \o_FIFO_RHD2132_Data[2] , \o_FIFO_RHD2132_Data[3] , \o_FIFO_RHD2132_Data[4] , 
            \o_FIFO_RHD2132_Data[5] , \o_FIFO_RHD2132_Data[6] , \o_FIFO_RHD2132_Data[7] , 
            \o_FIFO_RHD2132_Data[8] , \o_FIFO_RHD2132_Data[9] , \o_FIFO_RHD2132_Data[10] , 
            \o_FIFO_RHD2132_Data[11] , \o_FIFO_RHD2132_Data[12] , \o_FIFO_RHD2132_Data[13] , 
            \o_FIFO_RHD2132_Data[14] , \o_FIFO_RHD2132_Data[15] , \int_FIFO_RHD2132_Q[2] , 
            \int_FIFO_RHD2132_Q[3] , \int_FIFO_RHD2132_Q[4] , \int_FIFO_RHD2132_Q[5] , 
            \int_FIFO_RHD2132_Q[6] , \int_FIFO_RHD2132_Q[7] , \int_FIFO_RHD2132_Q[8] , 
            \int_FIFO_RHD2132_Q[9] , \int_FIFO_RHD2132_Q[10] , \int_FIFO_RHD2132_Q[11] , 
            \int_FIFO_RHD2132_Q[12] , \int_FIFO_RHD2132_Q[13] , \int_FIFO_RHD2132_Q[14] , 
            \int_FIFO_RHD2132_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP")_U0 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP")_U0 (input int_FIFO_RHD2132_RE, 
            input o_FIFO_RHD2132_WE, input pll_clk_int, input maxfan_replicated_net_999, 
            input o_reset_c, input GND_net, input maxfan_replicated_net_1104, 
            output \int_FIFO_RHD2132_Q[1] , input VCC_net, input \o_FIFO_RHD2132_Data[0] , 
            input \o_FIFO_RHD2132_Data[1] , input \o_FIFO_RHD2132_Data[2] , 
            input \o_FIFO_RHD2132_Data[3] , input \o_FIFO_RHD2132_Data[4] , 
            input \o_FIFO_RHD2132_Data[5] , input \o_FIFO_RHD2132_Data[6] , 
            input \o_FIFO_RHD2132_Data[7] , input \o_FIFO_RHD2132_Data[8] , 
            input \o_FIFO_RHD2132_Data[9] , input \o_FIFO_RHD2132_Data[10] , 
            input \o_FIFO_RHD2132_Data[11] , input \o_FIFO_RHD2132_Data[12] , 
            input \o_FIFO_RHD2132_Data[13] , input \o_FIFO_RHD2132_Data[14] , 
            input \o_FIFO_RHD2132_Data[15] , output \int_FIFO_RHD2132_Q[2] , 
            output \int_FIFO_RHD2132_Q[3] , output \int_FIFO_RHD2132_Q[4] , 
            output \int_FIFO_RHD2132_Q[5] , output \int_FIFO_RHD2132_Q[6] , 
            output \int_FIFO_RHD2132_Q[7] , output \int_FIFO_RHD2132_Q[8] , 
            output \int_FIFO_RHD2132_Q[9] , output \int_FIFO_RHD2132_Q[10] , 
            output \int_FIFO_RHD2132_Q[11] , output \int_FIFO_RHD2132_Q[12] , 
            output \int_FIFO_RHD2132_Q[13] , output \int_FIFO_RHD2132_Q[14] , 
            output \int_FIFO_RHD2132_Q[15] );
    
    (* is_clock=1, lineinfo="@7(171[9],171[20])" *) wire pll_clk_int;
    (* lineinfo="@1(2645[48],2645[57])" *) wire [7:0]rd_addr_r;
    (* lineinfo="@1(2646[48],2646[60])" *) wire [7:0]rd_addr_p1_r;
    
    wire empty_r;
    (* lineinfo="@1(2655[28],2655[41])" *) wire [7:0]rd_addr_nxt_w;
    (* lineinfo="@1(2639[48],2639[57])" *) wire [7:0]wr_addr_r;
    (* lineinfo="@1(2640[48],2640[60])" *) wire [7:0]wr_addr_p1_r;
    
    wire full_r;
    (* lineinfo="@1(2652[28],2652[41])" *) wire [7:0]wr_addr_nxt_w;
    
    wire wr_addr_nxt_w_0__N_2043, full_nxt_w, full_mem_r, n19367, n26553;
    (* lineinfo="@1(2656[28],2656[44])" *) wire [7:0]rd_addr_nxt_p1_w;
    
    wire empty_nxt_w, empty_mem_r;
    (* lineinfo="@1(2653[28],2653[44])" *) wire [7:0]wr_addr_nxt_p1_w;
    (* lineinfo="@1(2642[54],2642[66])" *) wire [6:0]wr_cmpaddr_r;
    (* lineinfo="@1(2641[48],2641[63])" *) wire [7:0]wr_addr_p1cmp_r;
    (* lineinfo="@1(2643[54],2643[61])" *) wire [6:0]waddr_r;
    (* lineinfo="@1(2644[54],2644[69])" *) wire [6:0]wr_cmpaddr_p1_r;
    
    wire rd_addr_nxt_w_0__N_2051;
    (* lineinfo="@1(2647[48],2647[63])" *) wire [7:0]rd_addr_p1cmp_r;
    (* lineinfo="@1(2648[54],2648[66])" *) wire [6:0]rd_cmpaddr_r;
    (* lineinfo="@1(2649[54],2649[61])" *) wire [6:0]raddr_r;
    
    wire \mem_EBR.data_raw_r[1] , n19365, n26550, n19363, n26547, 
        n19361, n26544, n26388, rd_fifo_en_w, wr_fifo_en_w, n21739, 
        n21795, n21813, n21910, n21815, n21140, n20704, n5, n10, 
        n8, n12, n21799, n21753, n12_adj_2124, n21924, n15, n20655, 
        \mem_EBR.data_raw_r[2] , \mem_EBR.data_raw_r[3] , \mem_EBR.data_raw_r[4] , 
        \mem_EBR.data_raw_r[5] , \mem_EBR.data_raw_r[6] , \mem_EBR.data_raw_r[7] , 
        \mem_EBR.data_raw_r[8] , \mem_EBR.data_raw_r[9] , \mem_EBR.data_raw_r[10] , 
        \mem_EBR.data_raw_r[11] , \mem_EBR.data_raw_r[12] , \mem_EBR.data_raw_r[13] , 
        \mem_EBR.data_raw_r[14] , \mem_EBR.data_raw_r[15] , n19346, n26385, 
        n19344, n26382, n19342, n26379, n19340, n26376, n26373, 
        VCC_net_2, GND_net_2;
    
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(int_FIFO_RHD2132_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_RHD2132_WE), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_mem_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_mem_r));
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n19367), .CI0(n19367), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26553), .CI1(n26553), 
            .CO0(n26553), .S0(rd_addr_nxt_p1_w[7]));
    defparam rd_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_mem_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(empty_mem_r));
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_addr_p1cmp_r[7]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(waddr_r[0]));
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(raddr_r[0]));
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i1  (.D(\mem_EBR.data_raw_r[1] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[1] ));
    defparam \mem_EBR.data_buff_r_i1 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i1 .SRMODE = "ASYNC";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 128]", ECO_MEM_BLOCK_SIZE="[16, 128]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B waddr_r_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(GND_net_2), .RADDR8(GND_net_2), .RADDR7(GND_net), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(GND_net_2), 
            .WADDR8(GND_net_2), .WADDR7(GND_net), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(\o_FIFO_RHD2132_Data[15] ), 
            .WDATA14(\o_FIFO_RHD2132_Data[14] ), .WDATA13(\o_FIFO_RHD2132_Data[13] ), 
            .WDATA12(\o_FIFO_RHD2132_Data[12] ), .WDATA11(\o_FIFO_RHD2132_Data[11] ), 
            .WDATA10(\o_FIFO_RHD2132_Data[10] ), .WDATA9(\o_FIFO_RHD2132_Data[9] ), 
            .WDATA8(\o_FIFO_RHD2132_Data[8] ), .WDATA7(\o_FIFO_RHD2132_Data[7] ), 
            .WDATA6(\o_FIFO_RHD2132_Data[6] ), .WDATA5(\o_FIFO_RHD2132_Data[5] ), 
            .WDATA4(\o_FIFO_RHD2132_Data[4] ), .WDATA3(\o_FIFO_RHD2132_Data[3] ), 
            .WDATA2(\o_FIFO_RHD2132_Data[2] ), .WDATA1(\o_FIFO_RHD2132_Data[1] ), 
            .WDATA0(\o_FIFO_RHD2132_Data[0] ), .RCLKE(VCC_net), .RCLK(pll_clk_int), 
            .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(pll_clk_int), .WE(wr_fifo_en_w), 
            .RDATA15(\mem_EBR.data_raw_r[15] ), .RDATA14(\mem_EBR.data_raw_r[14] ), 
            .RDATA13(\mem_EBR.data_raw_r[13] ), .RDATA12(\mem_EBR.data_raw_r[12] ), 
            .RDATA11(\mem_EBR.data_raw_r[11] ), .RDATA10(\mem_EBR.data_raw_r[10] ), 
            .RDATA9(\mem_EBR.data_raw_r[9] ), .RDATA8(\mem_EBR.data_raw_r[8] ), 
            .RDATA7(\mem_EBR.data_raw_r[7] ), .RDATA6(\mem_EBR.data_raw_r[6] ), 
            .RDATA5(\mem_EBR.data_raw_r[5] ), .RDATA4(\mem_EBR.data_raw_r[4] ), 
            .RDATA3(\mem_EBR.data_raw_r[3] ), .RDATA2(\mem_EBR.data_raw_r[2] ), 
            .RDATA1(\mem_EBR.data_raw_r[1] ));
    defparam waddr_r_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.DATA_WIDTH_W = "16";
    defparam waddr_r_0__I_0.DATA_WIDTH_R = "16";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n19365), .CI0(n19365), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n26550), 
            .CI1(n26550), .CO0(n26550), .CO1(n19367), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n19363), .CI0(n19363), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n26547), 
            .CI1(n26547), .CO0(n26547), .CO1(n19365), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n19361), .CI0(n19361), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n26544), 
            .CI1(n26544), .CO0(n26544), .CO1(n19363), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n26388), .CI1(n26388), .CO0(n26388), .CO1(n19361), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3008[25],3008[51])" *) LUT4 int_FIFO_RHD2132_RE_I_8_2_lut (.A(int_FIFO_RHD2132_RE), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));
    defparam int_FIFO_RHD2132_RE_I_8_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3007[25],3007[50])" *) LUT4 o_FIFO_RHD2132_WE_I_0_2_lut (.A(o_FIFO_RHD2132_WE), 
            .B(full_mem_r), .Z(wr_fifo_en_w));
    defparam o_FIFO_RHD2132_WE_I_0_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i13740_4_lut (.A(rd_addr_p1cmp_r[4]), 
            .B(rd_addr_p1cmp_r[5]), .C(wr_addr_r[4]), .D(wr_addr_r[5]), 
            .Z(n21739));
    defparam i13740_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i13796_3_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(n21739), .C(wr_addr_r[0]), .Z(n21795));
    defparam i13796_3_lut.INIT = "0xdede";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i13814_4_lut (.A(rd_addr_p1cmp_r[7]), 
            .B(rd_addr_p1cmp_r[3]), .C(wr_addr_r[7]), .D(wr_addr_r[3]), 
            .Z(n21813));
    defparam i13814_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i13910_4_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(n21795), .C(wr_addr_nxt_w_0__N_2043), .D(wr_addr_r[6]), 
            .Z(n21910));
    defparam i13910_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i13816_4_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[1]), .D(wr_addr_r[2]), 
            .Z(n21815));
    defparam i13816_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(rd_addr_nxt_w_0__N_2051), 
            .B(n21815), .C(n21910), .D(n21813), .Z(n21140));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@1(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n21140), 
            .B(empty_r), .C(o_FIFO_RHD2132_WE), .D(n20704), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xaaae";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(2658[186],2658[216])" *) LUT4 not_equal_21_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam not_equal_21_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i3_4_lut (.A(wr_cmpaddr_r[5]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[3]), 
            .Z(n10));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_9 (.A(wr_cmpaddr_r[6]), 
            .B(wr_cmpaddr_r[1]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[1]), 
            .Z(n8));
    defparam i1_4_lut_adj_9.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i5_4_lut (.A(wr_cmpaddr_r[0]), 
            .B(n10), .C(n5), .D(rd_cmpaddr_r[0]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfdfe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i6_4_lut (.A(wr_cmpaddr_r[2]), 
            .B(n12), .C(n8), .D(rd_cmpaddr_r[2]), .Z(n20704));
    defparam i6_4_lut.INIT = "0xfdfe";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(int_FIFO_RHD2132_RE), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_2051));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i13800_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[2]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[2]), 
            .Z(n21799));
    defparam i13800_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i13754_4_lut (.A(wr_cmpaddr_p1_r[5]), 
            .B(wr_cmpaddr_p1_r[1]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[1]), 
            .Z(n21753));
    defparam i13754_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C+!(D))+!B (C+(D)))+!A !(B (C (D))+!B !((D)+!C))))" *) LUT4 i3_4_lut_adj_10 (.A(wr_addr_p1cmp_r[7]), 
            .B(wr_cmpaddr_p1_r[6]), .C(rd_addr_r[7]), .D(rd_cmpaddr_r[6]), 
            .Z(n12_adj_2124));
    defparam i3_4_lut_adj_10.INIT = "0x4812";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i13924_4_lut (.A(n21753), 
            .B(wr_cmpaddr_p1_r[4]), .C(n21799), .D(rd_cmpaddr_r[4]), .Z(n21924));
    defparam i13924_4_lut.INIT = "0xfbfe";
    (* lut_function="(!(A+!(B (C (D)+!C !(D)))))" *) LUT4 i6_4_lut_adj_11 (.A(rd_addr_nxt_w_0__N_2051), 
            .B(n12_adj_2124), .C(wr_cmpaddr_p1_r[0]), .D(rd_cmpaddr_r[0]), 
            .Z(n15));
    defparam i6_4_lut_adj_11.INIT = "0x4004";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2_3_lut (.A(full_r), .B(int_FIFO_RHD2132_RE), 
            .C(n20704), .Z(n20655));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!((D)+!C))+!A (B))", lineinfo="@1(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(wr_addr_nxt_w_0__N_2043), 
            .B(n20655), .C(n15), .D(n21924), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xccec";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_RHD2132_WE), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_2043));
    defparam i5_2_lut.INIT = "0x2222";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_2043), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n19346), .CI0(n19346), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26385), .CI1(n26385), 
            .CO0(n26385), .S0(wr_addr_nxt_p1_w[7]));
    defparam wr_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n19344), .CI0(n19344), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n26382), 
            .CI1(n26382), .CO0(n26382), .CO1(n19346), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n19342), .CI0(n19342), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n26379), 
            .CI1(n26379), .CO0(n26379), .CO1(n19344), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n19340), .CI0(n19340), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n26376), 
            .CI1(n26376), .CO0(n26376), .CO1(n19342), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n26373), .CI1(n26373), .CO0(n26373), .CO1(n19340), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(int_FIFO_RHD2132_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(int_FIFO_RHD2132_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(int_FIFO_RHD2132_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(int_FIFO_RHD2132_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(int_FIFO_RHD2132_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(int_FIFO_RHD2132_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(int_FIFO_RHD2132_RE), .D(empty_r), 
            .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_RHD2132_WE), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_RHD2132_WE), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_RHD2132_WE), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_RHD2132_WE), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_RHD2132_WE), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_2043), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_2043), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_2043), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_2043), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_2043), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_2043), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(waddr_r[1]));
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(waddr_r[2]));
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(waddr_r[3]));
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(waddr_r[4]));
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(waddr_r[5]));
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(waddr_r[6]));
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(raddr_r[1]));
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(raddr_r[2]));
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(raddr_r[3]));
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(raddr_r[4]));
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(raddr_r[5]));
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(raddr_r[6]));
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i2  (.D(\mem_EBR.data_raw_r[2] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[2] ));
    defparam \mem_EBR.data_buff_r_i2 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i3  (.D(\mem_EBR.data_raw_r[3] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[3] ));
    defparam \mem_EBR.data_buff_r_i3 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i4  (.D(\mem_EBR.data_raw_r[4] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[4] ));
    defparam \mem_EBR.data_buff_r_i4 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i5  (.D(\mem_EBR.data_raw_r[5] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[5] ));
    defparam \mem_EBR.data_buff_r_i5 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i6  (.D(\mem_EBR.data_raw_r[6] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[6] ));
    defparam \mem_EBR.data_buff_r_i6 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i7  (.D(\mem_EBR.data_raw_r[7] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[7] ));
    defparam \mem_EBR.data_buff_r_i7 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i8  (.D(\mem_EBR.data_raw_r[8] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[8] ));
    defparam \mem_EBR.data_buff_r_i8 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i9  (.D(\mem_EBR.data_raw_r[9] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[9] ));
    defparam \mem_EBR.data_buff_r_i9 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i10  (.D(\mem_EBR.data_raw_r[10] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[10] ));
    defparam \mem_EBR.data_buff_r_i10 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i11  (.D(\mem_EBR.data_raw_r[11] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[11] ));
    defparam \mem_EBR.data_buff_r_i11 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i12  (.D(\mem_EBR.data_raw_r[12] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[12] ));
    defparam \mem_EBR.data_buff_r_i12 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i13  (.D(\mem_EBR.data_raw_r[13] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[13] ));
    defparam \mem_EBR.data_buff_r_i13 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i14  (.D(\mem_EBR.data_raw_r[14] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[14] ));
    defparam \mem_EBR.data_buff_r_i14 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i15  (.D(\mem_EBR.data_raw_r[15] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1104), 
            .Q(\int_FIFO_RHD2132_Q[15] ));
    defparam \mem_EBR.data_buff_r_i15 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i15 .SRMODE = "ASYNC";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_RHD2132_WE), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_RHD2132_WE), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_2043), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule
