Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  7 15:00:04 2021
| Host         : hmhlaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir_timing_summary_routed.rpt -pb fir_timing_summary_routed.pb -rpx fir_timing_summary_routed.rpx -warn_on_violation
| Design       : fir
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.308        0.000                      0                 1114        0.112        0.000                      0                 1114        3.750        0.000                       0                   415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.308        0.000                      0                 1114        0.112        0.000                      0                 1114        3.750        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 tmp_6_fu_181_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_235_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.973     0.973    ap_clk
    DSP48_X2Y18          DSP48E1                                      r  tmp_6_fu_181_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     5.179 r  tmp_6_fu_181_p2__0/PCOUT[0]
                         net (fo=1, routed)           0.002     5.181    tmp_6_fu_181_p2__0_n_155
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.924    10.924    ap_clk
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    tmp_6_reg_235_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 tmp_6_fu_181_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_235_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.973     0.973    ap_clk
    DSP48_X2Y18          DSP48E1                                      r  tmp_6_fu_181_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     5.179 r  tmp_6_fu_181_p2__0/PCOUT[10]
                         net (fo=1, routed)           0.002     5.181    tmp_6_fu_181_p2__0_n_145
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.924    10.924    ap_clk
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    tmp_6_reg_235_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 tmp_6_fu_181_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_235_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.973     0.973    ap_clk
    DSP48_X2Y18          DSP48E1                                      r  tmp_6_fu_181_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     5.179 r  tmp_6_fu_181_p2__0/PCOUT[11]
                         net (fo=1, routed)           0.002     5.181    tmp_6_fu_181_p2__0_n_144
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.924    10.924    ap_clk
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    tmp_6_reg_235_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 tmp_6_fu_181_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_235_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.973     0.973    ap_clk
    DSP48_X2Y18          DSP48E1                                      r  tmp_6_fu_181_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     5.179 r  tmp_6_fu_181_p2__0/PCOUT[12]
                         net (fo=1, routed)           0.002     5.181    tmp_6_fu_181_p2__0_n_143
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.924    10.924    ap_clk
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    tmp_6_reg_235_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 tmp_6_fu_181_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_235_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.973     0.973    ap_clk
    DSP48_X2Y18          DSP48E1                                      r  tmp_6_fu_181_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     5.179 r  tmp_6_fu_181_p2__0/PCOUT[13]
                         net (fo=1, routed)           0.002     5.181    tmp_6_fu_181_p2__0_n_142
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.924    10.924    ap_clk
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    tmp_6_reg_235_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 tmp_6_fu_181_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_235_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.973     0.973    ap_clk
    DSP48_X2Y18          DSP48E1                                      r  tmp_6_fu_181_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     5.179 r  tmp_6_fu_181_p2__0/PCOUT[14]
                         net (fo=1, routed)           0.002     5.181    tmp_6_fu_181_p2__0_n_141
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.924    10.924    ap_clk
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    tmp_6_reg_235_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 tmp_6_fu_181_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_235_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.973     0.973    ap_clk
    DSP48_X2Y18          DSP48E1                                      r  tmp_6_fu_181_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     5.179 r  tmp_6_fu_181_p2__0/PCOUT[15]
                         net (fo=1, routed)           0.002     5.181    tmp_6_fu_181_p2__0_n_140
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.924    10.924    ap_clk
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    tmp_6_reg_235_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 tmp_6_fu_181_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_235_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.973     0.973    ap_clk
    DSP48_X2Y18          DSP48E1                                      r  tmp_6_fu_181_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     5.179 r  tmp_6_fu_181_p2__0/PCOUT[16]
                         net (fo=1, routed)           0.002     5.181    tmp_6_fu_181_p2__0_n_139
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.924    10.924    ap_clk
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    tmp_6_reg_235_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 tmp_6_fu_181_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_235_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.973     0.973    ap_clk
    DSP48_X2Y18          DSP48E1                                      r  tmp_6_fu_181_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     5.179 r  tmp_6_fu_181_p2__0/PCOUT[17]
                         net (fo=1, routed)           0.002     5.181    tmp_6_fu_181_p2__0_n_138
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.924    10.924    ap_clk
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    tmp_6_reg_235_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 tmp_6_fu_181_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_235_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.973     0.973    ap_clk
    DSP48_X2Y18          DSP48E1                                      r  tmp_6_fu_181_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      4.206     5.179 r  tmp_6_fu_181_p2__0/PCOUT[18]
                         net (fo=1, routed)           0.002     5.181    tmp_6_fu_181_p2__0_n_137
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.924    10.924    ap_clk
    DSP48_X2Y19          DSP48E1                                      r  tmp_6_reg_235_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.489    tmp_6_reg_235_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 acc_reg_107_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_1_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.410     0.410    ap_clk
    SLICE_X33Y46         FDRE                                         r  acc_reg_107_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  acc_reg_107_reg[10]/Q
                         net (fo=2, routed)           0.067     0.618    acc_reg_107_reg_n_2_[10]
    SLICE_X32Y46         FDRE                                         r  y_1_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.432     0.432    ap_clk
    SLICE_X32Y46         FDRE                                         r  y_1_data_reg_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.075     0.507    y_1_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fir_AXILiteS_s_axi_U/int_y_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_AXILiteS_s_axi_U/rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.410     0.410    fir_AXILiteS_s_axi_U/ap_clk
    SLICE_X29Y48         FDRE                                         r  fir_AXILiteS_s_axi_U/int_y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fir_AXILiteS_s_axi_U/int_y_reg[16]/Q
                         net (fo=1, routed)           0.057     0.609    fir_AXILiteS_s_axi_U/int_c/int_y_reg[31][16]
    SLICE_X28Y48         LUT5 (Prop_lut5_I2_O)        0.045     0.654 r  fir_AXILiteS_s_axi_U/int_c/rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.654    fir_AXILiteS_s_axi_U/int_c_n_113
    SLICE_X28Y48         FDRE                                         r  fir_AXILiteS_s_axi_U/rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.432     0.432    fir_AXILiteS_s_axi_U/ap_clk
    SLICE_X28Y48         FDRE                                         r  fir_AXILiteS_s_axi_U/rdata_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.092     0.524    fir_AXILiteS_s_axi_U/rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fir_AXILiteS_s_axi_U/int_y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_AXILiteS_s_axi_U/rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.410     0.410    fir_AXILiteS_s_axi_U/ap_clk
    SLICE_X29Y49         FDRE                                         r  fir_AXILiteS_s_axi_U/int_y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fir_AXILiteS_s_axi_U/int_y_reg[21]/Q
                         net (fo=1, routed)           0.057     0.609    fir_AXILiteS_s_axi_U/int_c/int_y_reg[31][21]
    SLICE_X28Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.654 r  fir_AXILiteS_s_axi_U/int_c/rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     0.654    fir_AXILiteS_s_axi_U/int_c_n_108
    SLICE_X28Y49         FDRE                                         r  fir_AXILiteS_s_axi_U/rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.432     0.432    fir_AXILiteS_s_axi_U/ap_clk
    SLICE_X28Y49         FDRE                                         r  fir_AXILiteS_s_axi_U/rdata_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     0.524    fir_AXILiteS_s_axi_U/rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fir_AXILiteS_s_axi_U/int_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_AXILiteS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.410     0.410    fir_AXILiteS_s_axi_U/ap_clk
    SLICE_X29Y44         FDRE                                         r  fir_AXILiteS_s_axi_U/int_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fir_AXILiteS_s_axi_U/int_y_reg[2]/Q
                         net (fo=1, routed)           0.058     0.610    fir_AXILiteS_s_axi_U/int_c/int_y_reg[31][2]
    SLICE_X28Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.655 r  fir_AXILiteS_s_axi_U/int_c/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.655    fir_AXILiteS_s_axi_U/int_c_n_127
    SLICE_X28Y44         FDRE                                         r  fir_AXILiteS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.432     0.432    fir_AXILiteS_s_axi_U/ap_clk
    SLICE_X28Y44         FDRE                                         r  fir_AXILiteS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.091     0.523    fir_AXILiteS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 acc_reg_107_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_1_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.410     0.410    ap_clk
    SLICE_X33Y44         FDRE                                         r  acc_reg_107_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  acc_reg_107_reg[0]/Q
                         net (fo=2, routed)           0.098     0.649    acc_reg_107_reg_n_2_[0]
    SLICE_X32Y44         FDRE                                         r  y_1_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.432     0.432    ap_clk
    SLICE_X32Y44         FDRE                                         r  y_1_data_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.085     0.517    y_1_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 x_0_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_read_reg_191_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.410     0.410    ap_clk
    SLICE_X29Y46         FDRE                                         r  x_0_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x_0_data_reg_reg[17]/Q
                         net (fo=1, routed)           0.100     0.651    x_0_data_reg[17]
    SLICE_X30Y46         FDRE                                         r  x_read_reg_191_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.432     0.432    ap_clk
    SLICE_X30Y46         FDRE                                         r  x_read_reg_191_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.076     0.508    x_read_reg_191_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 x_0_data_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_read_reg_191_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.410     0.410    ap_clk
    SLICE_X29Y51         FDRE                                         r  x_0_data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x_0_data_reg_reg[21]/Q
                         net (fo=1, routed)           0.101     0.652    x_0_data_reg[21]
    SLICE_X31Y51         FDRE                                         r  x_read_reg_191_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.432     0.432    ap_clk
    SLICE_X31Y51         FDRE                                         r  x_read_reg_191_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.070     0.502    x_read_reg_191_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 acc_reg_107_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_1_data_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.593%)  route 0.117ns (45.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.410     0.410    ap_clk
    SLICE_X33Y47         FDRE                                         r  acc_reg_107_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  acc_reg_107_reg[13]/Q
                         net (fo=2, routed)           0.117     0.668    acc_reg_107_reg_n_2_[13]
    SLICE_X32Y46         FDRE                                         r  y_1_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.432     0.432    ap_clk
    SLICE_X32Y46         FDRE                                         r  y_1_data_reg_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.076     0.508    y_1_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 acc_reg_107_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_1_data_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.593%)  route 0.117ns (45.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.410     0.410    ap_clk
    SLICE_X33Y50         FDRE                                         r  acc_reg_107_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  acc_reg_107_reg[27]/Q
                         net (fo=2, routed)           0.117     0.668    acc_reg_107_reg_n_2_[27]
    SLICE_X32Y51         FDRE                                         r  y_1_data_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.432     0.432    ap_clk
    SLICE_X32Y51         FDRE                                         r  y_1_data_reg_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.076     0.508    y_1_data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 acc_reg_107_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_1_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.410     0.410    ap_clk
    SLICE_X33Y44         FDRE                                         r  acc_reg_107_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  acc_reg_107_reg[3]/Q
                         net (fo=2, routed)           0.124     0.675    acc_reg_107_reg_n_2_[3]
    SLICE_X32Y44         FDRE                                         r  y_1_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=415, unset)          0.432     0.432    ap_clk
    SLICE_X32Y44         FDRE                                         r  y_1_data_reg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.076     0.508    y_1_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y20   tmp_6_fu_181_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y19   tmp_6_reg_235_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y48  tmp_6_fu_181_p2__0_i_18/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y51  tmp_6_fu_181_p2__0_i_19/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y47  tmp_6_fu_181_p2__0_i_20/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y49  tmp_6_fu_181_p2__0_i_21/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y47  tmp_6_fu_181_p2__0_i_22/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y49  tmp_6_fu_181_p2__0_i_23/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y49  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y49  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y49  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y49  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y49  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y49  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_13_13/SP/CLK



