Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Harry Chen\Documents\Workspace\fpga-virtual-console-new\Probe.qsys" --synthesis=VERILOG --output-directory="C:\Users\Harry Chen\Documents\Workspace\fpga-virtual-console-new\Probe\synthesis" --family="Cyclone IV E" --part=EP4CE55F23I7
Progress: Loading fpga-virtual-console-new/Probe.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Probe: Generating Probe "Probe" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "Probe" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: Probe: Done "Probe" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
