============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Jun 27 2025  10:29:23 am
  Module:                 axis_sa
  Operating conditions:   ssg_cworstt_max_0p72v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1667 ps) Setup Check with Pin ro_reg[3][3][15]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[3][2][15]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][3][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[3][2][15]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[3][2][15]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44042/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42062/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[3][3][15]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 2: MET (1667 ps) Setup Check with Pin ro_reg[3][3][14]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[3][2][14]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][3][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[3][2][14]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[3][2][14]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44041/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42063/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[3][3][14]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 3: MET (1667 ps) Setup Check with Pin ro_reg[3][3][13]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[3][2][13]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][3][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[3][2][13]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[3][2][13]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44040/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42064/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[3][3][13]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 4: MET (1667 ps) Setup Check with Pin ro_reg[3][3][12]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[3][2][12]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][3][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[3][2][12]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[3][2][12]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44039/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42065/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[3][3][12]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 5: MET (1667 ps) Setup Check with Pin ro_reg[3][2][4]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[3][1][4]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][2][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[3][1][4]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[3][1][4]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44015/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42090/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[3][2][4]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 6: MET (1667 ps) Setup Check with Pin ro_reg[3][2][3]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[3][1][3]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][2][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[3][1][3]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[3][1][3]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44014/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42089/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[3][2][3]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 7: MET (1667 ps) Setup Check with Pin ro_reg[3][2][2]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[3][1][2]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][2][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[3][1][2]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[3][1][2]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44013/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42091/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[3][2][2]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 8: MET (1667 ps) Setup Check with Pin ro_reg[3][2][1]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[3][1][1]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][2][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[3][1][1]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[3][1][1]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44012/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42092/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[3][2][1]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 9: MET (1667 ps) Setup Check with Pin ro_reg[3][2][0]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[3][1][0]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][2][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[3][1][0]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[3][1][0]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44011/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42093/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[3][2][0]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 10: MET (1667 ps) Setup Check with Pin ro_reg[2][4][15]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][15]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][3][15]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][15]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44010/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42094/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][15]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 11: MET (1667 ps) Setup Check with Pin ro_reg[2][4][14]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][14]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][3][14]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][14]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44009/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42095/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][14]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 12: MET (1667 ps) Setup Check with Pin ro_reg[2][4][13]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][13]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][3][13]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][13]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44008/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42096/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][13]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 13: MET (1667 ps) Setup Check with Pin ro_reg[2][4][12]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][12]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][3][12]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][12]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44007/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42097/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][12]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 14: MET (1667 ps) Setup Check with Pin ro_reg[2][4][11]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][11]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][11]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][3][11]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][11]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44006/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42098/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][11]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 15: MET (1667 ps) Setup Check with Pin ro_reg[2][4][10]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][10]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][3][10]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][10]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44005/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42099/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][10]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 16: MET (1667 ps) Setup Check with Pin ro_reg[2][4][9]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][9]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][3][9]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][9]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44004/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42100/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][9]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 17: MET (1667 ps) Setup Check with Pin ro_reg[2][4][8]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][8]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][3][8]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][8]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44003/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42101/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][8]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 18: MET (1667 ps) Setup Check with Pin ro_reg[2][4][7]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][7]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][3][7]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][7]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44002/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42102/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][7]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 19: MET (1667 ps) Setup Check with Pin ro_reg[2][4][6]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][6]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][3][6]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][6]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44001/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42103/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][6]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 20: MET (1667 ps) Setup Check with Pin ro_reg[2][4][5]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][5]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][3][5]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][5]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44000/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42104/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][5]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 21: MET (1667 ps) Setup Check with Pin ro_reg[2][4][4]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][4]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][3][4]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][4]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43999/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42105/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][4]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 22: MET (1667 ps) Setup Check with Pin ro_reg[2][4][3]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][3]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][3][3]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][3]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43998/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42106/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][3]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 23: MET (1667 ps) Setup Check with Pin ro_reg[2][4][2]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][2]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][3][2]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][2]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43997/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42107/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][2]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 24: MET (1667 ps) Setup Check with Pin ro_reg[2][4][1]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][1]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][3][1]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][1]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43996/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42108/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][1]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 25: MET (1667 ps) Setup Check with Pin ro_reg[2][4][0]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][3][0]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][3][0]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][3][0]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43995/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42109/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][4][0]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 26: MET (1667 ps) Setup Check with Pin ro_reg[2][3][15]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][15]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][2][15]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][15]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43994/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42110/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][15]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 27: MET (1667 ps) Setup Check with Pin ro_reg[2][3][14]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][14]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][2][14]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][14]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43993/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42111/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][14]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 28: MET (1667 ps) Setup Check with Pin ro_reg[2][3][13]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][13]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][2][13]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][13]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43992/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42112/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][13]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 29: MET (1667 ps) Setup Check with Pin ro_reg[2][3][12]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][12]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][2][12]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][12]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43991/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42113/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][12]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 30: MET (1667 ps) Setup Check with Pin ro_reg[2][3][11]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][11]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][11]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][2][11]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][11]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43990/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42114/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][11]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 31: MET (1667 ps) Setup Check with Pin ro_reg[2][3][10]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][10]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[2][2][10]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][10]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43989/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42115/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][10]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 32: MET (1667 ps) Setup Check with Pin ro_reg[2][3][9]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][9]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][2][9]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][9]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43988/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42116/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][9]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 33: MET (1667 ps) Setup Check with Pin ro_reg[2][3][8]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][8]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][2][8]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][8]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43987/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42117/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][8]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 34: MET (1667 ps) Setup Check with Pin ro_reg[2][3][7]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][7]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][2][7]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][7]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43986/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42118/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][7]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 35: MET (1667 ps) Setup Check with Pin ro_reg[2][3][6]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][6]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][2][6]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][6]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43985/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42119/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][6]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 36: MET (1667 ps) Setup Check with Pin ro_reg[2][3][5]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][5]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][2][5]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][5]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43983/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42120/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][5]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 37: MET (1667 ps) Setup Check with Pin ro_reg[2][3][4]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][4]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][2][4]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][4]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43982/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42121/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][4]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 38: MET (1667 ps) Setup Check with Pin ro_reg[2][3][3]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][3]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][2][3]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][3]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43981/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42122/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][3]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 39: MET (1667 ps) Setup Check with Pin ro_reg[2][3][2]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][2]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][2][2]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][2]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43980/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42123/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][2]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 40: MET (1667 ps) Setup Check with Pin ro_reg[2][3][1]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][1]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][2][1]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][1]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43979/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42124/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][1]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 41: MET (1667 ps) Setup Check with Pin ro_reg[2][3][0]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[2][2][0]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[2][2][0]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[2][2][0]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43977/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42125/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[2][3][0]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 42: MET (1667 ps) Setup Check with Pin ro_reg[1][5][10]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][4][10]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[1][4][10]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][4][10]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43971/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42131/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][5][10]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 43: MET (1667 ps) Setup Check with Pin ro_reg[1][5][9]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][4][9]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][4][9]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][4][9]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43970/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42132/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][5][9]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 44: MET (1667 ps) Setup Check with Pin ro_reg[1][5][8]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][4][8]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][4][8]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][4][8]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43969/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42161/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][5][8]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 45: MET (1667 ps) Setup Check with Pin ro_reg[1][5][7]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][4][7]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][4][7]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][4][7]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43968/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42188/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][5][7]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 46: MET (1667 ps) Setup Check with Pin ro_reg[1][5][6]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][4][6]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][4][6]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][4][6]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43967/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42187/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][5][6]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 47: MET (1667 ps) Setup Check with Pin ro_reg[1][5][5]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][4][5]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][4][5]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][4][5]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43966/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42186/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][5][5]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 48: MET (1667 ps) Setup Check with Pin ro_reg[1][5][4]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][4][4]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][4][4]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][4][4]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43965/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42185/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][5][4]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 49: MET (1667 ps) Setup Check with Pin ro_reg[1][5][3]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][4][3]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][4][3]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][4][3]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43964/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42184/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][5][3]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 50: MET (1667 ps) Setup Check with Pin ro_reg[1][5][2]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][4][2]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][4][2]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][4][2]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43963/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42183/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][5][2]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 51: MET (1667 ps) Setup Check with Pin ro_reg[1][5][1]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][4][1]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][4][1]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][4][1]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43962/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42182/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][5][1]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 52: MET (1667 ps) Setup Check with Pin ro_reg[1][5][0]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][4][0]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][4][0]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][4][0]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43961/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42180/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][5][0]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 53: MET (1667 ps) Setup Check with Pin ro_reg[1][4][15]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][15]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[1][3][15]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][15]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43960/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42179/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][15]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 54: MET (1667 ps) Setup Check with Pin ro_reg[1][4][14]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][14]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[1][3][14]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][14]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43959/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42181/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][14]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 55: MET (1667 ps) Setup Check with Pin ro_reg[1][4][13]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][13]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[1][3][13]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][13]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g44071/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42178/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][13]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 56: MET (1667 ps) Setup Check with Pin ro_reg[1][4][12]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][12]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[1][3][12]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][12]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43958/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42177/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][12]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 57: MET (1667 ps) Setup Check with Pin ro_reg[1][4][11]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][11]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][11]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[1][3][11]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][11]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43957/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42176/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][11]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 58: MET (1667 ps) Setup Check with Pin ro_reg[1][4][10]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][10]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[1][3][10]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][10]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43955/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42175/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][10]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 59: MET (1667 ps) Setup Check with Pin ro_reg[1][4][9]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][9]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][3][9]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][9]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43954/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42174/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][9]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 60: MET (1667 ps) Setup Check with Pin ro_reg[1][4][8]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][8]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][3][8]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][8]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43953/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42173/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][8]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 61: MET (1667 ps) Setup Check with Pin ro_reg[1][4][7]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][7]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][3][7]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][7]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43952/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42172/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][7]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 62: MET (1667 ps) Setup Check with Pin ro_reg[1][4][6]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][6]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][3][6]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][6]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43951/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42171/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][6]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 63: MET (1667 ps) Setup Check with Pin ro_reg[1][4][5]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][5]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][3][5]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][5]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43950/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42170/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][5]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 64: MET (1667 ps) Setup Check with Pin ro_reg[1][4][4]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][4]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][3][4]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][4]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43949/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42169/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][4]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 65: MET (1667 ps) Setup Check with Pin ro_reg[1][4][3]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][3]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][3][3]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][3]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43948/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42168/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][3]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 66: MET (1667 ps) Setup Check with Pin ro_reg[1][4][2]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][2]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][3][2]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][2]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43947/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42167/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][2]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 67: MET (1667 ps) Setup Check with Pin ro_reg[1][4][1]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][1]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][3][1]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][1]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43946/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42166/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][1]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 68: MET (1667 ps) Setup Check with Pin ro_reg[1][4][0]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[1][3][0]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[1][3][0]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[1][3][0]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43945/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42165/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[1][4][0]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 69: MET (1667 ps) Setup Check with Pin ro_reg[0][6][15]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][15]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][5][15]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][15]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43940/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42164/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][15]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 70: MET (1667 ps) Setup Check with Pin ro_reg[0][6][14]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][14]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][5][14]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][14]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43939/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42163/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][14]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 71: MET (1667 ps) Setup Check with Pin ro_reg[0][6][13]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][13]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][5][13]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][13]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43938/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42162/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][13]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 72: MET (1667 ps) Setup Check with Pin ro_reg[0][6][12]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][12]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][5][12]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][12]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43937/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42040/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][12]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 73: MET (1667 ps) Setup Check with Pin ro_reg[0][6][11]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][11]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][11]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][5][11]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][11]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43936/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42160/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][11]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 74: MET (1667 ps) Setup Check with Pin ro_reg[0][6][10]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][10]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][5][10]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][10]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43935/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42159/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][10]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 75: MET (1667 ps) Setup Check with Pin ro_reg[0][6][9]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][9]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][5][9]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][9]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43934/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42158/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][9]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 76: MET (1667 ps) Setup Check with Pin ro_reg[0][6][8]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][8]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][5][8]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][8]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43933/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42157/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][8]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 77: MET (1667 ps) Setup Check with Pin ro_reg[0][6][7]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][7]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][5][7]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][7]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43932/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42156/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][7]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 78: MET (1667 ps) Setup Check with Pin ro_reg[0][6][6]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][6]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][5][6]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][6]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43931/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42155/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][6]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 79: MET (1667 ps) Setup Check with Pin ro_reg[0][6][5]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][5]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][5][5]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][5]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43930/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42154/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][5]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 80: MET (1667 ps) Setup Check with Pin ro_reg[0][6][4]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][4]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][5][4]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][4]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43929/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42153/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][4]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 81: MET (1667 ps) Setup Check with Pin ro_reg[0][6][3]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][3]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][5][3]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][3]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43928/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42152/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][3]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 82: MET (1667 ps) Setup Check with Pin ro_reg[0][6][2]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][2]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][5][2]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][2]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43927/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42151/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][2]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 83: MET (1667 ps) Setup Check with Pin ro_reg[0][6][1]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][1]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][5][1]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][1]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43926/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42150/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][1]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 84: MET (1667 ps) Setup Check with Pin ro_reg[0][6][0]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][5][0]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][5][0]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][5][0]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43925/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42149/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][6][0]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 85: MET (1667 ps) Setup Check with Pin ro_reg[0][5][15]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][15]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][4][15]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][15]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43924/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42148/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][15]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 86: MET (1667 ps) Setup Check with Pin ro_reg[0][5][14]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][14]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][4][14]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][14]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43923/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42147/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][14]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 87: MET (1667 ps) Setup Check with Pin ro_reg[0][5][13]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][13]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][4][13]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][13]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43922/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42146/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][13]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 88: MET (1667 ps) Setup Check with Pin ro_reg[0][5][12]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][12]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][4][12]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][12]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43921/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42145/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][12]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 89: MET (1667 ps) Setup Check with Pin ro_reg[0][5][11]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][11]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][11]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][4][11]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][11]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43920/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42144/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][11]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 90: MET (1667 ps) Setup Check with Pin ro_reg[0][5][10]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][10]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ro_reg[0][4][10]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][10]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43919/Y            -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42143/Y            -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][10]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#--------------------------------------------------------------------------------------------------



Path 91: MET (1667 ps) Setup Check with Pin ro_reg[0][5][9]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][9]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][4][9]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][9]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43918/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42142/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][9]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 92: MET (1667 ps) Setup Check with Pin ro_reg[0][5][8]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][8]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][4][8]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][8]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43917/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42141/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][8]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 93: MET (1667 ps) Setup Check with Pin ro_reg[0][5][7]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][7]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][4][7]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][7]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43916/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42140/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][7]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 94: MET (1667 ps) Setup Check with Pin ro_reg[0][5][6]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][6]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][4][6]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][6]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43915/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42139/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][6]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 95: MET (1667 ps) Setup Check with Pin ro_reg[0][5][5]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][5]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][4][5]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][5]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43914/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42138/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][5]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 96: MET (1667 ps) Setup Check with Pin ro_reg[0][5][4]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][4]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][4][4]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][4]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43913/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42137/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][4]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 97: MET (1667 ps) Setup Check with Pin ro_reg[0][5][3]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][3]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][4][3]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][3]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43912/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42136/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][3]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 98: MET (1667 ps) Setup Check with Pin ro_reg[0][5][2]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][2]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][4][2]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][2]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43911/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42134/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][2]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 99: MET (1667 ps) Setup Check with Pin ro_reg[0][5][1]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][1]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][4][1]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][1]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43910/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42135/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][1]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------



Path 100: MET (1667 ps) Setup Check with Pin ro_reg[0][5][0]/CK->D
           View: wc_analysis_view
          Group: reg2reg
     Startpoint: (R) ro_reg[0][4][0]/CK
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-       0                  
         Data Path:-     104                  
             Slack:=    1667                  

#-------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  ro_reg[0][4][0]/CK -       -      R     (arrival)                      1854     0     0       0 
  ro_reg[0][4][0]/QN -       CK->QN R     DFFRPQNA_X1M_A9PP140ZTUL_C35      2    30    35      35 
  g43909/Y           -       B1N->Y R     AOI22BB_X1M_A9PP140ZTUL_C35       1   109    38      73 
  g42133/Y           -       B->Y   F     MXIT2_X1M_A9PP140ZTUL_C35         1   199    31     104 
  ro_reg[0][5][0]/D  -       -      F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0     104 
#-------------------------------------------------------------------------------------------------


