Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.9.0.99.2
Mon Apr 10 12:20:51 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : D:\Cad\lscc39\diamond\3.9_x64\ispfpga\bin\nt64\scuba.exe -w -n Cpll1 -lang verilog -synth synplify -arch ep5c00 -type pll -fin 50 -phase_cntl DYNAMIC -mdiv 1 -ndiv 4 -vdiv 4 -fb_mode CLOCKTREE -noclkok -norst -noclkok2 -bw 
    Circuit name     : Cpll1
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
	Inputs       : CLK, FINEDELB0, FINEDELB1, FINEDELB2, FINEDELB3, DPHASE0, DPHASE1, DPHASE2, DPHASE3, DDUTY0, DDUTY1, DDUTY2, DDUTY3
	Outputs      : CLKOP, CLKOS, LOCK
    I/O buffer       : not inserted
    EDIF output      : Cpll1.edn
    Verilog output   : Cpll1.v
    Verilog template : Cpll1_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : not used
    Report output    : Cpll1.srp
    Estimated Resource Usage:
            LUT : 4

END   SCUBA Module Synthesis

File: Cpll1.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


