<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - mochitest-e10s.info - js/src/jit/x86-shared/MacroAssembler-x86-shared.h - functions</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">js/src/jit/x86-shared</a> - MacroAssembler-x86-shared.h<span style="font-size: 80%;"> (<a href="MacroAssembler-x86-shared.h.gcov.html">source</a> / functions)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">mochitest-e10s.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">89</td>
            <td class="headerCovTableEntry">671</td>
            <td class="headerCovTableEntryLo">13.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-04-21</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">24</td>
            <td class="headerCovTableEntry">275</td>
            <td class="headerCovTableEntryLo">8.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <center>
  <table width="60%" cellpadding=1 cellspacing=1 border=0>
    <tr><td><br></td></tr>
    <tr>
      <td width="80%" class="tableHead">Function Name <span class="tableHeadSort"><a href="MacroAssembler-x86-shared.h.func.html"><img src="../../../../updown.png" width=10 height=14 alt="Sort by function name" title="Sort by function name" border=0></a></span></td>
      <td width="20%" class="tableHead">Hit count <span class="tableHeadSort"><img src="../../../../glass.png" width=10 height=14 alt="Sort by hit count" title="Sort by hit count" border=0></span></td>
    </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1091">_ZN2js3jit23MacroAssemblerX86Shared26storeUnalignedSimd128FloatENS0_13FloatRegisterERKNS0_7AddressE</a></td>
              <td class="coverFnHi">84030</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1082">_ZN2js3jit23MacroAssemblerX86Shared25loadUnalignedSimd128FloatERKNS0_7AddressENS0_13FloatRegisterE</a></td>
              <td class="coverFnHi">82110</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#98">_ZN2js3jit23MacroAssemblerX86SharedC2Ev</a></td>
              <td class="coverFnHi">28388</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#38">_ZN2js3jit23MacroAssemblerX86SharedD2Ev</a></td>
              <td class="coverFnHi">28388</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#756">_ZN2js3jit23MacroAssemblerX86Shared7store32INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnHi">6235</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#535">_ZN2js3jit23MacroAssemblerX86Shared11toggledJumpEPNS0_5LabelE</a></td>
              <td class="coverFnHi">5661</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#756">_ZN2js3jit23MacroAssemblerX86Shared7store32INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnHi">5296</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#746">_ZN2js3jit23MacroAssemblerX86Shared6load32ERKNS0_7AddressENS0_8RegisterE</a></td>
              <td class="coverFnHi">4754</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1324">_ZN2js3jit23MacroAssemblerX86Shared23computeEffectiveAddressINS0_7AddressEEEvRKT_NS0_8RegisterE</a></td>
              <td class="coverFnHi">2218</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#756">_ZN2js3jit23MacroAssemblerX86Shared7store32INS0_20ScratchRegisterScopeENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnHi">2019</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#638">_ZN2js3jit23MacroAssemblerX86Shared15load8ZeroExtendERKNS0_7AddressENS0_8RegisterE</a></td>
              <td class="coverFnHi">1560</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1324">_ZN2js3jit23MacroAssemblerX86Shared23computeEffectiveAddressINS0_9BaseIndexEEEvRKT_NS0_8RegisterE</a></td>
              <td class="coverFnHi">344</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#553">_ZN2js3jit23MacroAssemblerX86Shared20convertInt32ToDoubleENS0_8RegisterENS0_13FloatRegisterE</a></td>
              <td class="coverFnHi">298</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#697">_ZN2js3jit23MacroAssemblerX86Shared16load16ZeroExtendERKNS0_7AddressENS0_8RegisterE</a></td>
              <td class="coverFnHi">290</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1189">_ZN2js3jit23MacroAssemblerX86Shared20convertDoubleToInt32ENS0_13FloatRegisterENS0_8RegisterEPNS0_5LabelEb</a></td>
              <td class="coverFnHi">274</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1281">_ZN2js3jit23MacroAssemblerX86Shared7emitSetENS0_18AssemblerX86Shared9ConditionENS0_8RegisterENS2_7NaNCondE</a></td>
              <td class="coverFnHi">100</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#626">_ZN2js3jit23MacroAssemblerX86Shared6store8INS0_9BaseIndexEEEvNS0_8RegisterERKT_</a></td>
              <td class="coverFnHi">60</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#546">_ZN2js3jit23MacroAssemblerX86Shared4jumpERKNS0_7AddressE</a></td>
              <td class="coverFnHi">60</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#608">_ZN2js3jit23MacroAssemblerX86Shared22AutoEnsureByteRegisterC2INS0_9BaseIndexEEEPS1_T_NS0_8RegisterE</a></td>
              <td class="coverFnHi">60</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#641">_ZN2js3jit23MacroAssemblerX86Shared15load8ZeroExtendERKNS0_9BaseIndexENS0_8RegisterE</a></td>
              <td class="coverFnHi">20</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#700">_ZN2js3jit23MacroAssemblerX86Shared16load16ZeroExtendERKNS0_9BaseIndexENS0_8RegisterE</a></td>
              <td class="coverFnHi">16</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#108">_ZN2js3jit23MacroAssemblerX86Shared13compareDoubleENS0_18AssemblerX86Shared15DoubleConditionENS0_13FloatRegisterES4_</a></td>
              <td class="coverFnHi">10</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1324">_ZN2js3jit23MacroAssemblerX86Shared23computeEffectiveAddressINS0_22BaseObjectElementIndexEEEvRKT_NS0_8RegisterE</a></td>
              <td class="coverFnHi">4</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#749">_ZN2js3jit23MacroAssemblerX86Shared6load32ERKNS0_9BaseIndexENS0_8RegisterE</a></td>
              <td class="coverFnHi">2</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#255">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchAdd32INS0_9BaseIndexEEEvNS0_8RegisterERKT_S4_S4_.isra.427</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#688">_ZN2js3jit23MacroAssemblerX86Shared25atomicExchange8SignExtendINS0_9BaseIndexEEEvRKT_NS0_8RegisterES7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#193">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAdd8ZeroExtendINS0_7AddressEEEvNS0_8RegisterERKT_S4_S4_.isra.476</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#405">_ZN2js3jit23MacroAssemblerX86Shared24atomicFetchOr8ZeroExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#255">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchAdd32INS0_7AddressEEEvNS0_8RegisterERKT_S4_S4_.isra.426</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#212">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAdd8ZeroExtendINS0_9BaseIndexEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.472</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#411">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchOr16SignExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#457">_ZN2js3jit23MacroAssemblerX86Shared10atomicAdd8INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#650">_ZN2js3jit23MacroAssemblerX86Shared15load8SignExtendERKNS0_9BaseIndexENS0_8RegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#688">_ZN2js3jit23MacroAssemblerX86Shared25atomicExchange8SignExtendINS0_7AddressEEEvRKT_NS0_8RegisterES7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#270">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchSub8SignExtendINS0_7AddressEEEvNS0_8RegisterERKT_S4_S4_.isra.475</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#426">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchXor8SignExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_.isra.490</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#681">_ZN2js3jit23MacroAssemblerX86Shared25atomicExchange8ZeroExtendINS0_7AddressEEEvRKT_NS0_8RegisterES7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#566">_ZN2js3jit23MacroAssemblerX86Shared20convertInt32ToDoubleERKNS0_9BaseIndexENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#493">_ZN2js3jit23MacroAssemblerX86Shared9atomicOr8INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#481">_ZN2js3jit23MacroAssemblerX86Shared10atomicAnd8INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#477">_ZN2js3jit23MacroAssemblerX86Shared11atomicSub32INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#469">_ZN2js3jit23MacroAssemblerX86Shared10atomicSub8INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#203">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAdd8SignExtendINS0_7AddressEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.466</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#958">_ZN2js3jit23MacroAssemblerX86Shared24storeUnalignedSimd128IntENS0_13FloatRegisterERKNS0_9BaseIndexE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#310">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchSub16SignExtendINS0_7AddressEEEvNS0_8RegisterERKT_S4_S4_.isra.431</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#310">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchSub16SignExtendINS0_9BaseIndexEEEvNS0_8RegisterERKT_S4_S4_.isra.433</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#426">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchXor8SignExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#59">_ZN2js3jit23MacroAssemblerX86Shared8ConstantINS0_12SimdConstantEEC2ERKS3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#501">_ZN2js3jit23MacroAssemblerX86Shared10atomicOr32INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#320">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchSub16ZeroExtendINS0_9BaseIndexEEEvNS0_8RegisterERKT_S4_S4_.isra.437</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#873">_ZN2js3jit23MacroAssemblerX86Shared11loadInt32x3ERKNS0_9BaseIndexENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#292">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchSub8SignExtendINS0_7AddressEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.467</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#247">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAdd16ZeroExtendINS0_9BaseIndexEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.446</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#867">_ZN2js3jit23MacroAssemblerX86Shared11loadInt32x2ERKNS0_7AddressENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#485">_ZN2js3jit23MacroAssemblerX86Shared11atomicAnd16INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#481">_ZN2js3jit23MacroAssemblerX86Shared10atomicAnd8INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#509">_ZN2js3jit23MacroAssemblerX86Shared11atomicXor16INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#497">_ZN2js3jit23MacroAssemblerX86Shared10atomicOr16INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#443">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchXor16ZeroExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#898">_ZN2js3jit23MacroAssemblerX86Shared22storeAlignedSimd128IntENS0_13FloatRegisterERKNS0_7AddressE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#203">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAdd8SignExtendINS0_9BaseIndexEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.470</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#184">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAdd8SignExtendINS0_7AddressEEEvNS0_8RegisterERKT_S4_S4_.isra.474</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#777">_ZN2js3jit23MacroAssemblerX86Shared10loadDoubleERKNS0_7OperandENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#497">_ZN2js3jit23MacroAssemblerX86Shared10atomicOr16INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#473">_ZN2js3jit23MacroAssemblerX86Shared11atomicSub16INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#438">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchXor16SignExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#574">_ZN2js3jit23MacroAssemblerX86Shared21convertInt32ToFloat32ENS0_8RegisterENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#704">_ZN2js3jit23MacroAssemblerX86Shared7store16INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#426">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchXor8SignExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#760">_ZN2js3jit23MacroAssemblerX86Shared17compareExchange32INS0_7AddressEEEvRKT_NS0_8RegisterES7_S7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#399">_ZN2js3jit23MacroAssemblerX86Shared24atomicFetchOr8SignExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#489">_ZN2js3jit23MacroAssemblerX86Shared11atomicAnd32INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#493">_ZN2js3jit23MacroAssemblerX86Shared9atomicOr8INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#489">_ZN2js3jit23MacroAssemblerX86Shared11atomicAnd32INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#389">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAnd16ZeroExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#663">_ZN2js3jit23MacroAssemblerX86Shared26compareExchange8ZeroExtendINS0_7AddressEEEvRKT_NS0_8RegisterES7_S7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#926">_ZN2js3jit23MacroAssemblerX86Shared12storeInt32x1ENS0_13FloatRegisterERKNS0_7AddressE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#767">_ZN2js3jit23MacroAssemblerX86Shared16atomicExchange32INS0_9BaseIndexEEEvRKT_NS0_8RegisterES7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#461">_ZN2js3jit23MacroAssemblerX86Shared11atomicAdd16INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#421">_ZN2js3jit23MacroAssemblerX86Shared15atomicFetchOr32INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_.isra.463</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#955">_ZN2js3jit23MacroAssemblerX86Shared24storeUnalignedSimd128IntENS0_13FloatRegisterERKNS0_7AddressE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#563">_ZN2js3jit23MacroAssemblerX86Shared20convertInt32ToDoubleERKNS0_7AddressENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#60">_ZN2js3jit23MacroAssemblerX86Shared8ConstantIdEC2EOS3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#485">_ZN2js3jit23MacroAssemblerX86Shared11atomicAnd16INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#919">_ZN2js3jit23MacroAssemblerX86Shared23loadUnalignedSimd128IntERKNS0_9BaseIndexENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#438">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchXor16SignExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#861">_ZN2js3jit23MacroAssemblerX86Shared11loadInt32x1ERKNS0_7AddressENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#497">_ZN2js3jit23MacroAssemblerX86Shared10atomicOr16INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#501">_ZN2js3jit23MacroAssemblerX86Shared10atomicOr32INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#811">_ZN2js3jit23MacroAssemblerX86Shared11loadInt32x4ERKNS0_7AddressENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#461">_ZN2js3jit23MacroAssemblerX86Shared11atomicAdd16INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#438">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchXor16SignExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#330">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchSub16SignExtendINS0_9BaseIndexEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.445</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#681">_ZN2js3jit23MacroAssemblerX86Shared25atomicExchange8ZeroExtendINS0_9BaseIndexEEEvRKT_NS0_8RegisterES7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#916">_ZN2js3jit23MacroAssemblerX86Shared23loadUnalignedSimd128IntERKNS0_7AddressENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#477">_ZN2js3jit23MacroAssemblerX86Shared11atomicSub32INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#716">_ZN2js3jit23MacroAssemblerX86Shared27compareExchange16SignExtendINS0_7AddressEEEvRKT_NS0_8RegisterES7_S7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#501">_ZN2js3jit23MacroAssemblerX86Shared10atomicOr32INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1068">_ZN2js3jit23MacroAssemblerX86Shared20reusedInputFloat32x4ENS0_13FloatRegisterES2_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#320">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchSub16ZeroExtendINS0_7AddressEEEvNS0_8RegisterERKT_S4_S4_.isra.435</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#457">_ZN2js3jit23MacroAssemblerX86Shared10atomicAdd8INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#263">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchAdd32INS0_7AddressEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.442</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#330">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchSub16SignExtendINS0_7AddressEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.439</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#672">_ZN2js3jit23MacroAssemblerX86Shared26compareExchange8SignExtendINS0_9BaseIndexEEEvRKT_NS0_8RegisterES7_S7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#756">_ZN2js3jit23MacroAssemblerX86Shared7store32INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#405">_ZN2js3jit23MacroAssemblerX86Shared24atomicFetchOr8ZeroExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#731">_ZN2js3jit23MacroAssemblerX86Shared26atomicExchange16SignExtendINS0_9BaseIndexEEEvRKT_NS0_8RegisterES7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#378">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAnd8ZeroExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_.isra.491</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#355">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchSub32INS0_7AddressEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.443</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#704">_ZN2js3jit23MacroAssemblerX86Shared7store16INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1040">_ZN2js3jit23MacroAssemblerX86Shared13loadFloat32x3ERKNS0_7AddressENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#443">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchXor16ZeroExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#756">_ZN2js3jit23MacroAssemblerX86Shared7store32INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#461">_ZN2js3jit23MacroAssemblerX86Shared11atomicAdd16INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#448">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchXor32INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_.isra.464</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1061">_ZN2js3jit23MacroAssemblerX86Shared27reusedInputAlignedFloat32x4ERKNS0_7OperandENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#338">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchSub16ZeroExtendINS0_7AddressEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.441</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1057">_ZN2js3jit23MacroAssemblerX86Shared23loadAlignedSimd128FloatERKNS0_7AddressENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#704">_ZN2js3jit23MacroAssemblerX86Shared7store16INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#626">_ZN2js3jit23MacroAssemblerX86Shared6store8INS0_7AddressEEEvNS0_8RegisterERKT_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#399">_ZN2js3jit23MacroAssemblerX86Shared24atomicFetchOr8SignExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_.isra.489</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#756">_ZN2js3jit23MacroAssemblerX86Shared7store32INS_4wasm12BaseCompiler6RegI32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1064">_ZN2js3jit23MacroAssemblerX86Shared24storeAlignedSimd128FloatENS0_13FloatRegisterERKNS0_7AddressE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#513">_ZN2js3jit23MacroAssemblerX86Shared11atomicXor32INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#448">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchXor32INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_.isra.458</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#60">_ZN2js3jit23MacroAssemblerX86Shared8ConstantINS0_12SimdConstantEEC2EOS4_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#432">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchXor8ZeroExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#384">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAnd16SignExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#724">_ZN2js3jit23MacroAssemblerX86Shared26atomicExchange16ZeroExtendINS0_9BaseIndexEEEvRKT_NS0_8RegisterES7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#509">_ZN2js3jit23MacroAssemblerX86Shared11atomicXor16INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#799">_ZN2js3jit23MacroAssemblerX86Shared17maybeInlineDoubleEdNS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#814">_ZN2js3jit23MacroAssemblerX86Shared13loadFloat32x4ERKNS0_7AddressENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#853">_ZN2js3jit23MacroAssemblerX86Shared21maybeInlineSimd128IntERKNS0_12SimdConstantERKNS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#704">_ZN2js3jit23MacroAssemblerX86Shared7store16INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#465">_ZN2js3jit23MacroAssemblerX86Shared11atomicAdd32INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#301">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchSub8ZeroExtendINS0_9BaseIndexEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.473</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#477">_ZN2js3jit23MacroAssemblerX86Shared11atomicSub32INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#230">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAdd16ZeroExtendINS0_9BaseIndexEEEvNS0_8RegisterERKT_S4_S4_.isra.436</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#477">_ZN2js3jit23MacroAssemblerX86Shared11atomicSub32INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#301">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchSub8ZeroExtendINS0_7AddressEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.469</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#569">_ZN2js3jit23MacroAssemblerX86Shared20convertInt32ToDoubleERKNS0_7OperandENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#820">_ZN2js3jit23MacroAssemblerX86Shared14storeFloat32x4ENS0_13FloatRegisterERKNS0_7AddressE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#473">_ZN2js3jit23MacroAssemblerX86Shared11atomicSub16INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#513">_ZN2js3jit23MacroAssemblerX86Shared11atomicXor32INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#946">_ZN2js3jit23MacroAssemblerX86Shared12storeInt32x3ENS0_13FloatRegisterERKNS0_9BaseIndexE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#587">_ZN2js3jit23MacroAssemblerX86Shared16testDoubleTruthyEbNS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#372">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAnd8SignExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#53">_ZN2js3jit23MacroAssemblerX86Shared8ConstantINS0_12SimdConstantEED2Ev</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#505">_ZN2js3jit23MacroAssemblerX86Shared10atomicXor8INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1164">_ZN2js3jit23MacroAssemblerX86Shared11loadFloat32ERKNS0_7OperandENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#281">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchSub8ZeroExtendINS0_7AddressEEEvNS0_8RegisterERKT_S4_S4_.isra.477</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#346">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchSub32INS0_9BaseIndexEEEvNS0_8RegisterERKT_S4_S4_.isra.429</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#378">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAnd8ZeroExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_.isra.485</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#53">_ZN2js3jit23MacroAssemblerX86Shared8ConstantIfED2Ev</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#221">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAdd16SignExtendINS0_7AddressEEEvNS0_8RegisterERKT_S4_S4_.isra.430</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#53">_ZN2js3jit23MacroAssemblerX86Shared8ConstantIdED2Ev</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#864">_ZN2js3jit23MacroAssemblerX86Shared11loadInt32x1ERKNS0_9BaseIndexENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#416">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchOr16ZeroExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#448">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchXor32INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_.isra.461</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#461">_ZN2js3jit23MacroAssemblerX86Shared11atomicAdd16INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#489">_ZN2js3jit23MacroAssemblerX86Shared11atomicAnd32INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#426">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchXor8SignExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_.isra.484</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#740">_ZN2js3jit23MacroAssemblerX86Shared16load16SignExtendERKNS0_7AddressENS0_8RegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#493">_ZN2js3jit23MacroAssemblerX86Shared9atomicOr8INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#481">_ZN2js3jit23MacroAssemblerX86Shared10atomicAnd8INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#724">_ZN2js3jit23MacroAssemblerX86Shared26atomicExchange16ZeroExtendINS0_7AddressEEEvRKT_NS0_8RegisterES7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#505">_ZN2js3jit23MacroAssemblerX86Shared10atomicXor8INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#654">_ZN2js3jit23MacroAssemblerX86Shared6store8INS0_7AddressEEEvNS0_5Imm32ERKT_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#161">_ZN2js3jit23MacroAssemblerX86Shared5cmp32ERKNS0_7AddressENS0_5Imm32E</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#485">_ZN2js3jit23MacroAssemblerX86Shared11atomicAnd16INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#212">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAdd8ZeroExtendINS0_7AddressEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.468</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#372">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAnd8SignExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#338">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchSub16ZeroExtendINS0_9BaseIndexEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.447</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#59">_ZN2js3jit23MacroAssemblerX86Shared8ConstantIdEC2ERKd</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#902">_ZN2js3jit23MacroAssemblerX86Shared18reusedInputInt32x4ENS0_13FloatRegisterES2_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#481">_ZN2js3jit23MacroAssemblerX86Shared10atomicAnd8INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#399">_ZN2js3jit23MacroAssemblerX86Shared24atomicFetchOr8SignExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#882">_ZN2js3jit23MacroAssemblerX86Shared11loadInt32x3ERKNS0_7AddressENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#372">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAnd8SignExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_.isra.488</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#416">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchOr16ZeroExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#411">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchOr16SignExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#501">_ZN2js3jit23MacroAssemblerX86Shared10atomicOr32INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#405">_ZN2js3jit23MacroAssemblerX86Shared24atomicFetchOr8ZeroExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_.isra.492</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#473">_ZN2js3jit23MacroAssemblerX86Shared11atomicSub16INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#448">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchXor32INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_.isra.455</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#485">_ZN2js3jit23MacroAssemblerX86Shared11atomicAnd16INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#59">_ZN2js3jit23MacroAssemblerX86Shared8ConstantIfEC2ERKf</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#346">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchSub32INS0_7AddressEEEvNS0_8RegisterERKT_S4_S4_.isra.428</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#432">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchXor8ZeroExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_.isra.487</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#416">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchOr16ZeroExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1132">_ZN2js3jit23MacroAssemblerX86Shared14shuffleFloat32EjNS0_13FloatRegisterES2_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#469">_ZN2js3jit23MacroAssemblerX86Shared10atomicSub8INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#372">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAnd8SignExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_.isra.482</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#465">_ZN2js3jit23MacroAssemblerX86Shared11atomicAdd32INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#493">_ZN2js3jit23MacroAssemblerX86Shared9atomicOr8INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#708">_ZN2js3jit23MacroAssemblerX86Shared27compareExchange16ZeroExtendINS0_9BaseIndexEEEvRKT_NS0_8RegisterES7_S7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#708">_ZN2js3jit23MacroAssemblerX86Shared27compareExchange16ZeroExtendINS0_7AddressEEEvRKT_NS0_8RegisterES7_S7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#892">_ZN2js3jit23MacroAssemblerX86Shared21loadAlignedSimd128IntERKNS0_7AddressENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#457">_ZN2js3jit23MacroAssemblerX86Shared10atomicAdd8INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#239">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAdd16SignExtendINS0_9BaseIndexEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.444</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#394">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchAnd32INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_.isra.459</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#221">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAdd16SignExtendINS0_9BaseIndexEEEvNS0_8RegisterERKT_S4_S4_.isra.432</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#802">_ZN2js3jit23MacroAssemblerX86Shared16maybeInlineFloatEfNS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#509">_ZN2js3jit23MacroAssemblerX86Shared11atomicXor16INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#263">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchAdd32INS0_9BaseIndexEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.448</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#378">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAnd8ZeroExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#411">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchOr16SignExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#505">_ZN2js3jit23MacroAssemblerX86Shared10atomicXor8INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#411">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchOr16SignExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#608">_ZN2js3jit23MacroAssemblerX86Shared22AutoEnsureByteRegisterC2INS0_7AddressEEEPS1_T_NS0_8RegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#432">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchXor8ZeroExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#421">_ZN2js3jit23MacroAssemblerX86Shared15atomicFetchOr32INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_.isra.457</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#767">_ZN2js3jit23MacroAssemblerX86Shared16atomicExchange32INS0_7AddressEEEvRKT_NS0_8RegisterES7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#469">_ZN2js3jit23MacroAssemblerX86Shared10atomicSub8INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#193">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAdd8ZeroExtendINS0_9BaseIndexEEEvNS0_8RegisterERKT_S4_S4_.isra.480</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#760">_ZN2js3jit23MacroAssemblerX86Shared17compareExchange32INS0_9BaseIndexEEEvRKT_NS0_8RegisterES7_S7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1085">_ZN2js3jit23MacroAssemblerX86Shared25loadUnalignedSimd128FloatERKNS0_9BaseIndexENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#384">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAnd16SignExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#513">_ZN2js3jit23MacroAssemblerX86Shared11atomicXor32INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#421">_ZN2js3jit23MacroAssemblerX86Shared15atomicFetchOr32INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_.isra.460</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#716">_ZN2js3jit23MacroAssemblerX86Shared27compareExchange16SignExtendINS0_9BaseIndexEEEvRKT_NS0_8RegisterES7_S7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#247">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAdd16ZeroExtendINS0_7AddressEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.440</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#443">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchXor16ZeroExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#405">_ZN2js3jit23MacroAssemblerX86Shared24atomicFetchOr8ZeroExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_.isra.486</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#465">_ZN2js3jit23MacroAssemblerX86Shared11atomicAdd32INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#230">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAdd16ZeroExtendINS0_7AddressEEEvNS0_8RegisterERKT_S4_S4_.isra.434</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#663">_ZN2js3jit23MacroAssemblerX86Shared26compareExchange8ZeroExtendINS0_9BaseIndexEEEvRKT_NS0_8RegisterES7_S7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#389">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAnd16ZeroExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#384">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAnd16SignExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#394">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchAnd32INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_.isra.462</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#443">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchXor16ZeroExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#389">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAnd16ZeroExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#432">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchXor8ZeroExtendINS0_8RegisterENS0_7AddressEEEvRKT_RKT0_S3_S3_.isra.493</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#513">_ZN2js3jit23MacroAssemblerX86Shared11atomicXor32INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1207">_ZN2js3jit23MacroAssemblerX86Shared21convertFloat32ToInt32ENS0_13FloatRegisterENS0_8RegisterEPNS0_5LabelEb</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#355">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchSub32INS0_9BaseIndexEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.449</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#421">_ZN2js3jit23MacroAssemblerX86Shared15atomicFetchOr32INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_.isra.454</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#672">_ZN2js3jit23MacroAssemblerX86Shared26compareExchange8SignExtendINS0_7AddressEEEvRKT_NS0_8RegisterES7_S7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#731">_ZN2js3jit23MacroAssemblerX86Shared26atomicExchange16SignExtendINS0_7AddressEEEvRKT_NS0_8RegisterES7_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#281">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchSub8ZeroExtendINS0_9BaseIndexEEEvNS0_8RegisterERKT_S4_S4_.isra.481</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#158">_ZN2js3jit23MacroAssemblerX86Shared5cmp32ERKNS0_7AddressENS0_8RegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#509">_ZN2js3jit23MacroAssemblerX86Shared11atomicXor16INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1094">_ZN2js3jit23MacroAssemblerX86Shared26storeUnalignedSimd128FloatENS0_13FloatRegisterERKNS0_9BaseIndexE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#932">_ZN2js3jit23MacroAssemblerX86Shared12storeInt32x2ENS0_13FloatRegisterERKNS0_7AddressE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#850">_ZN2js3jit23MacroAssemblerX86Shared23maybeInlineSimd128FloatERKNS0_12SimdConstantERKNS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#469">_ZN2js3jit23MacroAssemblerX86Shared10atomicSub8INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#292">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchSub8SignExtendINS0_9BaseIndexEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.471</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#497">_ZN2js3jit23MacroAssemblerX86Shared10atomicOr16INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#489">_ZN2js3jit23MacroAssemblerX86Shared11atomicAnd32INS0_8RegisterENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#399">_ZN2js3jit23MacroAssemblerX86Shared24atomicFetchOr8SignExtendINS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_.isra.483</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#389">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAnd16ZeroExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#870">_ZN2js3jit23MacroAssemblerX86Shared11loadInt32x2ERKNS0_9BaseIndexENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#929">_ZN2js3jit23MacroAssemblerX86Shared12storeInt32x1ENS0_13FloatRegisterERKNS0_9BaseIndexE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#184">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAdd8SignExtendINS0_9BaseIndexEEEvNS0_8RegisterERKT_S4_S4_.isra.478</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#654">_ZN2js3jit23MacroAssemblerX86Shared6store8INS0_9BaseIndexEEEvNS0_5Imm32ERKT_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#384">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAnd16SignExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#938">_ZN2js3jit23MacroAssemblerX86Shared12storeInt32x3ENS0_13FloatRegisterERKNS0_7AddressE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#473">_ZN2js3jit23MacroAssemblerX86Shared11atomicSub16INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#394">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchAnd32INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_.isra.456</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#817">_ZN2js3jit23MacroAssemblerX86Shared12storeInt32x4ENS0_13FloatRegisterERKNS0_7AddressE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#416">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchOr16ZeroExtendINS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_S3_S3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#465">_ZN2js3jit23MacroAssemblerX86Shared11atomicAdd32INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#60">_ZN2js3jit23MacroAssemblerX86Shared8ConstantIfEC2EOS3_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#115">_ZN2js3jit23MacroAssemblerX86Shared12compareFloatENS0_18AssemblerX86Shared15DoubleConditionENS0_13FloatRegisterES4_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#935">_ZN2js3jit23MacroAssemblerX86Shared12storeInt32x2ENS0_13FloatRegisterERKNS0_9BaseIndexE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#743">_ZN2js3jit23MacroAssemblerX86Shared16load16SignExtendERKNS0_9BaseIndexENS0_8RegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#270">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchSub8SignExtendINS0_9BaseIndexEEEvNS0_8RegisterERKT_S4_S4_.isra.479</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#647">_ZN2js3jit23MacroAssemblerX86Shared15load8SignExtendERKNS0_7AddressENS0_8RegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#394">_ZN2js3jit23MacroAssemblerX86Shared16atomicFetchAnd32INS0_5Imm32ENS0_7AddressEEEvRKT_RKT0_NS0_8RegisterESB_.isra.453</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#457">_ZN2js3jit23MacroAssemblerX86Shared10atomicAdd8INS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#239">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchAdd16SignExtendINS0_7AddressEEEvNS0_5Imm32ERKT_NS0_8RegisterES8_.isra.438</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#505">_ZN2js3jit23MacroAssemblerX86Shared10atomicXor8INS0_8RegisterENS0_9BaseIndexEEEvRKT_RKT0_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#378">_ZN2js3jit23MacroAssemblerX86Shared25atomicFetchAnd8ZeroExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#438">_ZN2js3jit23MacroAssemblerX86Shared26atomicFetchXor16SignExtendINS0_5Imm32ENS0_9BaseIndexEEEvRKT_RKT0_NS0_8RegisterESB_</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="MacroAssembler-x86-shared.h.gcov.html#1048">_ZN2js3jit23MacroAssemblerX86Shared13loadFloat32x3ERKNS0_9BaseIndexENS0_13FloatRegisterE</a></td>
              <td class="coverFnLo">0</td>
            </tr>
  </table>
  <br>
  </center>
  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.10</a></td></tr>
  </table>
  <br>

</body>
</html>
