
hrtim_two_motors_g474.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b54  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08002d2c  08002d2c  00012d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d3c  08002d3c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002d3c  08002d3c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d3c  08002d3c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d3c  08002d3c  00012d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002d40  08002d40  00012d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002d44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  2000000c  08002d50  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08002d50  00020128  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009925  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000015b2  00000000  00000000  000299a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a98  00000000  00000000  0002af58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000815  00000000  00000000  0002b9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001586  00000000  00000000  0002c205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b886  00000000  00000000  0002d78b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fec9f  00000000  00000000  00039011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002be0  00000000  00000000  00137cb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  0013a890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08002d14 	.word	0x08002d14

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08002d14 	.word	0x08002d14

08000218 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000218:	b480      	push	{r7}
 800021a:	b085      	sub	sp, #20
 800021c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800021e:	4b1b      	ldr	r3, [pc, #108]	; (800028c <MX_GPIO_Init+0x74>)
 8000220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000222:	4a1a      	ldr	r2, [pc, #104]	; (800028c <MX_GPIO_Init+0x74>)
 8000224:	f043 0320 	orr.w	r3, r3, #32
 8000228:	64d3      	str	r3, [r2, #76]	; 0x4c
 800022a:	4b18      	ldr	r3, [pc, #96]	; (800028c <MX_GPIO_Init+0x74>)
 800022c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800022e:	f003 0320 	and.w	r3, r3, #32
 8000232:	60fb      	str	r3, [r7, #12]
 8000234:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000236:	4b15      	ldr	r3, [pc, #84]	; (800028c <MX_GPIO_Init+0x74>)
 8000238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800023a:	4a14      	ldr	r2, [pc, #80]	; (800028c <MX_GPIO_Init+0x74>)
 800023c:	f043 0302 	orr.w	r3, r3, #2
 8000240:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000242:	4b12      	ldr	r3, [pc, #72]	; (800028c <MX_GPIO_Init+0x74>)
 8000244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000246:	f003 0302 	and.w	r3, r3, #2
 800024a:	60bb      	str	r3, [r7, #8]
 800024c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800024e:	4b0f      	ldr	r3, [pc, #60]	; (800028c <MX_GPIO_Init+0x74>)
 8000250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000252:	4a0e      	ldr	r2, [pc, #56]	; (800028c <MX_GPIO_Init+0x74>)
 8000254:	f043 0304 	orr.w	r3, r3, #4
 8000258:	64d3      	str	r3, [r2, #76]	; 0x4c
 800025a:	4b0c      	ldr	r3, [pc, #48]	; (800028c <MX_GPIO_Init+0x74>)
 800025c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800025e:	f003 0304 	and.w	r3, r3, #4
 8000262:	607b      	str	r3, [r7, #4]
 8000264:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000266:	4b09      	ldr	r3, [pc, #36]	; (800028c <MX_GPIO_Init+0x74>)
 8000268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800026a:	4a08      	ldr	r2, [pc, #32]	; (800028c <MX_GPIO_Init+0x74>)
 800026c:	f043 0301 	orr.w	r3, r3, #1
 8000270:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000272:	4b06      	ldr	r3, [pc, #24]	; (800028c <MX_GPIO_Init+0x74>)
 8000274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000276:	f003 0301 	and.w	r3, r3, #1
 800027a:	603b      	str	r3, [r7, #0]
 800027c:	683b      	ldr	r3, [r7, #0]

}
 800027e:	bf00      	nop
 8000280:	3714      	adds	r7, #20
 8000282:	46bd      	mov	sp, r7
 8000284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000288:	4770      	bx	lr
 800028a:	bf00      	nop
 800028c:	40021000 	.word	0x40021000

08000290 <MX_HRTIM1_Init>:

HRTIM_HandleTypeDef hhrtim1;

/* HRTIM1 init function */
void MX_HRTIM1_Init(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b0b8      	sub	sp, #224	; 0xe0
 8000294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8000296:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800029a:	2200      	movs	r2, #0
 800029c:	601a      	str	r2, [r3, #0]
 800029e:	605a      	str	r2, [r3, #4]
 80002a0:	609a      	str	r2, [r3, #8]
 80002a2:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 80002a4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002a8:	2260      	movs	r2, #96	; 0x60
 80002aa:	2100      	movs	r1, #0
 80002ac:	4618      	mov	r0, r3
 80002ae:	f002 fd05 	bl	8002cbc <memset>
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 80002b2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]
 80002ba:	605a      	str	r2, [r3, #4]
 80002bc:	609a      	str	r2, [r3, #8]
 80002be:	60da      	str	r2, [r3, #12]
 80002c0:	611a      	str	r2, [r3, #16]
 80002c2:	615a      	str	r2, [r3, #20]
 80002c4:	619a      	str	r2, [r3, #24]
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 80002c6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	609a      	str	r2, [r3, #8]
  HRTIM_DeadTimeCfgTypeDef pDeadTimeCfg = {0};
 80002d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80002d6:	2224      	movs	r2, #36	; 0x24
 80002d8:	2100      	movs	r1, #0
 80002da:	4618      	mov	r0, r3
 80002dc:	f002 fcee 	bl	8002cbc <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 80002e0:	1d3b      	adds	r3, r7, #4
 80002e2:	2220      	movs	r2, #32
 80002e4:	2100      	movs	r1, #0
 80002e6:	4618      	mov	r0, r3
 80002e8:	f002 fce8 	bl	8002cbc <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 80002ec:	4bcb      	ldr	r3, [pc, #812]	; (800061c <MX_HRTIM1_Init+0x38c>)
 80002ee:	4acc      	ldr	r2, [pc, #816]	; (8000620 <MX_HRTIM1_Init+0x390>)
 80002f0:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 80002f2:	4bca      	ldr	r3, [pc, #808]	; (800061c <MX_HRTIM1_Init+0x38c>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 80002f8:	4bc8      	ldr	r3, [pc, #800]	; (800061c <MX_HRTIM1_Init+0x38c>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 80002fe:	48c7      	ldr	r0, [pc, #796]	; (800061c <MX_HRTIM1_Init+0x38c>)
 8000300:	f000 ff12 	bl	8001128 <HAL_HRTIM_Init>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d001      	beq.n	800030e <MX_HRTIM1_Init+0x7e>
  {
    Error_Handler();
 800030a:	f000 fba7 	bl	8000a5c <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFFD;
 800030e:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 8000312:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000316:	2300      	movs	r3, #0
 8000318:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV1;
 800031c:	2305      	movs	r3, #5
 800031e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000322:	2308      	movs	r3, #8
 8000324:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 8000328:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800032c:	461a      	mov	r2, r3
 800032e:	2106      	movs	r1, #6
 8000330:	48ba      	ldr	r0, [pc, #744]	; (800061c <MX_HRTIM1_Init+0x38c>)
 8000332:	f000 ffc9 	bl	80012c8 <HAL_HRTIM_TimeBaseConfig>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <MX_HRTIM1_Init+0xb0>
  {
    Error_Handler();
 800033c:	f000 fb8e 	bl	8000a5c <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_NONE;
 8000340:	2300      	movs	r3, #0
 8000342:	673b      	str	r3, [r7, #112]	; 0x70
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 8000344:	2300      	movs	r3, #0
 8000346:	677b      	str	r3, [r7, #116]	; 0x74
  pTimerCfg.DMASrcAddress = 0x0000;
 8000348:	2300      	movs	r3, #0
 800034a:	67bb      	str	r3, [r7, #120]	; 0x78
  pTimerCfg.DMADstAddress = 0x0000;
 800034c:	2300      	movs	r3, #0
 800034e:	67fb      	str	r3, [r7, #124]	; 0x7c
  pTimerCfg.DMASize = 0x1;
 8000350:	2301      	movs	r3, #1
 8000352:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000356:	2300      	movs	r3, #0
 8000358:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 800035c:	2300      	movs	r3, #0
 800035e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8000362:	2300      	movs	r3, #0
 8000364:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8000368:	2300      	movs	r3, #0
 800036a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 800036e:	2300      	movs	r3, #0
 8000370:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8000374:	2300      	movs	r3, #0
 8000376:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 800037a:	2300      	movs	r3, #0
 800037c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8000380:	2300      	movs	r3, #0
 8000382:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8000386:	2300      	movs	r3, #0
 8000388:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 800038c:	2300      	movs	r3, #0
 800038e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 8000392:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000396:	461a      	mov	r2, r3
 8000398:	2106      	movs	r1, #6
 800039a:	48a0      	ldr	r0, [pc, #640]	; (800061c <MX_HRTIM1_Init+0x38c>)
 800039c:	f000 ffbc 	bl	8001318 <HAL_HRTIM_WaveformTimerConfig>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_HRTIM1_Init+0x11a>
  {
    Error_Handler();
 80003a6:	f000 fb59 	bl	8000a5c <Error_Handler>
  }
  pTimeBaseCfg.Period = 17000;
 80003aa:	f244 2368 	movw	r3, #17000	; 0x4268
 80003ae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 80003b2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80003b6:	461a      	mov	r2, r3
 80003b8:	2100      	movs	r1, #0
 80003ba:	4898      	ldr	r0, [pc, #608]	; (800061c <MX_HRTIM1_Init+0x38c>)
 80003bc:	f000 ff84 	bl	80012c8 <HAL_HRTIM_TimeBaseConfig>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d001      	beq.n	80003ca <MX_HRTIM1_Init+0x13a>
  {
    Error_Handler();
 80003c6:	f000 fb49 	bl	8000a5c <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 80003ca:	2300      	movs	r3, #0
 80003cc:	657b      	str	r3, [r7, #84]	; 0x54
  pTimerCtl.GreaterCMP1 = HRTIM_TIMERGTCMP1_EQUAL;
 80003ce:	2300      	movs	r3, #0
 80003d0:	663b      	str	r3, [r7, #96]	; 0x60
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 80003d2:	2300      	movs	r3, #0
 80003d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 80003d6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80003da:	461a      	mov	r2, r3
 80003dc:	2100      	movs	r1, #0
 80003de:	488f      	ldr	r0, [pc, #572]	; (800061c <MX_HRTIM1_Init+0x38c>)
 80003e0:	f001 f827 	bl	8001432 <HAL_HRTIM_WaveformTimerControl>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <MX_HRTIM1_Init+0x15e>
  {
    Error_Handler();
 80003ea:	f000 fb37 	bl	8000a5c <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 80003ee:	2300      	movs	r3, #0
 80003f0:	673b      	str	r3, [r7, #112]	; 0x70
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 80003f2:	2300      	movs	r3, #0
 80003f4:	677b      	str	r3, [r7, #116]	; 0x74
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_ENABLED;
 80003f6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003fa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 80003fe:	2300      	movs	r3, #0
 8000400:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8000404:	2300      	movs	r3, #0
 8000406:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 800040a:	2300      	movs	r3, #0
 800040c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_ENABLED;
 8000410:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000414:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8000418:	2300      	movs	r3, #0
 800041a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 800041e:	2300      	movs	r3, #0
 8000420:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8000424:	2300      	movs	r3, #0
 8000426:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 800042a:	2300      	movs	r3, #0
 800042c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8000430:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000434:	461a      	mov	r2, r3
 8000436:	2100      	movs	r1, #0
 8000438:	4878      	ldr	r0, [pc, #480]	; (800061c <MX_HRTIM1_Init+0x38c>)
 800043a:	f000 ff6d 	bl	8001318 <HAL_HRTIM_WaveformTimerConfig>
 800043e:	4603      	mov	r3, r0
 8000440:	2b00      	cmp	r3, #0
 8000442:	d001      	beq.n	8000448 <MX_HRTIM1_Init+0x1b8>
  {
    Error_Handler();
 8000444:	f000 fb0a 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCfg) != HAL_OK)
 8000448:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800044c:	461a      	mov	r2, r3
 800044e:	2101      	movs	r1, #1
 8000450:	4872      	ldr	r0, [pc, #456]	; (800061c <MX_HRTIM1_Init+0x38c>)
 8000452:	f000 ff61 	bl	8001318 <HAL_HRTIM_WaveformTimerConfig>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d001      	beq.n	8000460 <MX_HRTIM1_Init+0x1d0>
  {
    Error_Handler();
 800045c:	f000 fafe 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8000460:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000464:	461a      	mov	r2, r3
 8000466:	2102      	movs	r1, #2
 8000468:	486c      	ldr	r0, [pc, #432]	; (800061c <MX_HRTIM1_Init+0x38c>)
 800046a:	f000 ff55 	bl	8001318 <HAL_HRTIM_WaveformTimerConfig>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d001      	beq.n	8000478 <MX_HRTIM1_Init+0x1e8>
  {
    Error_Handler();
 8000474:	f000 faf2 	bl	8000a5c <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000478:	2300      	movs	r3, #0
 800047a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 800047e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000482:	461a      	mov	r2, r3
 8000484:	2103      	movs	r1, #3
 8000486:	4865      	ldr	r0, [pc, #404]	; (800061c <MX_HRTIM1_Init+0x38c>)
 8000488:	f000 ff46 	bl	8001318 <HAL_HRTIM_WaveformTimerConfig>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d001      	beq.n	8000496 <MX_HRTIM1_Init+0x206>
  {
    Error_Handler();
 8000492:	f000 fae3 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8000496:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800049a:	461a      	mov	r2, r3
 800049c:	2104      	movs	r1, #4
 800049e:	485f      	ldr	r0, [pc, #380]	; (800061c <MX_HRTIM1_Init+0x38c>)
 80004a0:	f000 ff3a 	bl	8001318 <HAL_HRTIM_WaveformTimerConfig>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <MX_HRTIM1_Init+0x21e>
  {
    Error_Handler();
 80004aa:	f000 fad7 	bl	8000a5c <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_F_DELAYEDPROTECTION_DISABLED;
 80004ae:	2300      	movs	r3, #0
 80004b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCfg) != HAL_OK)
 80004b4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80004b8:	461a      	mov	r2, r3
 80004ba:	2105      	movs	r1, #5
 80004bc:	4857      	ldr	r0, [pc, #348]	; (800061c <MX_HRTIM1_Init+0x38c>)
 80004be:	f000 ff2b 	bl	8001318 <HAL_HRTIM_WaveformTimerConfig>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <MX_HRTIM1_Init+0x23c>
  {
    Error_Handler();
 80004c8:	f000 fac8 	bl	8000a5c <Error_Handler>
  }
  pCompareCfg.CompareValue = 8500;
 80004cc:	f242 1334 	movw	r3, #8500	; 0x2134
 80004d0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 80004d2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80004d6:	2201      	movs	r2, #1
 80004d8:	2100      	movs	r1, #0
 80004da:	4850      	ldr	r0, [pc, #320]	; (800061c <MX_HRTIM1_Init+0x38c>)
 80004dc:	f001 f85c 	bl	8001598 <HAL_HRTIM_WaveformCompareConfig>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d001      	beq.n	80004ea <MX_HRTIM1_Init+0x25a>
  {
    Error_Handler();
 80004e6:	f000 fab9 	bl	8000a5c <Error_Handler>
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_DIV1;
 80004ea:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80004ee:	627b      	str	r3, [r7, #36]	; 0x24
  pDeadTimeCfg.RisingValue = 160;
 80004f0:	23a0      	movs	r3, #160	; 0xa0
 80004f2:	62bb      	str	r3, [r7, #40]	; 0x28
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 80004f4:	2300      	movs	r3, #0
 80004f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  pDeadTimeCfg.RisingLock = HRTIM_TIMDEADTIME_RISINGLOCK_WRITE;
 80004f8:	2300      	movs	r3, #0
 80004fa:	633b      	str	r3, [r7, #48]	; 0x30
  pDeadTimeCfg.RisingSignLock = HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE;
 80004fc:	2300      	movs	r3, #0
 80004fe:	637b      	str	r3, [r7, #52]	; 0x34
  pDeadTimeCfg.FallingValue = 160;
 8000500:	23a0      	movs	r3, #160	; 0xa0
 8000502:	63bb      	str	r3, [r7, #56]	; 0x38
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 8000504:	2300      	movs	r3, #0
 8000506:	63fb      	str	r3, [r7, #60]	; 0x3c
  pDeadTimeCfg.FallingLock = HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE;
 8000508:	2300      	movs	r3, #0
 800050a:	643b      	str	r3, [r7, #64]	; 0x40
  pDeadTimeCfg.FallingSignLock = HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE;
 800050c:	2300      	movs	r3, #0
 800050e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pDeadTimeCfg) != HAL_OK)
 8000510:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000514:	461a      	mov	r2, r3
 8000516:	2100      	movs	r1, #0
 8000518:	4840      	ldr	r0, [pc, #256]	; (800061c <MX_HRTIM1_Init+0x38c>)
 800051a:	f000 ffbd 	bl	8001498 <HAL_HRTIM_DeadTimeConfig>
 800051e:	4603      	mov	r3, r0
 8000520:	2b00      	cmp	r3, #0
 8000522:	d001      	beq.n	8000528 <MX_HRTIM1_Init+0x298>
  {
    Error_Handler();
 8000524:	f000 fa9a 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pDeadTimeCfg) != HAL_OK)
 8000528:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800052c:	461a      	mov	r2, r3
 800052e:	2101      	movs	r1, #1
 8000530:	483a      	ldr	r0, [pc, #232]	; (800061c <MX_HRTIM1_Init+0x38c>)
 8000532:	f000 ffb1 	bl	8001498 <HAL_HRTIM_DeadTimeConfig>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d001      	beq.n	8000540 <MX_HRTIM1_Init+0x2b0>
  {
    Error_Handler();
 800053c:	f000 fa8e 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pDeadTimeCfg) != HAL_OK)
 8000540:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000544:	461a      	mov	r2, r3
 8000546:	2102      	movs	r1, #2
 8000548:	4834      	ldr	r0, [pc, #208]	; (800061c <MX_HRTIM1_Init+0x38c>)
 800054a:	f000 ffa5 	bl	8001498 <HAL_HRTIM_DeadTimeConfig>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d001      	beq.n	8000558 <MX_HRTIM1_Init+0x2c8>
  {
    Error_Handler();
 8000554:	f000 fa82 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pDeadTimeCfg) != HAL_OK)
 8000558:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800055c:	461a      	mov	r2, r3
 800055e:	2103      	movs	r1, #3
 8000560:	482e      	ldr	r0, [pc, #184]	; (800061c <MX_HRTIM1_Init+0x38c>)
 8000562:	f000 ff99 	bl	8001498 <HAL_HRTIM_DeadTimeConfig>
 8000566:	4603      	mov	r3, r0
 8000568:	2b00      	cmp	r3, #0
 800056a:	d001      	beq.n	8000570 <MX_HRTIM1_Init+0x2e0>
  {
    Error_Handler();
 800056c:	f000 fa76 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pDeadTimeCfg) != HAL_OK)
 8000570:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000574:	461a      	mov	r2, r3
 8000576:	2104      	movs	r1, #4
 8000578:	4828      	ldr	r0, [pc, #160]	; (800061c <MX_HRTIM1_Init+0x38c>)
 800057a:	f000 ff8d 	bl	8001498 <HAL_HRTIM_DeadTimeConfig>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <MX_HRTIM1_Init+0x2f8>
  {
    Error_Handler();
 8000584:	f000 fa6a 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pDeadTimeCfg) != HAL_OK)
 8000588:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800058c:	461a      	mov	r2, r3
 800058e:	2105      	movs	r1, #5
 8000590:	4822      	ldr	r0, [pc, #136]	; (800061c <MX_HRTIM1_Init+0x38c>)
 8000592:	f000 ff81 	bl	8001498 <HAL_HRTIM_DeadTimeConfig>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d001      	beq.n	80005a0 <MX_HRTIM1_Init+0x310>
  {
    Error_Handler();
 800059c:	f000 fa5e 	bl	8000a5c <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 80005a0:	2300      	movs	r3, #0
 80005a2:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMPER;
 80005a4:	2304      	movs	r3, #4
 80005a6:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 80005a8:	2308      	movs	r3, #8
 80005aa:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 80005ac:	2300      	movs	r3, #0
 80005ae:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 80005b0:	2300      	movs	r3, #0
 80005b2:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_INACTIVE;
 80005b4:	2320      	movs	r3, #32
 80005b6:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 80005b8:	2300      	movs	r3, #0
 80005ba:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 80005bc:	2300      	movs	r3, #0
 80005be:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 80005c0:	1d3b      	adds	r3, r7, #4
 80005c2:	2201      	movs	r2, #1
 80005c4:	2100      	movs	r1, #0
 80005c6:	4815      	ldr	r0, [pc, #84]	; (800061c <MX_HRTIM1_Init+0x38c>)
 80005c8:	f001 f954 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <MX_HRTIM1_Init+0x346>
  {
    Error_Handler();
 80005d2:	f000 fa43 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB1, &pOutputCfg) != HAL_OK)
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	2204      	movs	r2, #4
 80005da:	2101      	movs	r1, #1
 80005dc:	480f      	ldr	r0, [pc, #60]	; (800061c <MX_HRTIM1_Init+0x38c>)
 80005de:	f001 f949 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <MX_HRTIM1_Init+0x35c>
  {
    Error_Handler();
 80005e8:	f000 fa38 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	2210      	movs	r2, #16
 80005f0:	2102      	movs	r1, #2
 80005f2:	480a      	ldr	r0, [pc, #40]	; (800061c <MX_HRTIM1_Init+0x38c>)
 80005f4:	f001 f93e 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <MX_HRTIM1_Init+0x372>
  {
    Error_Handler();
 80005fe:	f000 fa2d 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000602:	1d3b      	adds	r3, r7, #4
 8000604:	2240      	movs	r2, #64	; 0x40
 8000606:	2103      	movs	r1, #3
 8000608:	4804      	ldr	r0, [pc, #16]	; (800061c <MX_HRTIM1_Init+0x38c>)
 800060a:	f001 f933 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d007      	beq.n	8000624 <MX_HRTIM1_Init+0x394>
  {
    Error_Handler();
 8000614:	f000 fa22 	bl	8000a5c <Error_Handler>
 8000618:	e004      	b.n	8000624 <MX_HRTIM1_Init+0x394>
 800061a:	bf00      	nop
 800061c:	20000028 	.word	0x20000028
 8000620:	40016800 	.word	0x40016800
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8000624:	1d3b      	adds	r3, r7, #4
 8000626:	f44f 7280 	mov.w	r2, #256	; 0x100
 800062a:	2104      	movs	r1, #4
 800062c:	488d      	ldr	r0, [pc, #564]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 800062e:	f001 f921 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <MX_HRTIM1_Init+0x3ac>
  {
    Error_Handler();
 8000638:	f000 fa10 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF1, &pOutputCfg) != HAL_OK)
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000642:	2105      	movs	r1, #5
 8000644:	4887      	ldr	r0, [pc, #540]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 8000646:	f001 f915 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MX_HRTIM1_Init+0x3c4>
  {
    Error_Handler();
 8000650:	f000 fa04 	bl	8000a5c <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP1;
 8000654:	2308      	movs	r3, #8
 8000656:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMPER;
 8000658:	2304      	movs	r3, #4
 800065a:	60fb      	str	r3, [r7, #12]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	2202      	movs	r2, #2
 8000660:	2100      	movs	r1, #0
 8000662:	4880      	ldr	r0, [pc, #512]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 8000664:	f001 f906 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <MX_HRTIM1_Init+0x3e2>
  {
    Error_Handler();
 800066e:	f000 f9f5 	bl	8000a5c <Error_Handler>
  }
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000672:	2300      	movs	r3, #0
 8000674:	61bb      	str	r3, [r7, #24]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB2, &pOutputCfg) != HAL_OK)
 8000676:	1d3b      	adds	r3, r7, #4
 8000678:	2208      	movs	r2, #8
 800067a:	2101      	movs	r1, #1
 800067c:	4879      	ldr	r0, [pc, #484]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 800067e:	f001 f8f9 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <MX_HRTIM1_Init+0x3fc>
  {
    Error_Handler();
 8000688:	f000 f9e8 	bl	8000a5c <Error_Handler>
  }
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_INACTIVE;
 800068c:	2320      	movs	r3, #32
 800068e:	61bb      	str	r3, [r7, #24]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000690:	1d3b      	adds	r3, r7, #4
 8000692:	2220      	movs	r2, #32
 8000694:	2102      	movs	r1, #2
 8000696:	4873      	ldr	r0, [pc, #460]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 8000698:	f001 f8ec 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <MX_HRTIM1_Init+0x416>
  {
    Error_Handler();
 80006a2:	f000 f9db 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 80006a6:	1d3b      	adds	r3, r7, #4
 80006a8:	2280      	movs	r2, #128	; 0x80
 80006aa:	2103      	movs	r1, #3
 80006ac:	486d      	ldr	r0, [pc, #436]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 80006ae:	f001 f8e1 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <MX_HRTIM1_Init+0x42c>
  {
    Error_Handler();
 80006b8:	f000 f9d0 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE2, &pOutputCfg) != HAL_OK)
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006c2:	2104      	movs	r1, #4
 80006c4:	4867      	ldr	r0, [pc, #412]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 80006c6:	f001 f8d5 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_HRTIM1_Init+0x444>
  {
    Error_Handler();
 80006d0:	f000 f9c4 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF2, &pOutputCfg) != HAL_OK)
 80006d4:	1d3b      	adds	r3, r7, #4
 80006d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80006da:	2105      	movs	r1, #5
 80006dc:	4861      	ldr	r0, [pc, #388]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 80006de:	f001 f8c9 	bl	8001874 <HAL_HRTIM_WaveformOutputConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <MX_HRTIM1_Init+0x45c>
  {
    Error_Handler();
 80006e8:	f000 f9b8 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimeBaseCfg) != HAL_OK)
 80006ec:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80006f0:	461a      	mov	r2, r3
 80006f2:	2101      	movs	r1, #1
 80006f4:	485b      	ldr	r0, [pc, #364]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 80006f6:	f000 fde7 	bl	80012c8 <HAL_HRTIM_TimeBaseConfig>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <MX_HRTIM1_Init+0x474>
  {
    Error_Handler();
 8000700:	f000 f9ac 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCtl) != HAL_OK)
 8000704:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000708:	461a      	mov	r2, r3
 800070a:	2101      	movs	r1, #1
 800070c:	4855      	ldr	r0, [pc, #340]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 800070e:	f000 fe90 	bl	8001432 <HAL_HRTIM_WaveformTimerControl>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_HRTIM1_Init+0x48c>
  {
    Error_Handler();
 8000718:	f000 f9a0 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 800071c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000720:	2201      	movs	r2, #1
 8000722:	2101      	movs	r1, #1
 8000724:	484f      	ldr	r0, [pc, #316]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 8000726:	f000 ff37 	bl	8001598 <HAL_HRTIM_WaveformCompareConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_HRTIM1_Init+0x4a4>
  {
    Error_Handler();
 8000730:	f000 f994 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000734:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000738:	461a      	mov	r2, r3
 800073a:	2102      	movs	r1, #2
 800073c:	4849      	ldr	r0, [pc, #292]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 800073e:	f000 fdc3 	bl	80012c8 <HAL_HRTIM_TimeBaseConfig>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <MX_HRTIM1_Init+0x4bc>
  {
    Error_Handler();
 8000748:	f000 f988 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 800074c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000750:	461a      	mov	r2, r3
 8000752:	2102      	movs	r1, #2
 8000754:	4843      	ldr	r0, [pc, #268]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 8000756:	f000 fe6c 	bl	8001432 <HAL_HRTIM_WaveformTimerControl>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_HRTIM1_Init+0x4d4>
  {
    Error_Handler();
 8000760:	f000 f97c 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8000764:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000768:	2201      	movs	r2, #1
 800076a:	2102      	movs	r1, #2
 800076c:	483d      	ldr	r0, [pc, #244]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 800076e:	f000 ff13 	bl	8001598 <HAL_HRTIM_WaveformCompareConfig>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_HRTIM1_Init+0x4ec>
  {
    Error_Handler();
 8000778:	f000 f970 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 800077c:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000780:	461a      	mov	r2, r3
 8000782:	2103      	movs	r1, #3
 8000784:	4837      	ldr	r0, [pc, #220]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 8000786:	f000 fd9f 	bl	80012c8 <HAL_HRTIM_TimeBaseConfig>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_HRTIM1_Init+0x504>
  {
    Error_Handler();
 8000790:	f000 f964 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCtl) != HAL_OK)
 8000794:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000798:	461a      	mov	r2, r3
 800079a:	2103      	movs	r1, #3
 800079c:	4831      	ldr	r0, [pc, #196]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 800079e:	f000 fe48 	bl	8001432 <HAL_HRTIM_WaveformTimerControl>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_HRTIM1_Init+0x51c>
  {
    Error_Handler();
 80007a8:	f000 f958 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 80007ac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80007b0:	2201      	movs	r2, #1
 80007b2:	2103      	movs	r1, #3
 80007b4:	482b      	ldr	r0, [pc, #172]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 80007b6:	f000 feef 	bl	8001598 <HAL_HRTIM_WaveformCompareConfig>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_HRTIM1_Init+0x534>
  {
    Error_Handler();
 80007c0:	f000 f94c 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 80007c4:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80007c8:	461a      	mov	r2, r3
 80007ca:	2104      	movs	r1, #4
 80007cc:	4825      	ldr	r0, [pc, #148]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 80007ce:	f000 fd7b 	bl	80012c8 <HAL_HRTIM_TimeBaseConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <MX_HRTIM1_Init+0x54c>
  {
    Error_Handler();
 80007d8:	f000 f940 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 80007dc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80007e0:	461a      	mov	r2, r3
 80007e2:	2104      	movs	r1, #4
 80007e4:	481f      	ldr	r0, [pc, #124]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 80007e6:	f000 fe24 	bl	8001432 <HAL_HRTIM_WaveformTimerControl>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_HRTIM1_Init+0x564>
  {
    Error_Handler();
 80007f0:	f000 f934 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 80007f4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80007f8:	2201      	movs	r2, #1
 80007fa:	2104      	movs	r1, #4
 80007fc:	4819      	ldr	r0, [pc, #100]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 80007fe:	f000 fecb 	bl	8001598 <HAL_HRTIM_WaveformCompareConfig>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_HRTIM1_Init+0x57c>
  {
    Error_Handler();
 8000808:	f000 f928 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimeBaseCfg) != HAL_OK)
 800080c:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000810:	461a      	mov	r2, r3
 8000812:	2105      	movs	r1, #5
 8000814:	4813      	ldr	r0, [pc, #76]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 8000816:	f000 fd57 	bl	80012c8 <HAL_HRTIM_TimeBaseConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_HRTIM1_Init+0x594>
  {
    Error_Handler();
 8000820:	f000 f91c 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCtl) != HAL_OK)
 8000824:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000828:	461a      	mov	r2, r3
 800082a:	2105      	movs	r1, #5
 800082c:	480d      	ldr	r0, [pc, #52]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 800082e:	f000 fe00 	bl	8001432 <HAL_HRTIM_WaveformTimerControl>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_HRTIM1_Init+0x5ac>
  {
    Error_Handler();
 8000838:	f000 f910 	bl	8000a5c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 800083c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000840:	2201      	movs	r2, #1
 8000842:	2105      	movs	r1, #5
 8000844:	4807      	ldr	r0, [pc, #28]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 8000846:	f000 fea7 	bl	8001598 <HAL_HRTIM_WaveformCompareConfig>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_HRTIM1_Init+0x5c4>
  {
    Error_Handler();
 8000850:	f000 f904 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000854:	4803      	ldr	r0, [pc, #12]	; (8000864 <MX_HRTIM1_Init+0x5d4>)
 8000856:	f000 f827 	bl	80008a8 <HAL_HRTIM_MspPostInit>

}
 800085a:	bf00      	nop
 800085c:	37e0      	adds	r7, #224	; 0xe0
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	20000028 	.word	0x20000028

08000868 <HAL_HRTIM_MspInit>:

void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]

  if(hrtimHandle->Instance==HRTIM1)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a0a      	ldr	r2, [pc, #40]	; (80008a0 <HAL_HRTIM_MspInit+0x38>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d10b      	bne.n	8000892 <HAL_HRTIM_MspInit+0x2a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* HRTIM1 clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 800087a:	4b0a      	ldr	r3, [pc, #40]	; (80008a4 <HAL_HRTIM_MspInit+0x3c>)
 800087c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800087e:	4a09      	ldr	r2, [pc, #36]	; (80008a4 <HAL_HRTIM_MspInit+0x3c>)
 8000880:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000884:	6613      	str	r3, [r2, #96]	; 0x60
 8000886:	4b07      	ldr	r3, [pc, #28]	; (80008a4 <HAL_HRTIM_MspInit+0x3c>)
 8000888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800088a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }
}
 8000892:	bf00      	nop
 8000894:	3714      	adds	r7, #20
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	40016800 	.word	0x40016800
 80008a4:	40021000 	.word	0x40021000

080008a8 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b08a      	sub	sp, #40	; 0x28
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	2200      	movs	r2, #0
 80008b6:	601a      	str	r2, [r3, #0]
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	609a      	str	r2, [r3, #8]
 80008bc:	60da      	str	r2, [r3, #12]
 80008be:	611a      	str	r2, [r3, #16]
  if(hrtimHandle->Instance==HRTIM1)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a37      	ldr	r2, [pc, #220]	; (80009a4 <HAL_HRTIM_MspPostInit+0xfc>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d167      	bne.n	800099a <HAL_HRTIM_MspPostInit+0xf2>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ca:	4b37      	ldr	r3, [pc, #220]	; (80009a8 <HAL_HRTIM_MspPostInit+0x100>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ce:	4a36      	ldr	r2, [pc, #216]	; (80009a8 <HAL_HRTIM_MspPostInit+0x100>)
 80008d0:	f043 0302 	orr.w	r3, r3, #2
 80008d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008d6:	4b34      	ldr	r3, [pc, #208]	; (80009a8 <HAL_HRTIM_MspPostInit+0x100>)
 80008d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008da:	f003 0302 	and.w	r3, r3, #2
 80008de:	613b      	str	r3, [r7, #16]
 80008e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e2:	4b31      	ldr	r3, [pc, #196]	; (80009a8 <HAL_HRTIM_MspPostInit+0x100>)
 80008e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e6:	4a30      	ldr	r2, [pc, #192]	; (80009a8 <HAL_HRTIM_MspPostInit+0x100>)
 80008e8:	f043 0304 	orr.w	r3, r3, #4
 80008ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ee:	4b2e      	ldr	r3, [pc, #184]	; (80009a8 <HAL_HRTIM_MspPostInit+0x100>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f2:	f003 0304 	and.w	r3, r3, #4
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fa:	4b2b      	ldr	r3, [pc, #172]	; (80009a8 <HAL_HRTIM_MspPostInit+0x100>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fe:	4a2a      	ldr	r2, [pc, #168]	; (80009a8 <HAL_HRTIM_MspPostInit+0x100>)
 8000900:	f043 0301 	orr.w	r3, r3, #1
 8000904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000906:	4b28      	ldr	r3, [pc, #160]	; (80009a8 <HAL_HRTIM_MspPostInit+0x100>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	60bb      	str	r3, [r7, #8]
 8000910:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    PA10     ------> HRTIM1_CHB1
    PA11     ------> HRTIM1_CHB2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000912:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000916:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000918:	2302      	movs	r3, #2
 800091a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000920:	2303      	movs	r3, #3
 8000922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8000924:	230d      	movs	r3, #13
 8000926:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	4619      	mov	r1, r3
 800092e:	481f      	ldr	r0, [pc, #124]	; (80009ac <HAL_HRTIM_MspPostInit+0x104>)
 8000930:	f000 fa78 	bl	8000e24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000934:	23c0      	movs	r3, #192	; 0xc0
 8000936:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000938:	2302      	movs	r3, #2
 800093a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000940:	2303      	movs	r3, #3
 8000942:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8000944:	230d      	movs	r3, #13
 8000946:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	4619      	mov	r1, r3
 800094e:	4818      	ldr	r0, [pc, #96]	; (80009b0 <HAL_HRTIM_MspPostInit+0x108>)
 8000950:	f000 fa68 	bl	8000e24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000954:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095a:	2302      	movs	r3, #2
 800095c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000962:	2303      	movs	r3, #3
 8000964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 8000966:	2303      	movs	r3, #3
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800096a:	f107 0314 	add.w	r3, r7, #20
 800096e:	4619      	mov	r1, r3
 8000970:	480f      	ldr	r0, [pc, #60]	; (80009b0 <HAL_HRTIM_MspPostInit+0x108>)
 8000972:	f000 fa57 	bl	8000e24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000976:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800097a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097c:	2302      	movs	r3, #2
 800097e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000984:	2303      	movs	r3, #3
 8000986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8000988:	230d      	movs	r3, #13
 800098a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098c:	f107 0314 	add.w	r3, r7, #20
 8000990:	4619      	mov	r1, r3
 8000992:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000996:	f000 fa45 	bl	8000e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 800099a:	bf00      	nop
 800099c:	3728      	adds	r7, #40	; 0x28
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40016800 	.word	0x40016800
 80009a8:	40021000 	.word	0x40021000
 80009ac:	48000400 	.word	0x48000400
 80009b0:	48000800 	.word	0x48000800

080009b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009b8:	f000 f8df 	bl	8000b7a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009bc:	f000 f805 	bl	80009ca <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009c0:	f7ff fc2a 	bl	8000218 <MX_GPIO_Init>
  MX_HRTIM1_Init();
 80009c4:	f7ff fc64 	bl	8000290 <MX_HRTIM1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009c8:	e7fe      	b.n	80009c8 <main+0x14>

080009ca <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b094      	sub	sp, #80	; 0x50
 80009ce:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009d0:	f107 0318 	add.w	r3, r7, #24
 80009d4:	2238      	movs	r2, #56	; 0x38
 80009d6:	2100      	movs	r1, #0
 80009d8:	4618      	mov	r0, r3
 80009da:	f002 f96f 	bl	8002cbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009de:	1d3b      	adds	r3, r7, #4
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80009ec:	2000      	movs	r0, #0
 80009ee:	f001 fbbb 	bl	8002168 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009f2:	2301      	movs	r3, #1
 80009f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009fc:	2302      	movs	r3, #2
 80009fe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a00:	2303      	movs	r3, #3
 8000a02:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000a04:	2302      	movs	r3, #2
 8000a06:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000a08:	2355      	movs	r3, #85	; 0x55
 8000a0a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a10:	2302      	movs	r3, #2
 8000a12:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a14:	2302      	movs	r3, #2
 8000a16:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a18:	f107 0318 	add.w	r3, r7, #24
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f001 fc57 	bl	80022d0 <HAL_RCC_OscConfig>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000a28:	f000 f818 	bl	8000a5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a2c:	230f      	movs	r3, #15
 8000a2e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a30:	2303      	movs	r3, #3
 8000a32:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a34:	2300      	movs	r3, #0
 8000a36:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a40:	1d3b      	adds	r3, r7, #4
 8000a42:	2104      	movs	r1, #4
 8000a44:	4618      	mov	r0, r3
 8000a46:	f001 ff55 	bl	80028f4 <HAL_RCC_ClockConfig>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000a50:	f000 f804 	bl	8000a5c <Error_Handler>
  }
}
 8000a54:	bf00      	nop
 8000a56:	3750      	adds	r7, #80	; 0x50
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a60:	b672      	cpsid	i
}
 8000a62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a64:	e7fe      	b.n	8000a64 <Error_Handler+0x8>
	...

08000a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6e:	4b0f      	ldr	r3, [pc, #60]	; (8000aac <HAL_MspInit+0x44>)
 8000a70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a72:	4a0e      	ldr	r2, [pc, #56]	; (8000aac <HAL_MspInit+0x44>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6613      	str	r3, [r2, #96]	; 0x60
 8000a7a:	4b0c      	ldr	r3, [pc, #48]	; (8000aac <HAL_MspInit+0x44>)
 8000a7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a86:	4b09      	ldr	r3, [pc, #36]	; (8000aac <HAL_MspInit+0x44>)
 8000a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a8a:	4a08      	ldr	r2, [pc, #32]	; (8000aac <HAL_MspInit+0x44>)
 8000a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a90:	6593      	str	r3, [r2, #88]	; 0x58
 8000a92:	4b06      	ldr	r3, [pc, #24]	; (8000aac <HAL_MspInit+0x44>)
 8000a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a9a:	603b      	str	r3, [r7, #0]
 8000a9c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a9e:	f001 fc07 	bl	80022b0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40021000 	.word	0x40021000

08000ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ab4:	e7fe      	b.n	8000ab4 <NMI_Handler+0x4>

08000ab6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aba:	e7fe      	b.n	8000aba <HardFault_Handler+0x4>

08000abc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac0:	e7fe      	b.n	8000ac0 <MemManage_Handler+0x4>

08000ac2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac6:	e7fe      	b.n	8000ac6 <BusFault_Handler+0x4>

08000ac8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000acc:	e7fe      	b.n	8000acc <UsageFault_Handler+0x4>

08000ace <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr

08000aea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aea:	b480      	push	{r7}
 8000aec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aee:	bf00      	nop
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000afc:	f000 f890 	bl	8000c20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b00:	bf00      	nop
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <SystemInit+0x20>)
 8000b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b0e:	4a05      	ldr	r2, [pc, #20]	; (8000b24 <SystemInit+0x20>)
 8000b10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b28:	480d      	ldr	r0, [pc, #52]	; (8000b60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b2a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b2c:	f7ff ffea 	bl	8000b04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b30:	480c      	ldr	r0, [pc, #48]	; (8000b64 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b32:	490d      	ldr	r1, [pc, #52]	; (8000b68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b34:	4a0d      	ldr	r2, [pc, #52]	; (8000b6c <LoopForever+0xe>)
  movs r3, #0
 8000b36:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000b38:	e002      	b.n	8000b40 <LoopCopyDataInit>

08000b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b3e:	3304      	adds	r3, #4

08000b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b44:	d3f9      	bcc.n	8000b3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b46:	4a0a      	ldr	r2, [pc, #40]	; (8000b70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b48:	4c0a      	ldr	r4, [pc, #40]	; (8000b74 <LoopForever+0x16>)
  movs r3, #0
 8000b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b4c:	e001      	b.n	8000b52 <LoopFillZerobss>

08000b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b50:	3204      	adds	r2, #4

08000b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b54:	d3fb      	bcc.n	8000b4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b56:	f002 f8b9 	bl	8002ccc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b5a:	f7ff ff2b 	bl	80009b4 <main>

08000b5e <LoopForever>:

LoopForever:
    b LoopForever
 8000b5e:	e7fe      	b.n	8000b5e <LoopForever>
  ldr   r0, =_estack
 8000b60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b68:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b6c:	08002d44 	.word	0x08002d44
  ldr r2, =_sbss
 8000b70:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b74:	20000128 	.word	0x20000128

08000b78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b78:	e7fe      	b.n	8000b78 <ADC1_2_IRQHandler>

08000b7a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b082      	sub	sp, #8
 8000b7e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b80:	2300      	movs	r3, #0
 8000b82:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b84:	2003      	movs	r0, #3
 8000b86:	f000 f91b 	bl	8000dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b8a:	200f      	movs	r0, #15
 8000b8c:	f000 f80e 	bl	8000bac <HAL_InitTick>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d002      	beq.n	8000b9c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
 8000b98:	71fb      	strb	r3, [r7, #7]
 8000b9a:	e001      	b.n	8000ba0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b9c:	f7ff ff64 	bl	8000a68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ba0:	79fb      	ldrb	r3, [r7, #7]

}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000bb8:	4b16      	ldr	r3, [pc, #88]	; (8000c14 <HAL_InitTick+0x68>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d022      	beq.n	8000c06 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000bc0:	4b15      	ldr	r3, [pc, #84]	; (8000c18 <HAL_InitTick+0x6c>)
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	4b13      	ldr	r3, [pc, #76]	; (8000c14 <HAL_InitTick+0x68>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000bcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f000 f918 	bl	8000e0a <HAL_SYSTICK_Config>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d10f      	bne.n	8000c00 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2b0f      	cmp	r3, #15
 8000be4:	d809      	bhi.n	8000bfa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be6:	2200      	movs	r2, #0
 8000be8:	6879      	ldr	r1, [r7, #4]
 8000bea:	f04f 30ff 	mov.w	r0, #4294967295
 8000bee:	f000 f8f2 	bl	8000dd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	; (8000c1c <HAL_InitTick+0x70>)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	6013      	str	r3, [r2, #0]
 8000bf8:	e007      	b.n	8000c0a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	73fb      	strb	r3, [r7, #15]
 8000bfe:	e004      	b.n	8000c0a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c00:	2301      	movs	r3, #1
 8000c02:	73fb      	strb	r3, [r7, #15]
 8000c04:	e001      	b.n	8000c0a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c06:	2301      	movs	r3, #1
 8000c08:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3710      	adds	r7, #16
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	20000008 	.word	0x20000008
 8000c18:	20000000 	.word	0x20000000
 8000c1c:	20000004 	.word	0x20000004

08000c20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c24:	4b05      	ldr	r3, [pc, #20]	; (8000c3c <HAL_IncTick+0x1c>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	4b05      	ldr	r3, [pc, #20]	; (8000c40 <HAL_IncTick+0x20>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	4a03      	ldr	r2, [pc, #12]	; (8000c3c <HAL_IncTick+0x1c>)
 8000c30:	6013      	str	r3, [r2, #0]
}
 8000c32:	bf00      	nop
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	20000124 	.word	0x20000124
 8000c40:	20000008 	.word	0x20000008

08000c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  return uwTick;
 8000c48:	4b03      	ldr	r3, [pc, #12]	; (8000c58 <HAL_GetTick+0x14>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	20000124 	.word	0x20000124

08000c5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f003 0307 	and.w	r3, r3, #7
 8000c6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c72:	68ba      	ldr	r2, [r7, #8]
 8000c74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c78:	4013      	ands	r3, r2
 8000c7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c8e:	4a04      	ldr	r2, [pc, #16]	; (8000ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	60d3      	str	r3, [r2, #12]
}
 8000c94:	bf00      	nop
 8000c96:	3714      	adds	r7, #20
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ca8:	4b04      	ldr	r3, [pc, #16]	; (8000cbc <__NVIC_GetPriorityGrouping+0x18>)
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	0a1b      	lsrs	r3, r3, #8
 8000cae:	f003 0307 	and.w	r3, r3, #7
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	e000ed00 	.word	0xe000ed00

08000cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	6039      	str	r1, [r7, #0]
 8000cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db0a      	blt.n	8000cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	490c      	ldr	r1, [pc, #48]	; (8000d0c <__NVIC_SetPriority+0x4c>)
 8000cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cde:	0112      	lsls	r2, r2, #4
 8000ce0:	b2d2      	uxtb	r2, r2
 8000ce2:	440b      	add	r3, r1
 8000ce4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce8:	e00a      	b.n	8000d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	b2da      	uxtb	r2, r3
 8000cee:	4908      	ldr	r1, [pc, #32]	; (8000d10 <__NVIC_SetPriority+0x50>)
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	f003 030f 	and.w	r3, r3, #15
 8000cf6:	3b04      	subs	r3, #4
 8000cf8:	0112      	lsls	r2, r2, #4
 8000cfa:	b2d2      	uxtb	r2, r2
 8000cfc:	440b      	add	r3, r1
 8000cfe:	761a      	strb	r2, [r3, #24]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	e000e100 	.word	0xe000e100
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b089      	sub	sp, #36	; 0x24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	f1c3 0307 	rsb	r3, r3, #7
 8000d2e:	2b04      	cmp	r3, #4
 8000d30:	bf28      	it	cs
 8000d32:	2304      	movcs	r3, #4
 8000d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3304      	adds	r3, #4
 8000d3a:	2b06      	cmp	r3, #6
 8000d3c:	d902      	bls.n	8000d44 <NVIC_EncodePriority+0x30>
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	3b03      	subs	r3, #3
 8000d42:	e000      	b.n	8000d46 <NVIC_EncodePriority+0x32>
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d48:	f04f 32ff 	mov.w	r2, #4294967295
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	43da      	mvns	r2, r3
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	401a      	ands	r2, r3
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	fa01 f303 	lsl.w	r3, r1, r3
 8000d66:	43d9      	mvns	r1, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d6c:	4313      	orrs	r3, r2
         );
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3724      	adds	r7, #36	; 0x24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
	...

08000d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3b01      	subs	r3, #1
 8000d88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d8c:	d301      	bcc.n	8000d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e00f      	b.n	8000db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d92:	4a0a      	ldr	r2, [pc, #40]	; (8000dbc <SysTick_Config+0x40>)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d9a:	210f      	movs	r1, #15
 8000d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000da0:	f7ff ff8e 	bl	8000cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000da4:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <SysTick_Config+0x40>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000daa:	4b04      	ldr	r3, [pc, #16]	; (8000dbc <SysTick_Config+0x40>)
 8000dac:	2207      	movs	r2, #7
 8000dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	e000e010 	.word	0xe000e010

08000dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff ff47 	bl	8000c5c <__NVIC_SetPriorityGrouping>
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b086      	sub	sp, #24
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	4603      	mov	r3, r0
 8000dde:	60b9      	str	r1, [r7, #8]
 8000de0:	607a      	str	r2, [r7, #4]
 8000de2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000de4:	f7ff ff5e 	bl	8000ca4 <__NVIC_GetPriorityGrouping>
 8000de8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dea:	687a      	ldr	r2, [r7, #4]
 8000dec:	68b9      	ldr	r1, [r7, #8]
 8000dee:	6978      	ldr	r0, [r7, #20]
 8000df0:	f7ff ff90 	bl	8000d14 <NVIC_EncodePriority>
 8000df4:	4602      	mov	r2, r0
 8000df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff ff5f 	bl	8000cc0 <__NVIC_SetPriority>
}
 8000e02:	bf00      	nop
 8000e04:	3718      	adds	r7, #24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b082      	sub	sp, #8
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff ffb2 	bl	8000d7c <SysTick_Config>
 8000e18:	4603      	mov	r3, r0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
	...

08000e24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b087      	sub	sp, #28
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000e32:	e15a      	b.n	80010ea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	2101      	movs	r1, #1
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e40:	4013      	ands	r3, r2
 8000e42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	f000 814c 	beq.w	80010e4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f003 0303 	and.w	r3, r3, #3
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d005      	beq.n	8000e64 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d130      	bne.n	8000ec6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	2203      	movs	r2, #3
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	43db      	mvns	r3, r3
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	4013      	ands	r3, r2
 8000e7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	68da      	ldr	r2, [r3, #12]
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	693a      	ldr	r2, [r7, #16]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	091b      	lsrs	r3, r3, #4
 8000eb0:	f003 0201 	and.w	r2, r3, #1
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f003 0303 	and.w	r3, r3, #3
 8000ece:	2b03      	cmp	r3, #3
 8000ed0:	d017      	beq.n	8000f02 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	2203      	movs	r2, #3
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	689a      	ldr	r2, [r3, #8]
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 0303 	and.w	r3, r3, #3
 8000f0a:	2b02      	cmp	r3, #2
 8000f0c:	d123      	bne.n	8000f56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	08da      	lsrs	r2, r3, #3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	3208      	adds	r2, #8
 8000f16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	220f      	movs	r2, #15
 8000f26:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2a:	43db      	mvns	r3, r3
 8000f2c:	693a      	ldr	r2, [r7, #16]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	691a      	ldr	r2, [r3, #16]
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	f003 0307 	and.w	r3, r3, #7
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	08da      	lsrs	r2, r3, #3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	3208      	adds	r2, #8
 8000f50:	6939      	ldr	r1, [r7, #16]
 8000f52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	2203      	movs	r2, #3
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	43db      	mvns	r3, r3
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f003 0203 	and.w	r2, r3, #3
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	f000 80a6 	beq.w	80010e4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f98:	4b5b      	ldr	r3, [pc, #364]	; (8001108 <HAL_GPIO_Init+0x2e4>)
 8000f9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f9c:	4a5a      	ldr	r2, [pc, #360]	; (8001108 <HAL_GPIO_Init+0x2e4>)
 8000f9e:	f043 0301 	orr.w	r3, r3, #1
 8000fa2:	6613      	str	r3, [r2, #96]	; 0x60
 8000fa4:	4b58      	ldr	r3, [pc, #352]	; (8001108 <HAL_GPIO_Init+0x2e4>)
 8000fa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fa8:	f003 0301 	and.w	r3, r3, #1
 8000fac:	60bb      	str	r3, [r7, #8]
 8000fae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fb0:	4a56      	ldr	r2, [pc, #344]	; (800110c <HAL_GPIO_Init+0x2e8>)
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	089b      	lsrs	r3, r3, #2
 8000fb6:	3302      	adds	r3, #2
 8000fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	f003 0303 	and.w	r3, r3, #3
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	220f      	movs	r2, #15
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000fda:	d01f      	beq.n	800101c <HAL_GPIO_Init+0x1f8>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	4a4c      	ldr	r2, [pc, #304]	; (8001110 <HAL_GPIO_Init+0x2ec>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d019      	beq.n	8001018 <HAL_GPIO_Init+0x1f4>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4a4b      	ldr	r2, [pc, #300]	; (8001114 <HAL_GPIO_Init+0x2f0>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d013      	beq.n	8001014 <HAL_GPIO_Init+0x1f0>
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	4a4a      	ldr	r2, [pc, #296]	; (8001118 <HAL_GPIO_Init+0x2f4>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d00d      	beq.n	8001010 <HAL_GPIO_Init+0x1ec>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4a49      	ldr	r2, [pc, #292]	; (800111c <HAL_GPIO_Init+0x2f8>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d007      	beq.n	800100c <HAL_GPIO_Init+0x1e8>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4a48      	ldr	r2, [pc, #288]	; (8001120 <HAL_GPIO_Init+0x2fc>)
 8001000:	4293      	cmp	r3, r2
 8001002:	d101      	bne.n	8001008 <HAL_GPIO_Init+0x1e4>
 8001004:	2305      	movs	r3, #5
 8001006:	e00a      	b.n	800101e <HAL_GPIO_Init+0x1fa>
 8001008:	2306      	movs	r3, #6
 800100a:	e008      	b.n	800101e <HAL_GPIO_Init+0x1fa>
 800100c:	2304      	movs	r3, #4
 800100e:	e006      	b.n	800101e <HAL_GPIO_Init+0x1fa>
 8001010:	2303      	movs	r3, #3
 8001012:	e004      	b.n	800101e <HAL_GPIO_Init+0x1fa>
 8001014:	2302      	movs	r3, #2
 8001016:	e002      	b.n	800101e <HAL_GPIO_Init+0x1fa>
 8001018:	2301      	movs	r3, #1
 800101a:	e000      	b.n	800101e <HAL_GPIO_Init+0x1fa>
 800101c:	2300      	movs	r3, #0
 800101e:	697a      	ldr	r2, [r7, #20]
 8001020:	f002 0203 	and.w	r2, r2, #3
 8001024:	0092      	lsls	r2, r2, #2
 8001026:	4093      	lsls	r3, r2
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	4313      	orrs	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800102e:	4937      	ldr	r1, [pc, #220]	; (800110c <HAL_GPIO_Init+0x2e8>)
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	089b      	lsrs	r3, r3, #2
 8001034:	3302      	adds	r3, #2
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800103c:	4b39      	ldr	r3, [pc, #228]	; (8001124 <HAL_GPIO_Init+0x300>)
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	43db      	mvns	r3, r3
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d003      	beq.n	8001060 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	4313      	orrs	r3, r2
 800105e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001060:	4a30      	ldr	r2, [pc, #192]	; (8001124 <HAL_GPIO_Init+0x300>)
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001066:	4b2f      	ldr	r3, [pc, #188]	; (8001124 <HAL_GPIO_Init+0x300>)
 8001068:	68db      	ldr	r3, [r3, #12]
 800106a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	43db      	mvns	r3, r3
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	4013      	ands	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	4313      	orrs	r3, r2
 8001088:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800108a:	4a26      	ldr	r2, [pc, #152]	; (8001124 <HAL_GPIO_Init+0x300>)
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001090:	4b24      	ldr	r3, [pc, #144]	; (8001124 <HAL_GPIO_Init+0x300>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	43db      	mvns	r3, r3
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	4013      	ands	r3, r2
 800109e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d003      	beq.n	80010b4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010b4:	4a1b      	ldr	r2, [pc, #108]	; (8001124 <HAL_GPIO_Init+0x300>)
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80010ba:	4b1a      	ldr	r3, [pc, #104]	; (8001124 <HAL_GPIO_Init+0x300>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	43db      	mvns	r3, r3
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d003      	beq.n	80010de <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	4313      	orrs	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010de:	4a11      	ldr	r2, [pc, #68]	; (8001124 <HAL_GPIO_Init+0x300>)
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	3301      	adds	r3, #1
 80010e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	fa22 f303 	lsr.w	r3, r2, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	f47f ae9d 	bne.w	8000e34 <HAL_GPIO_Init+0x10>
  }
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	371c      	adds	r7, #28
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	40021000 	.word	0x40021000
 800110c:	40010000 	.word	0x40010000
 8001110:	48000400 	.word	0x48000400
 8001114:	48000800 	.word	0x48000800
 8001118:	48000c00 	.word	0x48000c00
 800111c:	48001000 	.word	0x48001000
 8001120:	48001400 	.word	0x48001400
 8001124:	40010400 	.word	0x40010400

08001128 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d101      	bne.n	800113a <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	e0be      	b.n	80012b8 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2202      	movs	r2, #2
 800113e:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2200      	movs	r2, #0
 8001146:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2200      	movs	r2, #0
 800114e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2200      	movs	r2, #0
 800115e:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2200      	movs	r2, #0
 8001166:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	2b00      	cmp	r3, #0
 8001184:	d02e      	beq.n	80011e4 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a4d      	ldr	r2, [pc, #308]	; (80012c0 <HAL_HRTIM_Init+0x198>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d10b      	bne.n	80011a8 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8001190:	4b4c      	ldr	r3, [pc, #304]	; (80012c4 <HAL_HRTIM_Init+0x19c>)
 8001192:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001194:	4a4b      	ldr	r2, [pc, #300]	; (80012c4 <HAL_HRTIM_Init+0x19c>)
 8001196:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800119a:	6613      	str	r3, [r2, #96]	; 0x60
 800119c:	4b49      	ldr	r3, [pc, #292]	; (80012c4 <HAL_HRTIM_Init+0x19c>)
 800119e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80011b6:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	691b      	ldr	r3, [r3, #16]
 80011bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011c0:	693a      	ldr	r2, [r7, #16]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011cc:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	4313      	orrs	r3, r2
 80011da:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	693a      	ldr	r2, [r7, #16]
 80011e2:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff fb3f 	bl	8000868 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d012      	beq.n	800121c <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001204:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	68db      	ldr	r3, [r3, #12]
 800120a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2201      	movs	r2, #1
 8001220:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 800122c:	2300      	movs	r3, #0
 800122e:	75fb      	strb	r3, [r7, #23]
 8001230:	e03e      	b.n	80012b0 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8001232:	7dfa      	ldrb	r2, [r7, #23]
 8001234:	6879      	ldr	r1, [r7, #4]
 8001236:	4613      	mov	r3, r2
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	1a9b      	subs	r3, r3, r2
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	440b      	add	r3, r1
 8001240:	3318      	adds	r3, #24
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8001246:	7dfa      	ldrb	r2, [r7, #23]
 8001248:	6879      	ldr	r1, [r7, #4]
 800124a:	4613      	mov	r3, r2
 800124c:	00db      	lsls	r3, r3, #3
 800124e:	1a9b      	subs	r3, r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	440b      	add	r3, r1
 8001254:	331c      	adds	r3, #28
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 800125a:	7dfa      	ldrb	r2, [r7, #23]
 800125c:	6879      	ldr	r1, [r7, #4]
 800125e:	4613      	mov	r3, r2
 8001260:	00db      	lsls	r3, r3, #3
 8001262:	1a9b      	subs	r3, r3, r2
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	440b      	add	r3, r1
 8001268:	3320      	adds	r3, #32
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 800126e:	7dfa      	ldrb	r2, [r7, #23]
 8001270:	6879      	ldr	r1, [r7, #4]
 8001272:	4613      	mov	r3, r2
 8001274:	00db      	lsls	r3, r3, #3
 8001276:	1a9b      	subs	r3, r3, r2
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	440b      	add	r3, r1
 800127c:	3324      	adds	r3, #36	; 0x24
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8001282:	7dfa      	ldrb	r2, [r7, #23]
 8001284:	6879      	ldr	r1, [r7, #4]
 8001286:	4613      	mov	r3, r2
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	1a9b      	subs	r3, r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	440b      	add	r3, r1
 8001290:	3328      	adds	r3, #40	; 0x28
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8001296:	7dfa      	ldrb	r2, [r7, #23]
 8001298:	6879      	ldr	r1, [r7, #4]
 800129a:	4613      	mov	r3, r2
 800129c:	00db      	lsls	r3, r3, #3
 800129e:	1a9b      	subs	r3, r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	440b      	add	r3, r1
 80012a4:	3330      	adds	r3, #48	; 0x30
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
       timer_idx++)
 80012aa:	7dfb      	ldrb	r3, [r7, #23]
 80012ac:	3301      	adds	r3, #1
 80012ae:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 80012b0:	7dfb      	ldrb	r3, [r7, #23]
 80012b2:	2b06      	cmp	r3, #6
 80012b4:	d9bd      	bls.n	8001232 <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 80012b6:	2300      	movs	r3, #0
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3718      	adds	r7, #24
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40016800 	.word	0x40016800
 80012c4:	40021000 	.word	0x40021000

080012c8 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	60b9      	str	r1, [r7, #8]
 80012d2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d101      	bne.n	80012e4 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 80012e0:	2302      	movs	r3, #2
 80012e2:	e015      	b.n	8001310 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2202      	movs	r2, #2
 80012e8:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	2b06      	cmp	r3, #6
 80012f0:	d104      	bne.n	80012fc <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	68f8      	ldr	r0, [r7, #12]
 80012f6:	f000 faee 	bl	80018d6 <HRTIM_MasterBase_Config>
 80012fa:	e004      	b.n	8001306 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 80012fc:	687a      	ldr	r2, [r7, #4]
 80012fe:	68b9      	ldr	r1, [r7, #8]
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f000 fb17 	bl	8001934 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	2201      	movs	r2, #1
 800130a:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  return HAL_OK;
 800130e:	2300      	movs	r3, #0
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2b02      	cmp	r3, #2
 800132e:	d101      	bne.n	8001334 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 8001330:	2302      	movs	r3, #2
 8001332:	e07a      	b.n	800142a <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800133a:	2b01      	cmp	r3, #1
 800133c:	d101      	bne.n	8001342 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 800133e:	2302      	movs	r3, #2
 8001340:	e073      	b.n	800142a <HAL_HRTIM_WaveformTimerConfig+0x112>
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	2201      	movs	r2, #1
 8001346:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2202      	movs	r2, #2
 800134e:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	2b06      	cmp	r3, #6
 8001356:	d104      	bne.n	8001362 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8001358:	6879      	ldr	r1, [r7, #4]
 800135a:	68f8      	ldr	r0, [r7, #12]
 800135c:	f000 fb2a 	bl	80019b4 <HRTIM_MasterWaveform_Config>
 8001360:	e004      	b.n	800136c <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	68b9      	ldr	r1, [r7, #8]
 8001366:	68f8      	ldr	r0, [r7, #12]
 8001368:	f000 fbc2 	bl	8001af0 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6819      	ldr	r1, [r3, #0]
 8001370:	68f8      	ldr	r0, [r7, #12]
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	4613      	mov	r3, r2
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	1a9b      	subs	r3, r3, r2
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	4403      	add	r3, r0
 800137e:	3320      	adds	r3, #32
 8001380:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6859      	ldr	r1, [r3, #4]
 8001386:	68f8      	ldr	r0, [r7, #12]
 8001388:	68ba      	ldr	r2, [r7, #8]
 800138a:	4613      	mov	r3, r2
 800138c:	00db      	lsls	r3, r3, #3
 800138e:	1a9b      	subs	r3, r3, r2
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	4403      	add	r3, r0
 8001394:	3324      	adds	r3, #36	; 0x24
 8001396:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6899      	ldr	r1, [r3, #8]
 800139c:	68f8      	ldr	r0, [r7, #12]
 800139e:	68ba      	ldr	r2, [r7, #8]
 80013a0:	4613      	mov	r3, r2
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	1a9b      	subs	r3, r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	4403      	add	r3, r0
 80013aa:	3328      	adds	r3, #40	; 0x28
 80013ac:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68d9      	ldr	r1, [r3, #12]
 80013b2:	68f8      	ldr	r0, [r7, #12]
 80013b4:	68ba      	ldr	r2, [r7, #8]
 80013b6:	4613      	mov	r3, r2
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	1a9b      	subs	r3, r3, r2
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	4403      	add	r3, r0
 80013c0:	332c      	adds	r3, #44	; 0x2c
 80013c2:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6919      	ldr	r1, [r3, #16]
 80013c8:	68f8      	ldr	r0, [r7, #12]
 80013ca:	68ba      	ldr	r2, [r7, #8]
 80013cc:	4613      	mov	r3, r2
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	1a9b      	subs	r3, r3, r2
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	4403      	add	r3, r0
 80013d6:	3330      	adds	r3, #48	; 0x30
 80013d8:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80013da:	68b9      	ldr	r1, [r7, #8]
 80013dc:	68f8      	ldr	r0, [r7, #12]
 80013de:	f000 fe55 	bl	800208c <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	2b06      	cmp	r3, #6
 80013e6:	d017      	beq.n	8001418 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d113      	bne.n	8001418 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	3301      	adds	r3, #1
 80013f8:	01db      	lsls	r3, r3, #7
 80013fa:	4413      	add	r3, r2
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001406:	025b      	lsls	r3, r3, #9
 8001408:	68f9      	ldr	r1, [r7, #12]
 800140a:	6809      	ldr	r1, [r1, #0]
 800140c:	431a      	orrs	r2, r3
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	3301      	adds	r3, #1
 8001412:	01db      	lsls	r3, r3, #7
 8001414:	440b      	add	r3, r1
 8001416:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	2201      	movs	r2, #1
 800141c:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	2200      	movs	r2, #0
 8001424:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b084      	sub	sp, #16
 8001436:	af00      	add	r7, sp, #0
 8001438:	60f8      	str	r0, [r7, #12]
 800143a:	60b9      	str	r1, [r7, #8]
 800143c:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d101      	bne.n	800144e <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 800144a:	2302      	movs	r3, #2
 800144c:	e020      	b.n	8001490 <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8001454:	2b01      	cmp	r3, #1
 8001456:	d101      	bne.n	800145c <HAL_HRTIM_WaveformTimerControl+0x2a>
 8001458:	2302      	movs	r3, #2
 800145a:	e019      	b.n	8001490 <HAL_HRTIM_WaveformTimerControl+0x5e>
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2201      	movs	r2, #1
 8001460:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2202      	movs	r2, #2
 8001468:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	68b9      	ldr	r1, [r7, #8]
 8001470:	68f8      	ldr	r0, [r7, #12]
 8001472:	f000 fcc3 	bl	8001dfc <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8001476:	68b9      	ldr	r1, [r7, #8]
 8001478:	68f8      	ldr	r0, [r7, #12]
 800147a:	f000 fe07 	bl	800208c <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2201      	movs	r2, #1
 8001482:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	2200      	movs	r2, #0
 800148a:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 800148e:	2300      	movs	r3, #0
}
 8001490:	4618      	mov	r0, r3
 8001492:	3710      	adds	r7, #16
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <HAL_HRTIM_DeadTimeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_DeadTimeConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_DeadTimeCfgTypeDef *pDeadTimeCfg)
{
 8001498:	b480      	push	{r7}
 800149a:	b087      	sub	sp, #28
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(pDeadTimeCfg->RisingSignLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGN(pDeadTimeCfg->FallingSign));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGLOCK(pDeadTimeCfg->FallingLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(pDeadTimeCfg->FallingSignLock));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d101      	bne.n	80014b4 <HAL_HRTIM_DeadTimeConfig+0x1c>
  {
    return HAL_BUSY;
 80014b0:	2302      	movs	r3, #2
 80014b2:	e067      	b.n	8001584 <HAL_HRTIM_DeadTimeConfig+0xec>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d101      	bne.n	80014c2 <HAL_HRTIM_DeadTimeConfig+0x2a>
 80014be:	2302      	movs	r3, #2
 80014c0:	e060      	b.n	8001584 <HAL_HRTIM_DeadTimeConfig+0xec>
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	2201      	movs	r2, #1
 80014c6:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	2202      	movs	r2, #2
 80014ce:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Set timer deadtime configuration */
  hrtim_dtr  = (pDeadTimeCfg->Prescaler & HRTIM_DTR_DTPRSC);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80014da:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingValue & HRTIM_DTR_DTR);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014e4:	697a      	ldr	r2, [r7, #20]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSign & HRTIM_DTR_SDTR);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014f2:	697a      	ldr	r2, [r7, #20]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSignLock & HRTIM_DTR_DTRSLK);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	691b      	ldr	r3, [r3, #16]
 80014fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	4313      	orrs	r3, r2
 8001504:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingLock & HRTIM_DTR_DTRLK);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800150e:	697a      	ldr	r2, [r7, #20]
 8001510:	4313      	orrs	r3, r2
 8001512:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= ((pDeadTimeCfg->FallingValue << 16U) & HRTIM_DTR_DTF);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	695b      	ldr	r3, [r3, #20]
 8001518:	041a      	lsls	r2, r3, #16
 800151a:	4b1d      	ldr	r3, [pc, #116]	; (8001590 <HAL_HRTIM_DeadTimeConfig+0xf8>)
 800151c:	4013      	ands	r3, r2
 800151e:	697a      	ldr	r2, [r7, #20]
 8001520:	4313      	orrs	r3, r2
 8001522:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSign & HRTIM_DTR_SDTF);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	4313      	orrs	r3, r2
 8001530:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSignLock & HRTIM_DTR_DTFSLK);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a1b      	ldr	r3, [r3, #32]
 8001536:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800153a:	697a      	ldr	r2, [r7, #20]
 800153c:	4313      	orrs	r3, r2
 800153e:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingLock & HRTIM_DTR_DTFLK);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	69db      	ldr	r3, [r3, #28]
 8001544:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	4313      	orrs	r3, r2
 800154c:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR, (
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	01db      	lsls	r3, r3, #7
 8001556:	4413      	add	r3, r2
 8001558:	33b8      	adds	r3, #184	; 0xb8
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4b0d      	ldr	r3, [pc, #52]	; (8001594 <HAL_HRTIM_DeadTimeConfig+0xfc>)
 800155e:	4013      	ands	r3, r2
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	6811      	ldr	r1, [r2, #0]
 8001564:	697a      	ldr	r2, [r7, #20]
 8001566:	431a      	orrs	r2, r3
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	01db      	lsls	r3, r3, #7
 800156c:	440b      	add	r3, r1
 800156e:	33b8      	adds	r3, #184	; 0xb8
 8001570:	601a      	str	r2, [r3, #0]
               HRTIM_DTR_DTR | HRTIM_DTR_SDTR | HRTIM_DTR_DTPRSC |
               HRTIM_DTR_DTRSLK | HRTIM_DTR_DTRLK | HRTIM_DTR_DTF |
               HRTIM_DTR_SDTF | HRTIM_DTR_DTFSLK | HRTIM_DTR_DTFLK), hrtim_dtr);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	2201      	movs	r2, #1
 8001576:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	2200      	movs	r2, #0
 800157e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 8001582:	2300      	movs	r3, #0
}
 8001584:	4618      	mov	r0, r3
 8001586:	371c      	adds	r7, #28
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr
 8001590:	01ff0000 	.word	0x01ff0000
 8001594:	3c002000 	.word	0x3c002000

08001598 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef *pCompareCfg)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
 80015a4:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d101      	bne.n	80015b6 <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
    return HAL_BUSY;
 80015b2:	2302      	movs	r3, #2
 80015b4:	e157      	b.n	8001866 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d101      	bne.n	80015c4 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 80015c0:	2302      	movs	r3, #2
 80015c2:	e150      	b.n	8001866 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2201      	movs	r2, #1
 80015c8:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2202      	movs	r2, #2
 80015d0:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	2b06      	cmp	r3, #6
 80015d8:	d140      	bne.n	800165c <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	3b01      	subs	r3, #1
 80015de:	2b07      	cmp	r3, #7
 80015e0:	d82a      	bhi.n	8001638 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 80015e2:	a201      	add	r2, pc, #4	; (adr r2, 80015e8 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 80015e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015e8:	08001609 	.word	0x08001609
 80015ec:	08001615 	.word	0x08001615
 80015f0:	08001639 	.word	0x08001639
 80015f4:	08001621 	.word	0x08001621
 80015f8:	08001639 	.word	0x08001639
 80015fc:	08001639 	.word	0x08001639
 8001600:	08001639 	.word	0x08001639
 8001604:	0800162d 	.word	0x0800162d
    {
      case HRTIM_COMPAREUNIT_1:
      {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	6812      	ldr	r2, [r2, #0]
 8001610:	61da      	str	r2, [r3, #28]
        break;
 8001612:	e01a      	b.n	800164a <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_2:
      {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	683a      	ldr	r2, [r7, #0]
 800161a:	6812      	ldr	r2, [r2, #0]
 800161c:	625a      	str	r2, [r3, #36]	; 0x24
        break;
 800161e:	e014      	b.n	800164a <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_3:
      {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	683a      	ldr	r2, [r7, #0]
 8001626:	6812      	ldr	r2, [r2, #0]
 8001628:	629a      	str	r2, [r3, #40]	; 0x28
        break;
 800162a:	e00e      	b.n	800164a <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_4:
      {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	6812      	ldr	r2, [r2, #0]
 8001634:	62da      	str	r2, [r3, #44]	; 0x2c
        break;
 8001636:	e008      	b.n	800164a <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      default:
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2207      	movs	r2, #7
 800163c:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2200      	movs	r2, #0
 8001644:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

        break;
 8001648:	bf00      	nop
      }
    }

    if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b07      	cmp	r3, #7
 8001654:	f040 80fe 	bne.w	8001854 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
      return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e104      	b.n	8001866 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3b01      	subs	r3, #1
 8001660:	2b07      	cmp	r3, #7
 8001662:	f200 80e3 	bhi.w	800182c <HAL_HRTIM_WaveformCompareConfig+0x294>
 8001666:	a201      	add	r2, pc, #4	; (adr r2, 800166c <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 8001668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800166c:	0800168d 	.word	0x0800168d
 8001670:	080016a1 	.word	0x080016a1
 8001674:	0800182d 	.word	0x0800182d
 8001678:	0800175d 	.word	0x0800175d
 800167c:	0800182d 	.word	0x0800182d
 8001680:	0800182d 	.word	0x0800182d
 8001684:	0800182d 	.word	0x0800182d
 8001688:	08001771 	.word	0x08001771
    {
      case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	6819      	ldr	r1, [r3, #0]
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	01db      	lsls	r3, r3, #7
 8001698:	440b      	add	r3, r1
 800169a:	339c      	adds	r3, #156	; 0x9c
 800169c:	601a      	str	r2, [r3, #0]
        break;
 800169e:	e0d1      	b.n	8001844 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	6819      	ldr	r1, [r3, #0]
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	01db      	lsls	r3, r3, #7
 80016ac:	440b      	add	r3, r1
 80016ae:	33a4      	adds	r3, #164	; 0xa4
 80016b0:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d03f      	beq.n	800173a <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	3301      	adds	r3, #1
 80016c2:	01db      	lsls	r3, r3, #7
 80016c4:	4413      	add	r3, r2
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	68fa      	ldr	r2, [r7, #12]
 80016ca:	6811      	ldr	r1, [r2, #0]
 80016cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	3301      	adds	r3, #1
 80016d4:	01db      	lsls	r3, r3, #7
 80016d6:	440b      	add	r3, r1
 80016d8:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	3301      	adds	r3, #1
 80016e2:	01db      	lsls	r3, r3, #7
 80016e4:	4413      	add	r3, r2
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	68f9      	ldr	r1, [r7, #12]
 80016ee:	6809      	ldr	r1, [r1, #0]
 80016f0:	431a      	orrs	r2, r3
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	3301      	adds	r3, #1
 80016f6:	01db      	lsls	r3, r3, #7
 80016f8:	440b      	add	r3, r1
 80016fa:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001704:	d109      	bne.n	800171a <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	6819      	ldr	r1, [r3, #0]
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	689a      	ldr	r2, [r3, #8]
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	01db      	lsls	r3, r3, #7
 8001712:	440b      	add	r3, r1
 8001714:	339c      	adds	r3, #156	; 0x9c
 8001716:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
        break;
 8001718:	e091      	b.n	800183e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001722:	f040 808c 	bne.w	800183e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	6819      	ldr	r1, [r3, #0]
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	01db      	lsls	r3, r3, #7
 8001732:	440b      	add	r3, r1
 8001734:	33a8      	adds	r3, #168	; 0xa8
 8001736:	601a      	str	r2, [r3, #0]
        break;
 8001738:	e081      	b.n	800183e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	3301      	adds	r3, #1
 8001742:	01db      	lsls	r3, r3, #7
 8001744:	4413      	add	r3, r2
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	68fa      	ldr	r2, [r7, #12]
 800174a:	6811      	ldr	r1, [r2, #0]
 800174c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	3301      	adds	r3, #1
 8001754:	01db      	lsls	r3, r3, #7
 8001756:	440b      	add	r3, r1
 8001758:	601a      	str	r2, [r3, #0]
        break;
 800175a:	e070      	b.n	800183e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

      case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	6819      	ldr	r1, [r3, #0]
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	01db      	lsls	r3, r3, #7
 8001768:	440b      	add	r3, r1
 800176a:	33a8      	adds	r3, #168	; 0xa8
 800176c:	601a      	str	r2, [r3, #0]
        break;
 800176e:	e069      	b.n	8001844 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	6819      	ldr	r1, [r3, #0]
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	01db      	lsls	r3, r3, #7
 800177c:	440b      	add	r3, r1
 800177e:	33ac      	adds	r3, #172	; 0xac
 8001780:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d03f      	beq.n	800180a <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	3301      	adds	r3, #1
 8001792:	01db      	lsls	r3, r3, #7
 8001794:	4413      	add	r3, r2
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	68fa      	ldr	r2, [r7, #12]
 800179a:	6811      	ldr	r1, [r2, #0]
 800179c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	3301      	adds	r3, #1
 80017a4:	01db      	lsls	r3, r3, #7
 80017a6:	440b      	add	r3, r1
 80017a8:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	3301      	adds	r3, #1
 80017b2:	01db      	lsls	r3, r3, #7
 80017b4:	4413      	add	r3, r2
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	68f9      	ldr	r1, [r7, #12]
 80017c0:	6809      	ldr	r1, [r1, #0]
 80017c2:	431a      	orrs	r2, r3
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	3301      	adds	r3, #1
 80017c8:	01db      	lsls	r3, r3, #7
 80017ca:	440b      	add	r3, r1
 80017cc:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80017d6:	d109      	bne.n	80017ec <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	6819      	ldr	r1, [r3, #0]
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	689a      	ldr	r2, [r3, #8]
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	01db      	lsls	r3, r3, #7
 80017e4:	440b      	add	r3, r1
 80017e6:	339c      	adds	r3, #156	; 0x9c
 80017e8:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
        break;
 80017ea:	e02a      	b.n	8001842 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80017f4:	d125      	bne.n	8001842 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	6819      	ldr	r1, [r3, #0]
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	01db      	lsls	r3, r3, #7
 8001802:	440b      	add	r3, r1
 8001804:	33a8      	adds	r3, #168	; 0xa8
 8001806:	601a      	str	r2, [r3, #0]
        break;
 8001808:	e01b      	b.n	8001842 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	3301      	adds	r3, #1
 8001812:	01db      	lsls	r3, r3, #7
 8001814:	4413      	add	r3, r2
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	6811      	ldr	r1, [r2, #0]
 800181c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	3301      	adds	r3, #1
 8001824:	01db      	lsls	r3, r3, #7
 8001826:	440b      	add	r3, r1
 8001828:	601a      	str	r2, [r3, #0]
        break;
 800182a:	e00a      	b.n	8001842 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

      default:
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2207      	movs	r2, #7
 8001830:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2200      	movs	r2, #0
 8001838:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

        break;
 800183c:	e002      	b.n	8001844 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
        break;
 800183e:	bf00      	nop
 8001840:	e000      	b.n	8001844 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
        break;
 8001842:	bf00      	nop
      }
    }

    if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 800184a:	b2db      	uxtb	r3, r3
 800184c:	2b07      	cmp	r3, #7
 800184e:	d101      	bne.n	8001854 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
      return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e008      	b.n	8001866 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2201      	movs	r2, #1
 8001858:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2200      	movs	r2, #0
 8001860:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3714      	adds	r7, #20
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop

08001874 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
 8001880:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8001888:	b2db      	uxtb	r3, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d101      	bne.n	8001892 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 800188e:	2302      	movs	r3, #2
 8001890:	e01d      	b.n	80018ce <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8001898:	2b01      	cmp	r3, #1
 800189a:	d101      	bne.n	80018a0 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 800189c:	2302      	movs	r3, #2
 800189e:	e016      	b.n	80018ce <HAL_HRTIM_WaveformOutputConfig+0x5a>
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2202      	movs	r2, #2
 80018ac:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	68b9      	ldr	r1, [r7, #8]
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f000 fb00 	bl	8001ebc <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2201      	movs	r2, #1
 80018c0:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b085      	sub	sp, #20
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
 80018de:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f023 0307 	bic.w	r3, r3, #7
 80018ee:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f023 0318 	bic.w	r3, r3, #24
 8001900:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	68fa      	ldr	r2, [r7, #12]
 8001908:	4313      	orrs	r3, r2
 800190a:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	6812      	ldr	r2, [r2, #0]
 800191c:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	6852      	ldr	r2, [r2, #4]
 8001926:	619a      	str	r2, [r3, #24]
}
 8001928:	bf00      	nop
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8001934:	b480      	push	{r7}
 8001936:	b087      	sub	sp, #28
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	3301      	adds	r3, #1
 8001948:	01db      	lsls	r3, r3, #7
 800194a:	4413      	add	r3, r2
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	f023 0307 	bic.w	r3, r3, #7
 8001956:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	697a      	ldr	r2, [r7, #20]
 800195e:	4313      	orrs	r3, r2
 8001960:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	f023 0318 	bic.w	r3, r3, #24
 8001968:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	697a      	ldr	r2, [r7, #20]
 8001970:	4313      	orrs	r3, r2
 8001972:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	3301      	adds	r3, #1
 800197c:	01db      	lsls	r3, r3, #7
 800197e:	4413      	add	r3, r2
 8001980:	697a      	ldr	r2, [r7, #20]
 8001982:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	6819      	ldr	r1, [r3, #0]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	01db      	lsls	r3, r3, #7
 8001990:	440b      	add	r3, r1
 8001992:	3394      	adds	r3, #148	; 0x94
 8001994:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	6819      	ldr	r1, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685a      	ldr	r2, [r3, #4]
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	01db      	lsls	r3, r3, #7
 80019a2:	440b      	add	r3, r1
 80019a4:	3398      	adds	r3, #152	; 0x98
 80019a6:	601a      	str	r2, [r3, #0]
}
 80019a8:	bf00      	nop
 80019aa:	371c      	adds	r7, #28
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 80019ce:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	f023 0320 	bic.w	r3, r3, #32
 80019d6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	695b      	ldr	r3, [r3, #20]
 80019dc:	68fa      	ldr	r2, [r7, #12]
 80019de:	4313      	orrs	r3, r2
 80019e0:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80019e8:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	695b      	ldr	r3, [r3, #20]
 80019ee:	2b20      	cmp	r3, #32
 80019f0:	d003      	beq.n	80019fa <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	699b      	ldr	r3, [r3, #24]
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d108      	bne.n	8001a0c <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001a00:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f043 0320 	orr.w	r3, r3, #32
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	e021      	b.n	8001a50 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	2b03      	cmp	r3, #3
 8001a12:	d108      	bne.n	8001a26 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a1a:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	e014      	b.n	8001a50 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	d108      	bne.n	8001a40 <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a34:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	e007      	b.n	8001a50 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f023 0320 	bic.w	r3, r3, #32
 8001a46:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001a4e:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001a56:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	69db      	ldr	r3, [r3, #28]
 8001a5c:	68fa      	ldr	r2, [r7, #12]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001a68:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001a7a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a80:	68fa      	ldr	r2, [r7, #12]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001a8c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001a9e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8001ab2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab8:	68fa      	ldr	r2, [r7, #12]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ac4:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	68ba      	ldr	r2, [r7, #8]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	68fa      	ldr	r2, [r7, #12]
 8001ad6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	68ba      	ldr	r2, [r7, #8]
 8001ade:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8001ae2:	bf00      	nop
 8001ae4:	3714      	adds	r7, #20
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
	...

08001af0 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b08b      	sub	sp, #44	; 0x2c
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	3301      	adds	r3, #1
 8001b04:	01db      	lsls	r3, r3, #7
 8001b06:	4413      	add	r3, r2
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	6811      	ldr	r1, [r2, #0]
 8001b0e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	3301      	adds	r3, #1
 8001b16:	01db      	lsls	r3, r3, #7
 8001b18:	440b      	add	r3, r1
 8001b1a:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	3301      	adds	r3, #1
 8001b24:	01db      	lsls	r3, r3, #7
 8001b26:	4413      	add	r3, r2
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	01db      	lsls	r3, r3, #7
 8001b34:	4413      	add	r3, r2
 8001b36:	33e8      	adds	r3, #232	; 0xe8
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	01db      	lsls	r3, r3, #7
 8001b44:	4413      	add	r3, r2
 8001b46:	33e4      	adds	r3, #228	; 0xe4
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8001b54:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8001b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b58:	f023 0320 	bic.w	r3, r3, #32
 8001b5c:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b64:	4313      	orrs	r3, r2
 8001b66:	627b      	str	r3, [r7, #36]	; 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	695b      	ldr	r3, [r3, #20]
 8001b6c:	2b20      	cmp	r3, #32
 8001b6e:	d003      	beq.n	8001b78 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d108      	bne.n	8001b8a <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8001b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7a:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
 8001b7e:	627b      	str	r3, [r7, #36]	; 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8001b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b82:	f043 0320 	orr.w	r3, r3, #32
 8001b86:	627b      	str	r3, [r7, #36]	; 0x24
 8001b88:	e021      	b.n	8001bce <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	699b      	ldr	r3, [r3, #24]
 8001b8e:	2b03      	cmp	r3, #3
 8001b90:	d108      	bne.n	8001ba4 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 8001b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b98:	627b      	str	r3, [r7, #36]	; 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ba0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ba2:	e014      	b.n	8001bce <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	d108      	bne.n	8001bbe <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 8001bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bb2:	627b      	str	r3, [r7, #36]	; 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8001bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001bba:	627b      	str	r3, [r7, #36]	; 0x24
 8001bbc:	e007      	b.n	8001bce <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	f023 0320 	bic.w	r3, r3, #32
 8001bc4:	627b      	str	r3, [r7, #36]	; 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc8:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
 8001bcc:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8001bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001bd4:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8001be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a1b      	ldr	r3, [r3, #32]
 8001bec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001bf8:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c00:	4313      	orrs	r3, r2
 8001c02:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8001c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c06:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001c0a:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c12:	4313      	orrs	r3, r2
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8001c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c18:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001c1c:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c24:	4313      	orrs	r3, r2
 8001c26:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8001c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001c2e:	627b      	str	r3, [r7, #36]	; 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001c38:	d103      	bne.n	8001c42 <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8001c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8001c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c48:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c50:	4313      	orrs	r3, r2
 8001c52:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8001c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c5a:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c62:	4313      	orrs	r3, r2
 8001c64:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8001c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c68:	f023 73fc 	bic.w	r3, r3, #33030144	; 0x1f80000
 8001c6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c70:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c82:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c8c:	69ba      	ldr	r2, [r7, #24]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c98:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8001ca4:	6a3b      	ldr	r3, [r7, #32]
 8001ca6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001caa:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb0:	6a3a      	ldr	r2, [r7, #32]
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cba:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8001cbe:	d004      	beq.n	8001cca <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cc4:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 8001cc8:	d103      	bne.n	8001cd2 <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cce:	2b40      	cmp	r3, #64	; 0x40
 8001cd0:	d108      	bne.n	8001ce4 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 8001cd2:	6a3b      	ldr	r3, [r7, #32]
 8001cd4:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
 8001cd8:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cde:	6a3a      	ldr	r2, [r7, #32]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001cea:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cf0:	6a3a      	ldr	r2, [r7, #32]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cfa:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	2b05      	cmp	r3, #5
 8001d00:	d850      	bhi.n	8001da4 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 8001d02:	a201      	add	r2, pc, #4	; (adr r2, 8001d08 <HRTIM_TimingUnitWaveform_Config+0x218>)
 8001d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d08:	08001d21 	.word	0x08001d21
 8001d0c:	08001d37 	.word	0x08001d37
 8001d10:	08001d4d 	.word	0x08001d4d
 8001d14:	08001d63 	.word	0x08001d63
 8001d18:	08001d79 	.word	0x08001d79
 8001d1c:	08001d8f 	.word	0x08001d8f
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001d26:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	69fa      	ldr	r2, [r7, #28]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	61fb      	str	r3, [r7, #28]
      break;
 8001d34:	e037      	b.n	8001da6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d3c:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	69fa      	ldr	r2, [r7, #28]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	61fb      	str	r3, [r7, #28]
      break;
 8001d4a:	e02c      	b.n	8001da6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001d52:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	69fa      	ldr	r2, [r7, #28]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	61fb      	str	r3, [r7, #28]
      break;
 8001d60:	e021      	b.n	8001da6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001d68:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	011b      	lsls	r3, r3, #4
 8001d70:	69fa      	ldr	r2, [r7, #28]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61fb      	str	r3, [r7, #28]
      break;
 8001d76:	e016      	b.n	8001da6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001d7e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d84:	015b      	lsls	r3, r3, #5
 8001d86:	69fa      	ldr	r2, [r7, #28]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	61fb      	str	r3, [r7, #28]
      break;
 8001d8c:	e00b      	b.n	8001da6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001d94:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	019b      	lsls	r3, r3, #6
 8001d9c:	69fa      	ldr	r2, [r7, #28]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	61fb      	str	r3, [r7, #28]
      break;
 8001da2:	e000      	b.n	8001da6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 8001da4:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	3301      	adds	r3, #1
 8001dae:	01db      	lsls	r3, r3, #7
 8001db0:	4413      	add	r3, r2
 8001db2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001db4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	01db      	lsls	r3, r3, #7
 8001dbe:	4413      	add	r3, r2
 8001dc0:	33e8      	adds	r3, #232	; 0xe8
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	01db      	lsls	r3, r3, #7
 8001dce:	4413      	add	r3, r2
 8001dd0:	33e4      	adds	r3, #228	; 0xe4
 8001dd2:	6a3a      	ldr	r2, [r7, #32]
 8001dd4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	01db      	lsls	r3, r3, #7
 8001dde:	4413      	add	r3, r2
 8001de0:	33d4      	adds	r3, #212	; 0xd4
 8001de2:	697a      	ldr	r2, [r7, #20]
 8001de4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	69fa      	ldr	r2, [r7, #28]
 8001dec:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8001df0:	bf00      	nop
 8001df2:	372c      	adds	r7, #44	; 0x2c
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b087      	sub	sp, #28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	01db      	lsls	r3, r3, #7
 8001e10:	4413      	add	r3, r2
 8001e12:	33ec      	adds	r3, #236	; 0xec
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	f023 0310 	bic.w	r3, r3, #16
 8001e1e:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	011b      	lsls	r3, r3, #4
 8001e26:	697a      	ldr	r2, [r7, #20]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001e32:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	697a      	ldr	r2, [r7, #20]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e44:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001e56:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d11a      	bne.n	8001ea0 <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	f023 0304 	bic.w	r3, r3, #4
 8001e70:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	f023 0302 	bic.w	r3, r3, #2
 8001e82:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	695b      	ldr	r3, [r3, #20]
 8001e88:	697a      	ldr	r2, [r7, #20]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	f023 0301 	bic.w	r3, r3, #1
 8001e94:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	699b      	ldr	r3, [r3, #24]
 8001e9a:	697a      	ldr	r2, [r7, #20]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	01db      	lsls	r3, r3, #7
 8001ea8:	4413      	add	r3, r2
 8001eaa:	33ec      	adds	r3, #236	; 0xec
 8001eac:	697a      	ldr	r2, [r7, #20]
 8001eae:	601a      	str	r2, [r3, #0]

}
 8001eb0:	bf00      	nop
 8001eb2:	371c      	adds	r7, #28
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b089      	sub	sp, #36	; 0x24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
 8001ec8:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	01db      	lsls	r3, r3, #7
 8001ed6:	4413      	add	r3, r2
 8001ed8:	33e4      	adds	r3, #228	; 0xe4
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	01db      	lsls	r3, r3, #7
 8001ee6:	4413      	add	r3, r2
 8001ee8:	33b8      	adds	r3, #184	; 0xb8
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	617b      	str	r3, [r7, #20]

  switch (Output)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ef4:	d05d      	beq.n	8001fb2 <HRTIM_OutputConfig+0xf6>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001efc:	d86e      	bhi.n	8001fdc <HRTIM_OutputConfig+0x120>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f04:	d042      	beq.n	8001f8c <HRTIM_OutputConfig+0xd0>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f0c:	d866      	bhi.n	8001fdc <HRTIM_OutputConfig+0x120>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f14:	d04d      	beq.n	8001fb2 <HRTIM_OutputConfig+0xf6>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f1c:	d85e      	bhi.n	8001fdc <HRTIM_OutputConfig+0x120>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f24:	d032      	beq.n	8001f8c <HRTIM_OutputConfig+0xd0>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f2c:	d856      	bhi.n	8001fdc <HRTIM_OutputConfig+0x120>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2b80      	cmp	r3, #128	; 0x80
 8001f32:	d03e      	beq.n	8001fb2 <HRTIM_OutputConfig+0xf6>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b80      	cmp	r3, #128	; 0x80
 8001f38:	d850      	bhi.n	8001fdc <HRTIM_OutputConfig+0x120>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2b40      	cmp	r3, #64	; 0x40
 8001f3e:	d025      	beq.n	8001f8c <HRTIM_OutputConfig+0xd0>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b40      	cmp	r3, #64	; 0x40
 8001f44:	d84a      	bhi.n	8001fdc <HRTIM_OutputConfig+0x120>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d01f      	beq.n	8001f8c <HRTIM_OutputConfig+0xd0>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d044      	beq.n	8001fdc <HRTIM_OutputConfig+0x120>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b20      	cmp	r3, #32
 8001f56:	d841      	bhi.n	8001fdc <HRTIM_OutputConfig+0x120>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d33e      	bcc.n	8001fdc <HRTIM_OutputConfig+0x120>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3b02      	subs	r3, #2
 8001f62:	2201      	movs	r2, #1
 8001f64:	409a      	lsls	r2, r3
 8001f66:	4b48      	ldr	r3, [pc, #288]	; (8002088 <HRTIM_OutputConfig+0x1cc>)
 8001f68:	4013      	ands	r3, r2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	bf14      	ite	ne
 8001f6e:	2301      	movne	r3, #1
 8001f70:	2300      	moveq	r3, #0
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d11c      	bne.n	8001fb2 <HRTIM_OutputConfig+0xf6>
 8001f78:	f244 0304 	movw	r3, #16388	; 0x4004
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	bf14      	ite	ne
 8001f82:	2301      	movne	r3, #1
 8001f84:	2300      	moveq	r3, #0
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d027      	beq.n	8001fdc <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6819      	ldr	r1, [r3, #0]
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685a      	ldr	r2, [r3, #4]
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	01db      	lsls	r3, r3, #7
 8001f98:	440b      	add	r3, r1
 8001f9a:	33bc      	adds	r3, #188	; 0xbc
 8001f9c:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	6819      	ldr	r1, [r3, #0]
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	689a      	ldr	r2, [r3, #8]
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	01db      	lsls	r3, r3, #7
 8001faa:	440b      	add	r3, r1
 8001fac:	33c0      	adds	r3, #192	; 0xc0
 8001fae:	601a      	str	r2, [r3, #0]
      break;
 8001fb0:	e015      	b.n	8001fde <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6819      	ldr	r1, [r3, #0]
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685a      	ldr	r2, [r3, #4]
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	01db      	lsls	r3, r3, #7
 8001fbe:	440b      	add	r3, r1
 8001fc0:	33c4      	adds	r3, #196	; 0xc4
 8001fc2:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6819      	ldr	r1, [r3, #0]
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	689a      	ldr	r2, [r3, #8]
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	01db      	lsls	r3, r3, #7
 8001fd0:	440b      	add	r3, r1
 8001fd2:	33c8      	adds	r3, #200	; 0xc8
 8001fd4:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8001fd6:	2310      	movs	r3, #16
 8001fd8:	61bb      	str	r3, [r7, #24]
      break;
 8001fda:	e000      	b.n	8001fde <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 8001fdc:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8001fde:	22fe      	movs	r2, #254	; 0xfe
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	69fa      	ldr	r2, [r7, #28]
 8001fea:	4013      	ands	r3, r2
 8001fec:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	69fa      	ldr	r2, [r7, #28]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	68da      	ldr	r2, [r3, #12]
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	69fa      	ldr	r2, [r7, #28]
 800200a:	4313      	orrs	r3, r2
 800200c:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	691a      	ldr	r2, [r3, #16]
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	69fa      	ldr	r2, [r7, #28]
 800201a:	4313      	orrs	r3, r2
 800201c:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	695a      	ldr	r2, [r3, #20]
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	69fa      	ldr	r2, [r7, #28]
 800202a:	4313      	orrs	r3, r2
 800202c:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	699a      	ldr	r2, [r3, #24]
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	69fa      	ldr	r2, [r7, #28]
 800203a:	4313      	orrs	r3, r2
 800203c:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	2b08      	cmp	r3, #8
 8002044:	d111      	bne.n	800206a <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10c      	bne.n	800206a <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8002056:	2b00      	cmp	r3, #0
 8002058:	d107      	bne.n	800206a <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	69da      	ldr	r2, [r3, #28]
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	fa02 f303 	lsl.w	r3, r2, r3
 8002064:	69fa      	ldr	r2, [r7, #28]
 8002066:	4313      	orrs	r3, r2
 8002068:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	01db      	lsls	r3, r3, #7
 8002072:	4413      	add	r3, r2
 8002074:	33e4      	adds	r3, #228	; 0xe4
 8002076:	69fa      	ldr	r2, [r7, #28]
 8002078:	601a      	str	r2, [r3, #0]
}
 800207a:	bf00      	nop
 800207c:	3724      	adds	r7, #36	; 0x24
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	40000041 	.word	0x40000041

0800208c <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	2b06      	cmp	r3, #6
 800209a:	d85e      	bhi.n	800215a <HRTIM_ForceRegistersUpdate+0xce>
 800209c:	a201      	add	r2, pc, #4	; (adr r2, 80020a4 <HRTIM_ForceRegistersUpdate+0x18>)
 800209e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a2:	bf00      	nop
 80020a4:	080020d7 	.word	0x080020d7
 80020a8:	080020ed 	.word	0x080020ed
 80020ac:	08002103 	.word	0x08002103
 80020b0:	08002119 	.word	0x08002119
 80020b4:	0800212f 	.word	0x0800212f
 80020b8:	08002145 	.word	0x08002145
 80020bc:	080020c1 	.word	0x080020c1
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f042 0201 	orr.w	r2, r2, #1
 80020d0:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80020d4:	e042      	b.n	800215c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f042 0202 	orr.w	r2, r2, #2
 80020e6:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80020ea:	e037      	b.n	800215c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f042 0204 	orr.w	r2, r2, #4
 80020fc:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8002100:	e02c      	b.n	800215c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f042 0208 	orr.w	r2, r2, #8
 8002112:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8002116:	e021      	b.n	800215c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f042 0210 	orr.w	r2, r2, #16
 8002128:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 800212c:	e016      	b.n	800215c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f042 0220 	orr.w	r2, r2, #32
 800213e:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8002142:	e00b      	b.n	800215c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002154:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8002158:	e000      	b.n	800215c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 800215a:	bf00      	nop
  }
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d141      	bne.n	80021fa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002176:	4b4b      	ldr	r3, [pc, #300]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800217e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002182:	d131      	bne.n	80021e8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002184:	4b47      	ldr	r3, [pc, #284]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002186:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800218a:	4a46      	ldr	r2, [pc, #280]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800218c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002190:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002194:	4b43      	ldr	r3, [pc, #268]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800219c:	4a41      	ldr	r2, [pc, #260]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800219e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021a4:	4b40      	ldr	r3, [pc, #256]	; (80022a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2232      	movs	r2, #50	; 0x32
 80021aa:	fb02 f303 	mul.w	r3, r2, r3
 80021ae:	4a3f      	ldr	r2, [pc, #252]	; (80022ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 80021b0:	fba2 2303 	umull	r2, r3, r2, r3
 80021b4:	0c9b      	lsrs	r3, r3, #18
 80021b6:	3301      	adds	r3, #1
 80021b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021ba:	e002      	b.n	80021c2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	3b01      	subs	r3, #1
 80021c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021c2:	4b38      	ldr	r3, [pc, #224]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021ce:	d102      	bne.n	80021d6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f2      	bne.n	80021bc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021d6:	4b33      	ldr	r3, [pc, #204]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021e2:	d158      	bne.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e057      	b.n	8002298 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021e8:	4b2e      	ldr	r3, [pc, #184]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021ee:	4a2d      	ldr	r2, [pc, #180]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80021f8:	e04d      	b.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002200:	d141      	bne.n	8002286 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002202:	4b28      	ldr	r3, [pc, #160]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800220a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800220e:	d131      	bne.n	8002274 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002210:	4b24      	ldr	r3, [pc, #144]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002212:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002216:	4a23      	ldr	r2, [pc, #140]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002218:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800221c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002220:	4b20      	ldr	r3, [pc, #128]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002228:	4a1e      	ldr	r2, [pc, #120]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800222a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800222e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002230:	4b1d      	ldr	r3, [pc, #116]	; (80022a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2232      	movs	r2, #50	; 0x32
 8002236:	fb02 f303 	mul.w	r3, r2, r3
 800223a:	4a1c      	ldr	r2, [pc, #112]	; (80022ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 800223c:	fba2 2303 	umull	r2, r3, r2, r3
 8002240:	0c9b      	lsrs	r3, r3, #18
 8002242:	3301      	adds	r3, #1
 8002244:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002246:	e002      	b.n	800224e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	3b01      	subs	r3, #1
 800224c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800224e:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002250:	695b      	ldr	r3, [r3, #20]
 8002252:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002256:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800225a:	d102      	bne.n	8002262 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1f2      	bne.n	8002248 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002262:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800226a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800226e:	d112      	bne.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e011      	b.n	8002298 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002274:	4b0b      	ldr	r3, [pc, #44]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002276:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800227a:	4a0a      	ldr	r2, [pc, #40]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800227c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002280:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002284:	e007      	b.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002286:	4b07      	ldr	r3, [pc, #28]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800228e:	4a05      	ldr	r2, [pc, #20]	; (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002290:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002294:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	40007000 	.word	0x40007000
 80022a8:	20000000 	.word	0x20000000
 80022ac:	431bde83 	.word	0x431bde83

080022b0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80022b4:	4b05      	ldr	r3, [pc, #20]	; (80022cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	4a04      	ldr	r2, [pc, #16]	; (80022cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80022ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022be:	6093      	str	r3, [r2, #8]
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	40007000 	.word	0x40007000

080022d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b088      	sub	sp, #32
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e2fe      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d075      	beq.n	80023da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022ee:	4b97      	ldr	r3, [pc, #604]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 030c 	and.w	r3, r3, #12
 80022f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022f8:	4b94      	ldr	r3, [pc, #592]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	f003 0303 	and.w	r3, r3, #3
 8002300:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	2b0c      	cmp	r3, #12
 8002306:	d102      	bne.n	800230e <HAL_RCC_OscConfig+0x3e>
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	2b03      	cmp	r3, #3
 800230c:	d002      	beq.n	8002314 <HAL_RCC_OscConfig+0x44>
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	2b08      	cmp	r3, #8
 8002312:	d10b      	bne.n	800232c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002314:	4b8d      	ldr	r3, [pc, #564]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d05b      	beq.n	80023d8 <HAL_RCC_OscConfig+0x108>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d157      	bne.n	80023d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e2d9      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002334:	d106      	bne.n	8002344 <HAL_RCC_OscConfig+0x74>
 8002336:	4b85      	ldr	r3, [pc, #532]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a84      	ldr	r2, [pc, #528]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 800233c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	e01d      	b.n	8002380 <HAL_RCC_OscConfig+0xb0>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800234c:	d10c      	bne.n	8002368 <HAL_RCC_OscConfig+0x98>
 800234e:	4b7f      	ldr	r3, [pc, #508]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a7e      	ldr	r2, [pc, #504]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002354:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002358:	6013      	str	r3, [r2, #0]
 800235a:	4b7c      	ldr	r3, [pc, #496]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a7b      	ldr	r2, [pc, #492]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002360:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002364:	6013      	str	r3, [r2, #0]
 8002366:	e00b      	b.n	8002380 <HAL_RCC_OscConfig+0xb0>
 8002368:	4b78      	ldr	r3, [pc, #480]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a77      	ldr	r2, [pc, #476]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 800236e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002372:	6013      	str	r3, [r2, #0]
 8002374:	4b75      	ldr	r3, [pc, #468]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a74      	ldr	r2, [pc, #464]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 800237a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800237e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d013      	beq.n	80023b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002388:	f7fe fc5c 	bl	8000c44 <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002390:	f7fe fc58 	bl	8000c44 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b64      	cmp	r3, #100	; 0x64
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e29e      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023a2:	4b6a      	ldr	r3, [pc, #424]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f0      	beq.n	8002390 <HAL_RCC_OscConfig+0xc0>
 80023ae:	e014      	b.n	80023da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b0:	f7fe fc48 	bl	8000c44 <HAL_GetTick>
 80023b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023b6:	e008      	b.n	80023ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023b8:	f7fe fc44 	bl	8000c44 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b64      	cmp	r3, #100	; 0x64
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e28a      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023ca:	4b60      	ldr	r3, [pc, #384]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1f0      	bne.n	80023b8 <HAL_RCC_OscConfig+0xe8>
 80023d6:	e000      	b.n	80023da <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d075      	beq.n	80024d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023e6:	4b59      	ldr	r3, [pc, #356]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f003 030c 	and.w	r3, r3, #12
 80023ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023f0:	4b56      	ldr	r3, [pc, #344]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	f003 0303 	and.w	r3, r3, #3
 80023f8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	2b0c      	cmp	r3, #12
 80023fe:	d102      	bne.n	8002406 <HAL_RCC_OscConfig+0x136>
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	2b02      	cmp	r3, #2
 8002404:	d002      	beq.n	800240c <HAL_RCC_OscConfig+0x13c>
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	2b04      	cmp	r3, #4
 800240a:	d11f      	bne.n	800244c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800240c:	4b4f      	ldr	r3, [pc, #316]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002414:	2b00      	cmp	r3, #0
 8002416:	d005      	beq.n	8002424 <HAL_RCC_OscConfig+0x154>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d101      	bne.n	8002424 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e25d      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002424:	4b49      	ldr	r3, [pc, #292]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	061b      	lsls	r3, r3, #24
 8002432:	4946      	ldr	r1, [pc, #280]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002434:	4313      	orrs	r3, r2
 8002436:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002438:	4b45      	ldr	r3, [pc, #276]	; (8002550 <HAL_RCC_OscConfig+0x280>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4618      	mov	r0, r3
 800243e:	f7fe fbb5 	bl	8000bac <HAL_InitTick>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d043      	beq.n	80024d0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e249      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d023      	beq.n	800249c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002454:	4b3d      	ldr	r3, [pc, #244]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a3c      	ldr	r2, [pc, #240]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 800245a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800245e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002460:	f7fe fbf0 	bl	8000c44 <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002468:	f7fe fbec 	bl	8000c44 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e232      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800247a:	4b34      	ldr	r3, [pc, #208]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002482:	2b00      	cmp	r3, #0
 8002484:	d0f0      	beq.n	8002468 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002486:	4b31      	ldr	r3, [pc, #196]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	061b      	lsls	r3, r3, #24
 8002494:	492d      	ldr	r1, [pc, #180]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002496:	4313      	orrs	r3, r2
 8002498:	604b      	str	r3, [r1, #4]
 800249a:	e01a      	b.n	80024d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800249c:	4b2b      	ldr	r3, [pc, #172]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a2a      	ldr	r2, [pc, #168]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 80024a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a8:	f7fe fbcc 	bl	8000c44 <HAL_GetTick>
 80024ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024b0:	f7fe fbc8 	bl	8000c44 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e20e      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024c2:	4b22      	ldr	r3, [pc, #136]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1f0      	bne.n	80024b0 <HAL_RCC_OscConfig+0x1e0>
 80024ce:	e000      	b.n	80024d2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0308 	and.w	r3, r3, #8
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d041      	beq.n	8002562 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d01c      	beq.n	8002520 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024e6:	4b19      	ldr	r3, [pc, #100]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 80024e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024ec:	4a17      	ldr	r2, [pc, #92]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 80024ee:	f043 0301 	orr.w	r3, r3, #1
 80024f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024f6:	f7fe fba5 	bl	8000c44 <HAL_GetTick>
 80024fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024fc:	e008      	b.n	8002510 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024fe:	f7fe fba1 	bl	8000c44 <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d901      	bls.n	8002510 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e1e7      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002510:	4b0e      	ldr	r3, [pc, #56]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002512:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d0ef      	beq.n	80024fe <HAL_RCC_OscConfig+0x22e>
 800251e:	e020      	b.n	8002562 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002520:	4b0a      	ldr	r3, [pc, #40]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002522:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002526:	4a09      	ldr	r2, [pc, #36]	; (800254c <HAL_RCC_OscConfig+0x27c>)
 8002528:	f023 0301 	bic.w	r3, r3, #1
 800252c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002530:	f7fe fb88 	bl	8000c44 <HAL_GetTick>
 8002534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002536:	e00d      	b.n	8002554 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002538:	f7fe fb84 	bl	8000c44 <HAL_GetTick>
 800253c:	4602      	mov	r2, r0
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	2b02      	cmp	r3, #2
 8002544:	d906      	bls.n	8002554 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e1ca      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
 800254a:	bf00      	nop
 800254c:	40021000 	.word	0x40021000
 8002550:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002554:	4b8c      	ldr	r3, [pc, #560]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002556:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1ea      	bne.n	8002538 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0304 	and.w	r3, r3, #4
 800256a:	2b00      	cmp	r3, #0
 800256c:	f000 80a6 	beq.w	80026bc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002570:	2300      	movs	r3, #0
 8002572:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002574:	4b84      	ldr	r3, [pc, #528]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d101      	bne.n	8002584 <HAL_RCC_OscConfig+0x2b4>
 8002580:	2301      	movs	r3, #1
 8002582:	e000      	b.n	8002586 <HAL_RCC_OscConfig+0x2b6>
 8002584:	2300      	movs	r3, #0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00d      	beq.n	80025a6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800258a:	4b7f      	ldr	r3, [pc, #508]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 800258c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258e:	4a7e      	ldr	r2, [pc, #504]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002594:	6593      	str	r3, [r2, #88]	; 0x58
 8002596:	4b7c      	ldr	r3, [pc, #496]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800259a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259e:	60fb      	str	r3, [r7, #12]
 80025a0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80025a2:	2301      	movs	r3, #1
 80025a4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025a6:	4b79      	ldr	r3, [pc, #484]	; (800278c <HAL_RCC_OscConfig+0x4bc>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d118      	bne.n	80025e4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025b2:	4b76      	ldr	r3, [pc, #472]	; (800278c <HAL_RCC_OscConfig+0x4bc>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a75      	ldr	r2, [pc, #468]	; (800278c <HAL_RCC_OscConfig+0x4bc>)
 80025b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025be:	f7fe fb41 	bl	8000c44 <HAL_GetTick>
 80025c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025c4:	e008      	b.n	80025d8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025c6:	f7fe fb3d 	bl	8000c44 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d901      	bls.n	80025d8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80025d4:	2303      	movs	r3, #3
 80025d6:	e183      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025d8:	4b6c      	ldr	r3, [pc, #432]	; (800278c <HAL_RCC_OscConfig+0x4bc>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d0f0      	beq.n	80025c6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d108      	bne.n	80025fe <HAL_RCC_OscConfig+0x32e>
 80025ec:	4b66      	ldr	r3, [pc, #408]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 80025ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025f2:	4a65      	ldr	r2, [pc, #404]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 80025f4:	f043 0301 	orr.w	r3, r3, #1
 80025f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025fc:	e024      	b.n	8002648 <HAL_RCC_OscConfig+0x378>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	2b05      	cmp	r3, #5
 8002604:	d110      	bne.n	8002628 <HAL_RCC_OscConfig+0x358>
 8002606:	4b60      	ldr	r3, [pc, #384]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002608:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800260c:	4a5e      	ldr	r2, [pc, #376]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 800260e:	f043 0304 	orr.w	r3, r3, #4
 8002612:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002616:	4b5c      	ldr	r3, [pc, #368]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002618:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800261c:	4a5a      	ldr	r2, [pc, #360]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 800261e:	f043 0301 	orr.w	r3, r3, #1
 8002622:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002626:	e00f      	b.n	8002648 <HAL_RCC_OscConfig+0x378>
 8002628:	4b57      	ldr	r3, [pc, #348]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 800262a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800262e:	4a56      	ldr	r2, [pc, #344]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002630:	f023 0301 	bic.w	r3, r3, #1
 8002634:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002638:	4b53      	ldr	r3, [pc, #332]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 800263a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800263e:	4a52      	ldr	r2, [pc, #328]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002640:	f023 0304 	bic.w	r3, r3, #4
 8002644:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d016      	beq.n	800267e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002650:	f7fe faf8 	bl	8000c44 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002656:	e00a      	b.n	800266e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002658:	f7fe faf4 	bl	8000c44 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	f241 3288 	movw	r2, #5000	; 0x1388
 8002666:	4293      	cmp	r3, r2
 8002668:	d901      	bls.n	800266e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e138      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800266e:	4b46      	ldr	r3, [pc, #280]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002670:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002674:	f003 0302 	and.w	r3, r3, #2
 8002678:	2b00      	cmp	r3, #0
 800267a:	d0ed      	beq.n	8002658 <HAL_RCC_OscConfig+0x388>
 800267c:	e015      	b.n	80026aa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800267e:	f7fe fae1 	bl	8000c44 <HAL_GetTick>
 8002682:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002684:	e00a      	b.n	800269c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002686:	f7fe fadd 	bl	8000c44 <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	f241 3288 	movw	r2, #5000	; 0x1388
 8002694:	4293      	cmp	r3, r2
 8002696:	d901      	bls.n	800269c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e121      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800269c:	4b3a      	ldr	r3, [pc, #232]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 800269e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d1ed      	bne.n	8002686 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80026aa:	7ffb      	ldrb	r3, [r7, #31]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d105      	bne.n	80026bc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026b0:	4b35      	ldr	r3, [pc, #212]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 80026b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b4:	4a34      	ldr	r2, [pc, #208]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 80026b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026ba:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0320 	and.w	r3, r3, #32
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d03c      	beq.n	8002742 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d01c      	beq.n	800270a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80026d0:	4b2d      	ldr	r3, [pc, #180]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 80026d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026d6:	4a2c      	ldr	r2, [pc, #176]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 80026d8:	f043 0301 	orr.w	r3, r3, #1
 80026dc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026e0:	f7fe fab0 	bl	8000c44 <HAL_GetTick>
 80026e4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026e6:	e008      	b.n	80026fa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026e8:	f7fe faac 	bl	8000c44 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e0f2      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026fa:	4b23      	ldr	r3, [pc, #140]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 80026fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d0ef      	beq.n	80026e8 <HAL_RCC_OscConfig+0x418>
 8002708:	e01b      	b.n	8002742 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800270a:	4b1f      	ldr	r3, [pc, #124]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 800270c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002710:	4a1d      	ldr	r2, [pc, #116]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002712:	f023 0301 	bic.w	r3, r3, #1
 8002716:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800271a:	f7fe fa93 	bl	8000c44 <HAL_GetTick>
 800271e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002720:	e008      	b.n	8002734 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002722:	f7fe fa8f 	bl	8000c44 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e0d5      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002734:	4b14      	ldr	r3, [pc, #80]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002736:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1ef      	bne.n	8002722 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	69db      	ldr	r3, [r3, #28]
 8002746:	2b00      	cmp	r3, #0
 8002748:	f000 80c9 	beq.w	80028de <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800274c:	4b0e      	ldr	r3, [pc, #56]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 030c 	and.w	r3, r3, #12
 8002754:	2b0c      	cmp	r3, #12
 8002756:	f000 8083 	beq.w	8002860 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	2b02      	cmp	r3, #2
 8002760:	d15e      	bne.n	8002820 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002762:	4b09      	ldr	r3, [pc, #36]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a08      	ldr	r2, [pc, #32]	; (8002788 <HAL_RCC_OscConfig+0x4b8>)
 8002768:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800276c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800276e:	f7fe fa69 	bl	8000c44 <HAL_GetTick>
 8002772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002774:	e00c      	b.n	8002790 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002776:	f7fe fa65 	bl	8000c44 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d905      	bls.n	8002790 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e0ab      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
 8002788:	40021000 	.word	0x40021000
 800278c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002790:	4b55      	ldr	r3, [pc, #340]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d1ec      	bne.n	8002776 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800279c:	4b52      	ldr	r3, [pc, #328]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 800279e:	68da      	ldr	r2, [r3, #12]
 80027a0:	4b52      	ldr	r3, [pc, #328]	; (80028ec <HAL_RCC_OscConfig+0x61c>)
 80027a2:	4013      	ands	r3, r2
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	6a11      	ldr	r1, [r2, #32]
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80027ac:	3a01      	subs	r2, #1
 80027ae:	0112      	lsls	r2, r2, #4
 80027b0:	4311      	orrs	r1, r2
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80027b6:	0212      	lsls	r2, r2, #8
 80027b8:	4311      	orrs	r1, r2
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80027be:	0852      	lsrs	r2, r2, #1
 80027c0:	3a01      	subs	r2, #1
 80027c2:	0552      	lsls	r2, r2, #21
 80027c4:	4311      	orrs	r1, r2
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027ca:	0852      	lsrs	r2, r2, #1
 80027cc:	3a01      	subs	r2, #1
 80027ce:	0652      	lsls	r2, r2, #25
 80027d0:	4311      	orrs	r1, r2
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80027d6:	06d2      	lsls	r2, r2, #27
 80027d8:	430a      	orrs	r2, r1
 80027da:	4943      	ldr	r1, [pc, #268]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027e0:	4b41      	ldr	r3, [pc, #260]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a40      	ldr	r2, [pc, #256]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 80027e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027ea:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027ec:	4b3e      	ldr	r3, [pc, #248]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	4a3d      	ldr	r2, [pc, #244]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 80027f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027f6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f8:	f7fe fa24 	bl	8000c44 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002800:	f7fe fa20 	bl	8000c44 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e066      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002812:	4b35      	ldr	r3, [pc, #212]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d0f0      	beq.n	8002800 <HAL_RCC_OscConfig+0x530>
 800281e:	e05e      	b.n	80028de <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002820:	4b31      	ldr	r3, [pc, #196]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a30      	ldr	r2, [pc, #192]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 8002826:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800282a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282c:	f7fe fa0a 	bl	8000c44 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002834:	f7fe fa06 	bl	8000c44 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e04c      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002846:	4b28      	ldr	r3, [pc, #160]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d1f0      	bne.n	8002834 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002852:	4b25      	ldr	r3, [pc, #148]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 8002854:	68da      	ldr	r2, [r3, #12]
 8002856:	4924      	ldr	r1, [pc, #144]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 8002858:	4b25      	ldr	r3, [pc, #148]	; (80028f0 <HAL_RCC_OscConfig+0x620>)
 800285a:	4013      	ands	r3, r2
 800285c:	60cb      	str	r3, [r1, #12]
 800285e:	e03e      	b.n	80028de <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	69db      	ldr	r3, [r3, #28]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d101      	bne.n	800286c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e039      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800286c:	4b1e      	ldr	r3, [pc, #120]	; (80028e8 <HAL_RCC_OscConfig+0x618>)
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	f003 0203 	and.w	r2, r3, #3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a1b      	ldr	r3, [r3, #32]
 800287c:	429a      	cmp	r2, r3
 800287e:	d12c      	bne.n	80028da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288a:	3b01      	subs	r3, #1
 800288c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800288e:	429a      	cmp	r2, r3
 8002890:	d123      	bne.n	80028da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800289e:	429a      	cmp	r2, r3
 80028a0:	d11b      	bne.n	80028da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d113      	bne.n	80028da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028bc:	085b      	lsrs	r3, r3, #1
 80028be:	3b01      	subs	r3, #1
 80028c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d109      	bne.n	80028da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028d0:	085b      	lsrs	r3, r3, #1
 80028d2:	3b01      	subs	r3, #1
 80028d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d001      	beq.n	80028de <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e000      	b.n	80028e0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3720      	adds	r7, #32
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40021000 	.word	0x40021000
 80028ec:	019f800c 	.word	0x019f800c
 80028f0:	feeefffc 	.word	0xfeeefffc

080028f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80028fe:	2300      	movs	r3, #0
 8002900:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e11e      	b.n	8002b4a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800290c:	4b91      	ldr	r3, [pc, #580]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 030f 	and.w	r3, r3, #15
 8002914:	683a      	ldr	r2, [r7, #0]
 8002916:	429a      	cmp	r2, r3
 8002918:	d910      	bls.n	800293c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800291a:	4b8e      	ldr	r3, [pc, #568]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f023 020f 	bic.w	r2, r3, #15
 8002922:	498c      	ldr	r1, [pc, #560]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	4313      	orrs	r3, r2
 8002928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800292a:	4b8a      	ldr	r3, [pc, #552]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 030f 	and.w	r3, r3, #15
 8002932:	683a      	ldr	r2, [r7, #0]
 8002934:	429a      	cmp	r2, r3
 8002936:	d001      	beq.n	800293c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e106      	b.n	8002b4a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0301 	and.w	r3, r3, #1
 8002944:	2b00      	cmp	r3, #0
 8002946:	d073      	beq.n	8002a30 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	2b03      	cmp	r3, #3
 800294e:	d129      	bne.n	80029a4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002950:	4b81      	ldr	r3, [pc, #516]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e0f4      	b.n	8002b4a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002960:	f000 f966 	bl	8002c30 <RCC_GetSysClockFreqFromPLLSource>
 8002964:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	4a7c      	ldr	r2, [pc, #496]	; (8002b5c <HAL_RCC_ClockConfig+0x268>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d93f      	bls.n	80029ee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800296e:	4b7a      	ldr	r3, [pc, #488]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d009      	beq.n	800298e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002982:	2b00      	cmp	r3, #0
 8002984:	d033      	beq.n	80029ee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800298a:	2b00      	cmp	r3, #0
 800298c:	d12f      	bne.n	80029ee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800298e:	4b72      	ldr	r3, [pc, #456]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002996:	4a70      	ldr	r2, [pc, #448]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800299c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800299e:	2380      	movs	r3, #128	; 0x80
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	e024      	b.n	80029ee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d107      	bne.n	80029bc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ac:	4b6a      	ldr	r3, [pc, #424]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d109      	bne.n	80029cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e0c6      	b.n	8002b4a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029bc:	4b66      	ldr	r3, [pc, #408]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e0be      	b.n	8002b4a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80029cc:	f000 f8ce 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 80029d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	4a61      	ldr	r2, [pc, #388]	; (8002b5c <HAL_RCC_ClockConfig+0x268>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d909      	bls.n	80029ee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80029da:	4b5f      	ldr	r3, [pc, #380]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029e2:	4a5d      	ldr	r2, [pc, #372]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 80029e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029e8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80029ea:	2380      	movs	r3, #128	; 0x80
 80029ec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029ee:	4b5a      	ldr	r3, [pc, #360]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f023 0203 	bic.w	r2, r3, #3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	4957      	ldr	r1, [pc, #348]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a00:	f7fe f920 	bl	8000c44 <HAL_GetTick>
 8002a04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a06:	e00a      	b.n	8002a1e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a08:	f7fe f91c 	bl	8000c44 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e095      	b.n	8002b4a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a1e:	4b4e      	ldr	r3, [pc, #312]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 020c 	and.w	r2, r3, #12
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d1eb      	bne.n	8002a08 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d023      	beq.n	8002a84 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d005      	beq.n	8002a54 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a48:	4b43      	ldr	r3, [pc, #268]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	4a42      	ldr	r2, [pc, #264]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002a4e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a52:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0308 	and.w	r3, r3, #8
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d007      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002a60:	4b3d      	ldr	r3, [pc, #244]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002a68:	4a3b      	ldr	r2, [pc, #236]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002a6a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a6e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a70:	4b39      	ldr	r3, [pc, #228]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	4936      	ldr	r1, [pc, #216]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	608b      	str	r3, [r1, #8]
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	2b80      	cmp	r3, #128	; 0x80
 8002a88:	d105      	bne.n	8002a96 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002a8a:	4b33      	ldr	r3, [pc, #204]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	4a32      	ldr	r2, [pc, #200]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002a90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a94:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a96:	4b2f      	ldr	r3, [pc, #188]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 030f 	and.w	r3, r3, #15
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d21d      	bcs.n	8002ae0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa4:	4b2b      	ldr	r3, [pc, #172]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f023 020f 	bic.w	r2, r3, #15
 8002aac:	4929      	ldr	r1, [pc, #164]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ab4:	f7fe f8c6 	bl	8000c44 <HAL_GetTick>
 8002ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aba:	e00a      	b.n	8002ad2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002abc:	f7fe f8c2 	bl	8000c44 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e03b      	b.n	8002b4a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ad2:	4b20      	ldr	r3, [pc, #128]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 030f 	and.w	r3, r3, #15
 8002ada:	683a      	ldr	r2, [r7, #0]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d1ed      	bne.n	8002abc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d008      	beq.n	8002afe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aec:	4b1a      	ldr	r3, [pc, #104]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	4917      	ldr	r1, [pc, #92]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0308 	and.w	r3, r3, #8
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d009      	beq.n	8002b1e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b0a:	4b13      	ldr	r3, [pc, #76]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	691b      	ldr	r3, [r3, #16]
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	490f      	ldr	r1, [pc, #60]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b1e:	f000 f825 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 8002b22:	4602      	mov	r2, r0
 8002b24:	4b0c      	ldr	r3, [pc, #48]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	f003 030f 	and.w	r3, r3, #15
 8002b2e:	490c      	ldr	r1, [pc, #48]	; (8002b60 <HAL_RCC_ClockConfig+0x26c>)
 8002b30:	5ccb      	ldrb	r3, [r1, r3]
 8002b32:	f003 031f 	and.w	r3, r3, #31
 8002b36:	fa22 f303 	lsr.w	r3, r2, r3
 8002b3a:	4a0a      	ldr	r2, [pc, #40]	; (8002b64 <HAL_RCC_ClockConfig+0x270>)
 8002b3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_RCC_ClockConfig+0x274>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7fe f832 	bl	8000bac <HAL_InitTick>
 8002b48:	4603      	mov	r3, r0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3718      	adds	r7, #24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40022000 	.word	0x40022000
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	04c4b400 	.word	0x04c4b400
 8002b60:	08002d2c 	.word	0x08002d2c
 8002b64:	20000000 	.word	0x20000000
 8002b68:	20000004 	.word	0x20000004

08002b6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b087      	sub	sp, #28
 8002b70:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002b72:	4b2c      	ldr	r3, [pc, #176]	; (8002c24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f003 030c 	and.w	r3, r3, #12
 8002b7a:	2b04      	cmp	r3, #4
 8002b7c:	d102      	bne.n	8002b84 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b7e:	4b2a      	ldr	r3, [pc, #168]	; (8002c28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b80:	613b      	str	r3, [r7, #16]
 8002b82:	e047      	b.n	8002c14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002b84:	4b27      	ldr	r3, [pc, #156]	; (8002c24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 030c 	and.w	r3, r3, #12
 8002b8c:	2b08      	cmp	r3, #8
 8002b8e:	d102      	bne.n	8002b96 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b90:	4b26      	ldr	r3, [pc, #152]	; (8002c2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b92:	613b      	str	r3, [r7, #16]
 8002b94:	e03e      	b.n	8002c14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002b96:	4b23      	ldr	r3, [pc, #140]	; (8002c24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f003 030c 	and.w	r3, r3, #12
 8002b9e:	2b0c      	cmp	r3, #12
 8002ba0:	d136      	bne.n	8002c10 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ba2:	4b20      	ldr	r3, [pc, #128]	; (8002c24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	f003 0303 	and.w	r3, r3, #3
 8002baa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002bac:	4b1d      	ldr	r3, [pc, #116]	; (8002c24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	091b      	lsrs	r3, r3, #4
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2b03      	cmp	r3, #3
 8002bbe:	d10c      	bne.n	8002bda <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002bc0:	4a1a      	ldr	r2, [pc, #104]	; (8002c2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc8:	4a16      	ldr	r2, [pc, #88]	; (8002c24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bca:	68d2      	ldr	r2, [r2, #12]
 8002bcc:	0a12      	lsrs	r2, r2, #8
 8002bce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002bd2:	fb02 f303 	mul.w	r3, r2, r3
 8002bd6:	617b      	str	r3, [r7, #20]
      break;
 8002bd8:	e00c      	b.n	8002bf4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002bda:	4a13      	ldr	r2, [pc, #76]	; (8002c28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be2:	4a10      	ldr	r2, [pc, #64]	; (8002c24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002be4:	68d2      	ldr	r2, [r2, #12]
 8002be6:	0a12      	lsrs	r2, r2, #8
 8002be8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002bec:	fb02 f303 	mul.w	r3, r2, r3
 8002bf0:	617b      	str	r3, [r7, #20]
      break;
 8002bf2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002bf4:	4b0b      	ldr	r3, [pc, #44]	; (8002c24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	0e5b      	lsrs	r3, r3, #25
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	3301      	adds	r3, #1
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002c04:	697a      	ldr	r2, [r7, #20]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c0c:	613b      	str	r3, [r7, #16]
 8002c0e:	e001      	b.n	8002c14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002c14:	693b      	ldr	r3, [r7, #16]
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	371c      	adds	r7, #28
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	40021000 	.word	0x40021000
 8002c28:	00f42400 	.word	0x00f42400
 8002c2c:	007a1200 	.word	0x007a1200

08002c30 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b087      	sub	sp, #28
 8002c34:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c36:	4b1e      	ldr	r3, [pc, #120]	; (8002cb0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	f003 0303 	and.w	r3, r3, #3
 8002c3e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c40:	4b1b      	ldr	r3, [pc, #108]	; (8002cb0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	091b      	lsrs	r3, r3, #4
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	2b03      	cmp	r3, #3
 8002c52:	d10c      	bne.n	8002c6e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c54:	4a17      	ldr	r2, [pc, #92]	; (8002cb4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5c:	4a14      	ldr	r2, [pc, #80]	; (8002cb0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c5e:	68d2      	ldr	r2, [r2, #12]
 8002c60:	0a12      	lsrs	r2, r2, #8
 8002c62:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c66:	fb02 f303 	mul.w	r3, r2, r3
 8002c6a:	617b      	str	r3, [r7, #20]
    break;
 8002c6c:	e00c      	b.n	8002c88 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c6e:	4a12      	ldr	r2, [pc, #72]	; (8002cb8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c76:	4a0e      	ldr	r2, [pc, #56]	; (8002cb0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c78:	68d2      	ldr	r2, [r2, #12]
 8002c7a:	0a12      	lsrs	r2, r2, #8
 8002c7c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c80:	fb02 f303 	mul.w	r3, r2, r3
 8002c84:	617b      	str	r3, [r7, #20]
    break;
 8002c86:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c88:	4b09      	ldr	r3, [pc, #36]	; (8002cb0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	0e5b      	lsrs	r3, r3, #25
 8002c8e:	f003 0303 	and.w	r3, r3, #3
 8002c92:	3301      	adds	r3, #1
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002c98:	697a      	ldr	r2, [r7, #20]
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ca0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002ca2:	687b      	ldr	r3, [r7, #4]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	371c      	adds	r7, #28
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	007a1200 	.word	0x007a1200
 8002cb8:	00f42400 	.word	0x00f42400

08002cbc <memset>:
 8002cbc:	4402      	add	r2, r0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d100      	bne.n	8002cc6 <memset+0xa>
 8002cc4:	4770      	bx	lr
 8002cc6:	f803 1b01 	strb.w	r1, [r3], #1
 8002cca:	e7f9      	b.n	8002cc0 <memset+0x4>

08002ccc <__libc_init_array>:
 8002ccc:	b570      	push	{r4, r5, r6, lr}
 8002cce:	4d0d      	ldr	r5, [pc, #52]	; (8002d04 <__libc_init_array+0x38>)
 8002cd0:	4c0d      	ldr	r4, [pc, #52]	; (8002d08 <__libc_init_array+0x3c>)
 8002cd2:	1b64      	subs	r4, r4, r5
 8002cd4:	10a4      	asrs	r4, r4, #2
 8002cd6:	2600      	movs	r6, #0
 8002cd8:	42a6      	cmp	r6, r4
 8002cda:	d109      	bne.n	8002cf0 <__libc_init_array+0x24>
 8002cdc:	4d0b      	ldr	r5, [pc, #44]	; (8002d0c <__libc_init_array+0x40>)
 8002cde:	4c0c      	ldr	r4, [pc, #48]	; (8002d10 <__libc_init_array+0x44>)
 8002ce0:	f000 f818 	bl	8002d14 <_init>
 8002ce4:	1b64      	subs	r4, r4, r5
 8002ce6:	10a4      	asrs	r4, r4, #2
 8002ce8:	2600      	movs	r6, #0
 8002cea:	42a6      	cmp	r6, r4
 8002cec:	d105      	bne.n	8002cfa <__libc_init_array+0x2e>
 8002cee:	bd70      	pop	{r4, r5, r6, pc}
 8002cf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cf4:	4798      	blx	r3
 8002cf6:	3601      	adds	r6, #1
 8002cf8:	e7ee      	b.n	8002cd8 <__libc_init_array+0xc>
 8002cfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cfe:	4798      	blx	r3
 8002d00:	3601      	adds	r6, #1
 8002d02:	e7f2      	b.n	8002cea <__libc_init_array+0x1e>
 8002d04:	08002d3c 	.word	0x08002d3c
 8002d08:	08002d3c 	.word	0x08002d3c
 8002d0c:	08002d3c 	.word	0x08002d3c
 8002d10:	08002d40 	.word	0x08002d40

08002d14 <_init>:
 8002d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d16:	bf00      	nop
 8002d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d1a:	bc08      	pop	{r3}
 8002d1c:	469e      	mov	lr, r3
 8002d1e:	4770      	bx	lr

08002d20 <_fini>:
 8002d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d22:	bf00      	nop
 8002d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d26:	bc08      	pop	{r3}
 8002d28:	469e      	mov	lr, r3
 8002d2a:	4770      	bx	lr
