// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _DCT_HH_
#define _DCT_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "DCT_2D.h"
#include "read_matrix.h"
#include "write_matrix.h"
#include "DCT_input_buf_2d_0.h"
#include "DCT_2D_DCT_1D_outOgC.h"

namespace ap_rtl {

struct DCT : public sc_module {
    // Port declarations 118
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > input_0_address0;
    sc_out< sc_logic > input_0_ce0;
    sc_in< sc_lv<16> > input_0_q0;
    sc_out< sc_lv<3> > input_0_address1;
    sc_out< sc_logic > input_0_ce1;
    sc_in< sc_lv<16> > input_0_q1;
    sc_out< sc_lv<3> > input_1_address0;
    sc_out< sc_logic > input_1_ce0;
    sc_in< sc_lv<16> > input_1_q0;
    sc_out< sc_lv<3> > input_1_address1;
    sc_out< sc_logic > input_1_ce1;
    sc_in< sc_lv<16> > input_1_q1;
    sc_out< sc_lv<3> > input_2_address0;
    sc_out< sc_logic > input_2_ce0;
    sc_in< sc_lv<16> > input_2_q0;
    sc_out< sc_lv<3> > input_2_address1;
    sc_out< sc_logic > input_2_ce1;
    sc_in< sc_lv<16> > input_2_q1;
    sc_out< sc_lv<3> > input_3_address0;
    sc_out< sc_logic > input_3_ce0;
    sc_in< sc_lv<16> > input_3_q0;
    sc_out< sc_lv<3> > input_3_address1;
    sc_out< sc_logic > input_3_ce1;
    sc_in< sc_lv<16> > input_3_q1;
    sc_out< sc_lv<3> > input_4_address0;
    sc_out< sc_logic > input_4_ce0;
    sc_in< sc_lv<16> > input_4_q0;
    sc_out< sc_lv<3> > input_4_address1;
    sc_out< sc_logic > input_4_ce1;
    sc_in< sc_lv<16> > input_4_q1;
    sc_out< sc_lv<3> > input_5_address0;
    sc_out< sc_logic > input_5_ce0;
    sc_in< sc_lv<16> > input_5_q0;
    sc_out< sc_lv<3> > input_5_address1;
    sc_out< sc_logic > input_5_ce1;
    sc_in< sc_lv<16> > input_5_q1;
    sc_out< sc_lv<3> > input_6_address0;
    sc_out< sc_logic > input_6_ce0;
    sc_in< sc_lv<16> > input_6_q0;
    sc_out< sc_lv<3> > input_6_address1;
    sc_out< sc_logic > input_6_ce1;
    sc_in< sc_lv<16> > input_6_q1;
    sc_out< sc_lv<3> > input_7_address0;
    sc_out< sc_logic > input_7_ce0;
    sc_in< sc_lv<16> > input_7_q0;
    sc_out< sc_lv<3> > input_7_address1;
    sc_out< sc_logic > input_7_ce1;
    sc_in< sc_lv<16> > input_7_q1;
    sc_out< sc_lv<3> > output_0_address0;
    sc_out< sc_logic > output_0_ce0;
    sc_out< sc_logic > output_0_we0;
    sc_out< sc_lv<16> > output_0_d0;
    sc_out< sc_lv<3> > output_0_address1;
    sc_out< sc_logic > output_0_ce1;
    sc_out< sc_logic > output_0_we1;
    sc_out< sc_lv<16> > output_0_d1;
    sc_out< sc_lv<3> > output_1_address0;
    sc_out< sc_logic > output_1_ce0;
    sc_out< sc_logic > output_1_we0;
    sc_out< sc_lv<16> > output_1_d0;
    sc_out< sc_lv<3> > output_1_address1;
    sc_out< sc_logic > output_1_ce1;
    sc_out< sc_logic > output_1_we1;
    sc_out< sc_lv<16> > output_1_d1;
    sc_out< sc_lv<3> > output_2_address0;
    sc_out< sc_logic > output_2_ce0;
    sc_out< sc_logic > output_2_we0;
    sc_out< sc_lv<16> > output_2_d0;
    sc_out< sc_lv<3> > output_2_address1;
    sc_out< sc_logic > output_2_ce1;
    sc_out< sc_logic > output_2_we1;
    sc_out< sc_lv<16> > output_2_d1;
    sc_out< sc_lv<3> > output_3_address0;
    sc_out< sc_logic > output_3_ce0;
    sc_out< sc_logic > output_3_we0;
    sc_out< sc_lv<16> > output_3_d0;
    sc_out< sc_lv<3> > output_3_address1;
    sc_out< sc_logic > output_3_ce1;
    sc_out< sc_logic > output_3_we1;
    sc_out< sc_lv<16> > output_3_d1;
    sc_out< sc_lv<3> > output_4_address0;
    sc_out< sc_logic > output_4_ce0;
    sc_out< sc_logic > output_4_we0;
    sc_out< sc_lv<16> > output_4_d0;
    sc_out< sc_lv<3> > output_4_address1;
    sc_out< sc_logic > output_4_ce1;
    sc_out< sc_logic > output_4_we1;
    sc_out< sc_lv<16> > output_4_d1;
    sc_out< sc_lv<3> > output_5_address0;
    sc_out< sc_logic > output_5_ce0;
    sc_out< sc_logic > output_5_we0;
    sc_out< sc_lv<16> > output_5_d0;
    sc_out< sc_lv<3> > output_5_address1;
    sc_out< sc_logic > output_5_ce1;
    sc_out< sc_logic > output_5_we1;
    sc_out< sc_lv<16> > output_5_d1;
    sc_out< sc_lv<3> > output_6_address0;
    sc_out< sc_logic > output_6_ce0;
    sc_out< sc_logic > output_6_we0;
    sc_out< sc_lv<16> > output_6_d0;
    sc_out< sc_lv<3> > output_6_address1;
    sc_out< sc_logic > output_6_ce1;
    sc_out< sc_logic > output_6_we1;
    sc_out< sc_lv<16> > output_6_d1;
    sc_out< sc_lv<3> > output_7_address0;
    sc_out< sc_logic > output_7_ce0;
    sc_out< sc_logic > output_7_we0;
    sc_out< sc_lv<16> > output_7_d0;
    sc_out< sc_lv<3> > output_7_address1;
    sc_out< sc_logic > output_7_ce1;
    sc_out< sc_logic > output_7_we1;
    sc_out< sc_lv<16> > output_7_d1;


    // Module declarations
    DCT(sc_module_name name);
    SC_HAS_PROCESS(DCT);

    ~DCT();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    DCT_input_buf_2d_0* input_buf_2d_0_U;
    DCT_input_buf_2d_0* input_buf_2d_1_U;
    DCT_input_buf_2d_0* input_buf_2d_2_U;
    DCT_input_buf_2d_0* input_buf_2d_3_U;
    DCT_input_buf_2d_0* input_buf_2d_4_U;
    DCT_input_buf_2d_0* input_buf_2d_5_U;
    DCT_input_buf_2d_0* input_buf_2d_6_U;
    DCT_input_buf_2d_0* input_buf_2d_7_U;
    DCT_2D_DCT_1D_outOgC* output_buf_2d_0_U;
    DCT_2D_DCT_1D_outOgC* output_buf_2d_1_U;
    DCT_2D_DCT_1D_outOgC* output_buf_2d_2_U;
    DCT_2D_DCT_1D_outOgC* output_buf_2d_3_U;
    DCT_2D_DCT_1D_outOgC* output_buf_2d_4_U;
    DCT_2D_DCT_1D_outOgC* output_buf_2d_5_U;
    DCT_2D_DCT_1D_outOgC* output_buf_2d_6_U;
    DCT_2D_DCT_1D_outOgC* output_buf_2d_7_U;
    DCT_2D* grp_DCT_2D_fu_410;
    read_matrix* grp_read_matrix_fu_462;
    write_matrix* grp_write_matrix_fu_490;
    sc_signal< sc_lv<85> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > add_ln110_fu_518_p2;
    sc_signal< sc_lv<3> > add_ln110_reg_590;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<3> > input_buf_2d_0_addr_reg_595;
    sc_signal< sc_lv<3> > input_buf_2d_1_addr_reg_600;
    sc_signal< sc_lv<3> > input_buf_2d_2_addr_reg_605;
    sc_signal< sc_lv<3> > input_buf_2d_3_addr_reg_610;
    sc_signal< sc_lv<3> > input_buf_2d_4_addr_reg_615;
    sc_signal< sc_lv<3> > input_buf_2d_5_addr_reg_620;
    sc_signal< sc_lv<3> > input_buf_2d_6_addr_reg_625;
    sc_signal< sc_lv<3> > input_buf_2d_7_addr_reg_630;
    sc_signal< sc_lv<3> > add_ln110_1_fu_536_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > add_ln111_fu_554_p2;
    sc_signal< sc_lv<3> > add_ln111_reg_646;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > output_buf_2d_0_add_reg_651;
    sc_signal< sc_lv<3> > output_buf_2d_1_add_reg_656;
    sc_signal< sc_lv<3> > output_buf_2d_2_add_reg_661;
    sc_signal< sc_lv<3> > output_buf_2d_3_add_reg_666;
    sc_signal< sc_lv<3> > output_buf_2d_4_add_reg_671;
    sc_signal< sc_lv<3> > output_buf_2d_5_add_reg_676;
    sc_signal< sc_lv<3> > output_buf_2d_6_add_reg_681;
    sc_signal< sc_lv<3> > output_buf_2d_7_add_reg_686;
    sc_signal< sc_lv<3> > add_ln111_1_fu_572_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > input_buf_2d_0_address0;
    sc_signal< sc_logic > input_buf_2d_0_ce0;
    sc_signal< sc_logic > input_buf_2d_0_we0;
    sc_signal< sc_lv<16> > input_buf_2d_0_d0;
    sc_signal< sc_lv<16> > input_buf_2d_0_q0;
    sc_signal< sc_logic > input_buf_2d_0_ce1;
    sc_signal< sc_logic > input_buf_2d_0_we1;
    sc_signal< sc_lv<3> > input_buf_2d_1_address0;
    sc_signal< sc_logic > input_buf_2d_1_ce0;
    sc_signal< sc_logic > input_buf_2d_1_we0;
    sc_signal< sc_lv<16> > input_buf_2d_1_d0;
    sc_signal< sc_lv<16> > input_buf_2d_1_q0;
    sc_signal< sc_logic > input_buf_2d_1_ce1;
    sc_signal< sc_logic > input_buf_2d_1_we1;
    sc_signal< sc_lv<3> > input_buf_2d_2_address0;
    sc_signal< sc_logic > input_buf_2d_2_ce0;
    sc_signal< sc_logic > input_buf_2d_2_we0;
    sc_signal< sc_lv<16> > input_buf_2d_2_d0;
    sc_signal< sc_lv<16> > input_buf_2d_2_q0;
    sc_signal< sc_logic > input_buf_2d_2_ce1;
    sc_signal< sc_logic > input_buf_2d_2_we1;
    sc_signal< sc_lv<3> > input_buf_2d_3_address0;
    sc_signal< sc_logic > input_buf_2d_3_ce0;
    sc_signal< sc_logic > input_buf_2d_3_we0;
    sc_signal< sc_lv<16> > input_buf_2d_3_d0;
    sc_signal< sc_lv<16> > input_buf_2d_3_q0;
    sc_signal< sc_logic > input_buf_2d_3_ce1;
    sc_signal< sc_logic > input_buf_2d_3_we1;
    sc_signal< sc_lv<3> > input_buf_2d_4_address0;
    sc_signal< sc_logic > input_buf_2d_4_ce0;
    sc_signal< sc_logic > input_buf_2d_4_we0;
    sc_signal< sc_lv<16> > input_buf_2d_4_d0;
    sc_signal< sc_lv<16> > input_buf_2d_4_q0;
    sc_signal< sc_logic > input_buf_2d_4_ce1;
    sc_signal< sc_logic > input_buf_2d_4_we1;
    sc_signal< sc_lv<3> > input_buf_2d_5_address0;
    sc_signal< sc_logic > input_buf_2d_5_ce0;
    sc_signal< sc_logic > input_buf_2d_5_we0;
    sc_signal< sc_lv<16> > input_buf_2d_5_d0;
    sc_signal< sc_lv<16> > input_buf_2d_5_q0;
    sc_signal< sc_logic > input_buf_2d_5_ce1;
    sc_signal< sc_logic > input_buf_2d_5_we1;
    sc_signal< sc_lv<3> > input_buf_2d_6_address0;
    sc_signal< sc_logic > input_buf_2d_6_ce0;
    sc_signal< sc_logic > input_buf_2d_6_we0;
    sc_signal< sc_lv<16> > input_buf_2d_6_d0;
    sc_signal< sc_lv<16> > input_buf_2d_6_q0;
    sc_signal< sc_logic > input_buf_2d_6_ce1;
    sc_signal< sc_logic > input_buf_2d_6_we1;
    sc_signal< sc_lv<3> > input_buf_2d_7_address0;
    sc_signal< sc_logic > input_buf_2d_7_ce0;
    sc_signal< sc_logic > input_buf_2d_7_we0;
    sc_signal< sc_lv<16> > input_buf_2d_7_d0;
    sc_signal< sc_lv<16> > input_buf_2d_7_q0;
    sc_signal< sc_logic > input_buf_2d_7_ce1;
    sc_signal< sc_logic > input_buf_2d_7_we1;
    sc_signal< sc_lv<3> > output_buf_2d_0_address0;
    sc_signal< sc_logic > output_buf_2d_0_ce0;
    sc_signal< sc_logic > output_buf_2d_0_we0;
    sc_signal< sc_lv<16> > output_buf_2d_0_d0;
    sc_signal< sc_lv<16> > output_buf_2d_0_q0;
    sc_signal< sc_lv<3> > output_buf_2d_0_address1;
    sc_signal< sc_logic > output_buf_2d_0_ce1;
    sc_signal< sc_logic > output_buf_2d_0_we1;
    sc_signal< sc_lv<16> > output_buf_2d_0_q1;
    sc_signal< sc_lv<3> > output_buf_2d_1_address0;
    sc_signal< sc_logic > output_buf_2d_1_ce0;
    sc_signal< sc_logic > output_buf_2d_1_we0;
    sc_signal< sc_lv<16> > output_buf_2d_1_d0;
    sc_signal< sc_lv<16> > output_buf_2d_1_q0;
    sc_signal< sc_lv<3> > output_buf_2d_1_address1;
    sc_signal< sc_logic > output_buf_2d_1_ce1;
    sc_signal< sc_logic > output_buf_2d_1_we1;
    sc_signal< sc_lv<16> > output_buf_2d_1_q1;
    sc_signal< sc_lv<3> > output_buf_2d_2_address0;
    sc_signal< sc_logic > output_buf_2d_2_ce0;
    sc_signal< sc_logic > output_buf_2d_2_we0;
    sc_signal< sc_lv<16> > output_buf_2d_2_d0;
    sc_signal< sc_lv<16> > output_buf_2d_2_q0;
    sc_signal< sc_lv<3> > output_buf_2d_2_address1;
    sc_signal< sc_logic > output_buf_2d_2_ce1;
    sc_signal< sc_logic > output_buf_2d_2_we1;
    sc_signal< sc_lv<16> > output_buf_2d_2_q1;
    sc_signal< sc_lv<3> > output_buf_2d_3_address0;
    sc_signal< sc_logic > output_buf_2d_3_ce0;
    sc_signal< sc_logic > output_buf_2d_3_we0;
    sc_signal< sc_lv<16> > output_buf_2d_3_d0;
    sc_signal< sc_lv<16> > output_buf_2d_3_q0;
    sc_signal< sc_lv<3> > output_buf_2d_3_address1;
    sc_signal< sc_logic > output_buf_2d_3_ce1;
    sc_signal< sc_logic > output_buf_2d_3_we1;
    sc_signal< sc_lv<16> > output_buf_2d_3_q1;
    sc_signal< sc_lv<3> > output_buf_2d_4_address0;
    sc_signal< sc_logic > output_buf_2d_4_ce0;
    sc_signal< sc_logic > output_buf_2d_4_we0;
    sc_signal< sc_lv<16> > output_buf_2d_4_d0;
    sc_signal< sc_lv<16> > output_buf_2d_4_q0;
    sc_signal< sc_lv<3> > output_buf_2d_4_address1;
    sc_signal< sc_logic > output_buf_2d_4_ce1;
    sc_signal< sc_logic > output_buf_2d_4_we1;
    sc_signal< sc_lv<16> > output_buf_2d_4_q1;
    sc_signal< sc_lv<3> > output_buf_2d_5_address0;
    sc_signal< sc_logic > output_buf_2d_5_ce0;
    sc_signal< sc_logic > output_buf_2d_5_we0;
    sc_signal< sc_lv<16> > output_buf_2d_5_d0;
    sc_signal< sc_lv<16> > output_buf_2d_5_q0;
    sc_signal< sc_lv<3> > output_buf_2d_5_address1;
    sc_signal< sc_logic > output_buf_2d_5_ce1;
    sc_signal< sc_logic > output_buf_2d_5_we1;
    sc_signal< sc_lv<16> > output_buf_2d_5_q1;
    sc_signal< sc_lv<3> > output_buf_2d_6_address0;
    sc_signal< sc_logic > output_buf_2d_6_ce0;
    sc_signal< sc_logic > output_buf_2d_6_we0;
    sc_signal< sc_lv<16> > output_buf_2d_6_d0;
    sc_signal< sc_lv<16> > output_buf_2d_6_q0;
    sc_signal< sc_lv<3> > output_buf_2d_6_address1;
    sc_signal< sc_logic > output_buf_2d_6_ce1;
    sc_signal< sc_logic > output_buf_2d_6_we1;
    sc_signal< sc_lv<16> > output_buf_2d_6_q1;
    sc_signal< sc_lv<3> > output_buf_2d_7_address0;
    sc_signal< sc_logic > output_buf_2d_7_ce0;
    sc_signal< sc_logic > output_buf_2d_7_we0;
    sc_signal< sc_lv<16> > output_buf_2d_7_d0;
    sc_signal< sc_lv<16> > output_buf_2d_7_q0;
    sc_signal< sc_lv<3> > output_buf_2d_7_address1;
    sc_signal< sc_logic > output_buf_2d_7_ce1;
    sc_signal< sc_logic > output_buf_2d_7_we1;
    sc_signal< sc_lv<16> > output_buf_2d_7_q1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_ap_start;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_ap_done;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_ap_idle;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_ap_ready;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_input_0_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_input_0_ce0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_input_1_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_input_1_ce0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_input_2_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_input_2_ce0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_input_3_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_input_3_ce0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_input_4_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_input_4_ce0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_input_5_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_input_5_ce0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_input_6_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_input_6_ce0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_input_7_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_input_7_ce0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_0_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_0_ce0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_0_we0;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_0_d0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_0_address1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_0_ce1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_0_we1;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_0_d1;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_1_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_1_ce0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_1_we0;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_1_d0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_1_address1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_1_ce1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_1_we1;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_1_d1;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_2_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_2_ce0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_2_we0;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_2_d0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_2_address1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_2_ce1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_2_we1;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_2_d1;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_3_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_3_ce0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_3_we0;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_3_d0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_3_address1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_3_ce1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_3_we1;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_3_d1;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_4_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_4_ce0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_4_we0;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_4_d0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_4_address1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_4_ce1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_4_we1;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_4_d1;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_5_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_5_ce0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_5_we0;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_5_d0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_5_address1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_5_ce1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_5_we1;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_5_d1;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_6_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_6_ce0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_6_we0;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_6_d0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_6_address1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_6_ce1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_6_we1;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_6_d1;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_7_address0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_7_ce0;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_7_we0;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_7_d0;
    sc_signal< sc_lv<3> > grp_DCT_2D_fu_410_output_7_address1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_7_ce1;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_output_7_we1;
    sc_signal< sc_lv<16> > grp_DCT_2D_fu_410_output_7_d1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_ap_start;
    sc_signal< sc_logic > grp_read_matrix_fu_462_ap_done;
    sc_signal< sc_logic > grp_read_matrix_fu_462_ap_idle;
    sc_signal< sc_logic > grp_read_matrix_fu_462_ap_ready;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_0_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_0_ce0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_0_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_0_ce1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_1_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_1_ce0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_1_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_1_ce1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_2_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_2_ce0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_2_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_2_ce1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_3_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_3_ce0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_3_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_3_ce1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_4_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_4_ce0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_4_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_4_ce1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_5_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_5_ce0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_5_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_5_ce1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_6_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_6_ce0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_6_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_6_ce1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_7_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_7_ce0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_input_7_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_input_7_ce1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_0_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_0_ce0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_0_we0;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_0_d0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_0_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_0_ce1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_0_we1;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_0_d1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_1_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_1_ce0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_1_we0;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_1_d0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_1_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_1_ce1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_1_we1;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_1_d1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_2_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_2_ce0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_2_we0;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_2_d0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_2_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_2_ce1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_2_we1;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_2_d1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_3_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_3_ce0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_3_we0;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_3_d0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_3_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_3_ce1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_3_we1;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_3_d1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_4_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_4_ce0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_4_we0;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_4_d0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_4_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_4_ce1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_4_we1;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_4_d1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_5_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_5_ce0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_5_we0;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_5_d0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_5_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_5_ce1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_5_we1;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_5_d1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_6_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_6_ce0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_6_we0;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_6_d0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_6_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_6_ce1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_6_we1;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_6_d1;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_7_address0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_7_ce0;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_7_we0;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_7_d0;
    sc_signal< sc_lv<3> > grp_read_matrix_fu_462_output_7_address1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_7_ce1;
    sc_signal< sc_logic > grp_read_matrix_fu_462_output_7_we1;
    sc_signal< sc_lv<16> > grp_read_matrix_fu_462_output_7_d1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_ap_start;
    sc_signal< sc_logic > grp_write_matrix_fu_490_ap_done;
    sc_signal< sc_logic > grp_write_matrix_fu_490_ap_idle;
    sc_signal< sc_logic > grp_write_matrix_fu_490_ap_ready;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_0_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_0_ce0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_0_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_0_ce1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_1_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_1_ce0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_1_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_1_ce1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_2_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_2_ce0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_2_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_2_ce1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_3_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_3_ce0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_3_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_3_ce1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_4_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_4_ce0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_4_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_4_ce1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_5_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_5_ce0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_5_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_5_ce1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_6_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_6_ce0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_6_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_6_ce1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_7_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_7_ce0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_input_7_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_input_7_ce1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_0_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_0_ce0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_0_we0;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_0_d0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_0_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_0_ce1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_0_we1;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_0_d1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_1_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_1_ce0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_1_we0;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_1_d0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_1_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_1_ce1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_1_we1;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_1_d1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_2_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_2_ce0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_2_we0;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_2_d0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_2_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_2_ce1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_2_we1;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_2_d1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_3_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_3_ce0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_3_we0;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_3_d0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_3_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_3_ce1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_3_we1;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_3_d1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_4_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_4_ce0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_4_we0;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_4_d0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_4_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_4_ce1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_4_we1;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_4_d1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_5_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_5_ce0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_5_we0;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_5_d0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_5_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_5_ce1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_5_we1;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_5_d1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_6_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_6_ce0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_6_we0;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_6_d0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_6_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_6_ce1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_6_we1;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_6_d1;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_7_address0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_7_ce0;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_7_we0;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_7_d0;
    sc_signal< sc_lv<3> > grp_write_matrix_fu_490_output_7_address1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_7_ce1;
    sc_signal< sc_logic > grp_write_matrix_fu_490_output_7_we1;
    sc_signal< sc_lv<16> > grp_write_matrix_fu_490_output_7_d1;
    sc_signal< sc_lv<3> > phi_ln110_reg_364;
    sc_signal< sc_lv<1> > icmp_ln110_fu_542_p2;
    sc_signal< sc_lv<1> > icmp_ln110_1_fu_548_p2;
    sc_signal< sc_lv<3> > ap_phi_mux_phi_ln110_1_phi_fu_380_p4;
    sc_signal< sc_lv<3> > phi_ln110_1_reg_376;
    sc_signal< sc_lv<3> > phi_ln111_reg_387;
    sc_signal< sc_lv<1> > icmp_ln111_fu_578_p2;
    sc_signal< sc_lv<1> > icmp_ln111_1_fu_584_p2;
    sc_signal< sc_lv<3> > ap_phi_mux_phi_ln111_1_phi_fu_403_p4;
    sc_signal< sc_lv<3> > phi_ln111_1_reg_399;
    sc_signal< sc_logic > grp_DCT_2D_fu_410_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<85> > ap_NS_fsm;
    sc_signal< sc_logic > ap_NS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_logic > ap_CS_fsm_state79;
    sc_signal< sc_logic > ap_CS_fsm_state80;
    sc_signal< sc_logic > grp_read_matrix_fu_462_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_NS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > grp_write_matrix_fu_490_ap_start_reg;
    sc_signal< sc_logic > ap_NS_fsm_state81;
    sc_signal< sc_logic > ap_CS_fsm_state81;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_logic > ap_CS_fsm_state84;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_lv<64> > zext_ln110_fu_524_p1;
    sc_signal< sc_lv<64> > zext_ln111_fu_560_p1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<85> ap_ST_fsm_state1;
    static const sc_lv<85> ap_ST_fsm_state2;
    static const sc_lv<85> ap_ST_fsm_state3;
    static const sc_lv<85> ap_ST_fsm_state4;
    static const sc_lv<85> ap_ST_fsm_state5;
    static const sc_lv<85> ap_ST_fsm_state6;
    static const sc_lv<85> ap_ST_fsm_state7;
    static const sc_lv<85> ap_ST_fsm_state8;
    static const sc_lv<85> ap_ST_fsm_state9;
    static const sc_lv<85> ap_ST_fsm_state10;
    static const sc_lv<85> ap_ST_fsm_state11;
    static const sc_lv<85> ap_ST_fsm_state12;
    static const sc_lv<85> ap_ST_fsm_state13;
    static const sc_lv<85> ap_ST_fsm_state14;
    static const sc_lv<85> ap_ST_fsm_state15;
    static const sc_lv<85> ap_ST_fsm_state16;
    static const sc_lv<85> ap_ST_fsm_state17;
    static const sc_lv<85> ap_ST_fsm_state18;
    static const sc_lv<85> ap_ST_fsm_state19;
    static const sc_lv<85> ap_ST_fsm_state20;
    static const sc_lv<85> ap_ST_fsm_state21;
    static const sc_lv<85> ap_ST_fsm_state22;
    static const sc_lv<85> ap_ST_fsm_state23;
    static const sc_lv<85> ap_ST_fsm_state24;
    static const sc_lv<85> ap_ST_fsm_state25;
    static const sc_lv<85> ap_ST_fsm_state26;
    static const sc_lv<85> ap_ST_fsm_state27;
    static const sc_lv<85> ap_ST_fsm_state28;
    static const sc_lv<85> ap_ST_fsm_state29;
    static const sc_lv<85> ap_ST_fsm_state30;
    static const sc_lv<85> ap_ST_fsm_state31;
    static const sc_lv<85> ap_ST_fsm_state32;
    static const sc_lv<85> ap_ST_fsm_state33;
    static const sc_lv<85> ap_ST_fsm_state34;
    static const sc_lv<85> ap_ST_fsm_state35;
    static const sc_lv<85> ap_ST_fsm_state36;
    static const sc_lv<85> ap_ST_fsm_state37;
    static const sc_lv<85> ap_ST_fsm_state38;
    static const sc_lv<85> ap_ST_fsm_state39;
    static const sc_lv<85> ap_ST_fsm_state40;
    static const sc_lv<85> ap_ST_fsm_state41;
    static const sc_lv<85> ap_ST_fsm_state42;
    static const sc_lv<85> ap_ST_fsm_state43;
    static const sc_lv<85> ap_ST_fsm_state44;
    static const sc_lv<85> ap_ST_fsm_state45;
    static const sc_lv<85> ap_ST_fsm_state46;
    static const sc_lv<85> ap_ST_fsm_state47;
    static const sc_lv<85> ap_ST_fsm_state48;
    static const sc_lv<85> ap_ST_fsm_state49;
    static const sc_lv<85> ap_ST_fsm_state50;
    static const sc_lv<85> ap_ST_fsm_state51;
    static const sc_lv<85> ap_ST_fsm_state52;
    static const sc_lv<85> ap_ST_fsm_state53;
    static const sc_lv<85> ap_ST_fsm_state54;
    static const sc_lv<85> ap_ST_fsm_state55;
    static const sc_lv<85> ap_ST_fsm_state56;
    static const sc_lv<85> ap_ST_fsm_state57;
    static const sc_lv<85> ap_ST_fsm_state58;
    static const sc_lv<85> ap_ST_fsm_state59;
    static const sc_lv<85> ap_ST_fsm_state60;
    static const sc_lv<85> ap_ST_fsm_state61;
    static const sc_lv<85> ap_ST_fsm_state62;
    static const sc_lv<85> ap_ST_fsm_state63;
    static const sc_lv<85> ap_ST_fsm_state64;
    static const sc_lv<85> ap_ST_fsm_state65;
    static const sc_lv<85> ap_ST_fsm_state66;
    static const sc_lv<85> ap_ST_fsm_state67;
    static const sc_lv<85> ap_ST_fsm_state68;
    static const sc_lv<85> ap_ST_fsm_state69;
    static const sc_lv<85> ap_ST_fsm_state70;
    static const sc_lv<85> ap_ST_fsm_state71;
    static const sc_lv<85> ap_ST_fsm_state72;
    static const sc_lv<85> ap_ST_fsm_state73;
    static const sc_lv<85> ap_ST_fsm_state74;
    static const sc_lv<85> ap_ST_fsm_state75;
    static const sc_lv<85> ap_ST_fsm_state76;
    static const sc_lv<85> ap_ST_fsm_state77;
    static const sc_lv<85> ap_ST_fsm_state78;
    static const sc_lv<85> ap_ST_fsm_state79;
    static const sc_lv<85> ap_ST_fsm_state80;
    static const sc_lv<85> ap_ST_fsm_state81;
    static const sc_lv<85> ap_ST_fsm_state82;
    static const sc_lv<85> ap_ST_fsm_state83;
    static const sc_lv<85> ap_ST_fsm_state84;
    static const sc_lv<85> ap_ST_fsm_state85;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_7;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln110_1_fu_536_p2();
    void thread_add_ln110_fu_518_p2();
    void thread_add_ln111_1_fu_572_p2();
    void thread_add_ln111_fu_554_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state79();
    void thread_ap_CS_fsm_state80();
    void thread_ap_CS_fsm_state81();
    void thread_ap_CS_fsm_state82();
    void thread_ap_CS_fsm_state83();
    void thread_ap_CS_fsm_state84();
    void thread_ap_CS_fsm_state85();
    void thread_ap_NS_fsm_state24();
    void thread_ap_NS_fsm_state29();
    void thread_ap_NS_fsm_state81();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_phi_ln110_1_phi_fu_380_p4();
    void thread_ap_phi_mux_phi_ln111_1_phi_fu_403_p4();
    void thread_ap_ready();
    void thread_grp_DCT_2D_fu_410_ap_start();
    void thread_grp_read_matrix_fu_462_ap_start();
    void thread_grp_write_matrix_fu_490_ap_start();
    void thread_icmp_ln110_1_fu_548_p2();
    void thread_icmp_ln110_fu_542_p2();
    void thread_icmp_ln111_1_fu_584_p2();
    void thread_icmp_ln111_fu_578_p2();
    void thread_input_0_address0();
    void thread_input_0_address1();
    void thread_input_0_ce0();
    void thread_input_0_ce1();
    void thread_input_1_address0();
    void thread_input_1_address1();
    void thread_input_1_ce0();
    void thread_input_1_ce1();
    void thread_input_2_address0();
    void thread_input_2_address1();
    void thread_input_2_ce0();
    void thread_input_2_ce1();
    void thread_input_3_address0();
    void thread_input_3_address1();
    void thread_input_3_ce0();
    void thread_input_3_ce1();
    void thread_input_4_address0();
    void thread_input_4_address1();
    void thread_input_4_ce0();
    void thread_input_4_ce1();
    void thread_input_5_address0();
    void thread_input_5_address1();
    void thread_input_5_ce0();
    void thread_input_5_ce1();
    void thread_input_6_address0();
    void thread_input_6_address1();
    void thread_input_6_ce0();
    void thread_input_6_ce1();
    void thread_input_7_address0();
    void thread_input_7_address1();
    void thread_input_7_ce0();
    void thread_input_7_ce1();
    void thread_input_buf_2d_0_address0();
    void thread_input_buf_2d_0_ce0();
    void thread_input_buf_2d_0_ce1();
    void thread_input_buf_2d_0_d0();
    void thread_input_buf_2d_0_we0();
    void thread_input_buf_2d_0_we1();
    void thread_input_buf_2d_1_address0();
    void thread_input_buf_2d_1_ce0();
    void thread_input_buf_2d_1_ce1();
    void thread_input_buf_2d_1_d0();
    void thread_input_buf_2d_1_we0();
    void thread_input_buf_2d_1_we1();
    void thread_input_buf_2d_2_address0();
    void thread_input_buf_2d_2_ce0();
    void thread_input_buf_2d_2_ce1();
    void thread_input_buf_2d_2_d0();
    void thread_input_buf_2d_2_we0();
    void thread_input_buf_2d_2_we1();
    void thread_input_buf_2d_3_address0();
    void thread_input_buf_2d_3_ce0();
    void thread_input_buf_2d_3_ce1();
    void thread_input_buf_2d_3_d0();
    void thread_input_buf_2d_3_we0();
    void thread_input_buf_2d_3_we1();
    void thread_input_buf_2d_4_address0();
    void thread_input_buf_2d_4_ce0();
    void thread_input_buf_2d_4_ce1();
    void thread_input_buf_2d_4_d0();
    void thread_input_buf_2d_4_we0();
    void thread_input_buf_2d_4_we1();
    void thread_input_buf_2d_5_address0();
    void thread_input_buf_2d_5_ce0();
    void thread_input_buf_2d_5_ce1();
    void thread_input_buf_2d_5_d0();
    void thread_input_buf_2d_5_we0();
    void thread_input_buf_2d_5_we1();
    void thread_input_buf_2d_6_address0();
    void thread_input_buf_2d_6_ce0();
    void thread_input_buf_2d_6_ce1();
    void thread_input_buf_2d_6_d0();
    void thread_input_buf_2d_6_we0();
    void thread_input_buf_2d_6_we1();
    void thread_input_buf_2d_7_address0();
    void thread_input_buf_2d_7_ce0();
    void thread_input_buf_2d_7_ce1();
    void thread_input_buf_2d_7_d0();
    void thread_input_buf_2d_7_we0();
    void thread_input_buf_2d_7_we1();
    void thread_output_0_address0();
    void thread_output_0_address1();
    void thread_output_0_ce0();
    void thread_output_0_ce1();
    void thread_output_0_d0();
    void thread_output_0_d1();
    void thread_output_0_we0();
    void thread_output_0_we1();
    void thread_output_1_address0();
    void thread_output_1_address1();
    void thread_output_1_ce0();
    void thread_output_1_ce1();
    void thread_output_1_d0();
    void thread_output_1_d1();
    void thread_output_1_we0();
    void thread_output_1_we1();
    void thread_output_2_address0();
    void thread_output_2_address1();
    void thread_output_2_ce0();
    void thread_output_2_ce1();
    void thread_output_2_d0();
    void thread_output_2_d1();
    void thread_output_2_we0();
    void thread_output_2_we1();
    void thread_output_3_address0();
    void thread_output_3_address1();
    void thread_output_3_ce0();
    void thread_output_3_ce1();
    void thread_output_3_d0();
    void thread_output_3_d1();
    void thread_output_3_we0();
    void thread_output_3_we1();
    void thread_output_4_address0();
    void thread_output_4_address1();
    void thread_output_4_ce0();
    void thread_output_4_ce1();
    void thread_output_4_d0();
    void thread_output_4_d1();
    void thread_output_4_we0();
    void thread_output_4_we1();
    void thread_output_5_address0();
    void thread_output_5_address1();
    void thread_output_5_ce0();
    void thread_output_5_ce1();
    void thread_output_5_d0();
    void thread_output_5_d1();
    void thread_output_5_we0();
    void thread_output_5_we1();
    void thread_output_6_address0();
    void thread_output_6_address1();
    void thread_output_6_ce0();
    void thread_output_6_ce1();
    void thread_output_6_d0();
    void thread_output_6_d1();
    void thread_output_6_we0();
    void thread_output_6_we1();
    void thread_output_7_address0();
    void thread_output_7_address1();
    void thread_output_7_ce0();
    void thread_output_7_ce1();
    void thread_output_7_d0();
    void thread_output_7_d1();
    void thread_output_7_we0();
    void thread_output_7_we1();
    void thread_output_buf_2d_0_address0();
    void thread_output_buf_2d_0_address1();
    void thread_output_buf_2d_0_ce0();
    void thread_output_buf_2d_0_ce1();
    void thread_output_buf_2d_0_d0();
    void thread_output_buf_2d_0_we0();
    void thread_output_buf_2d_0_we1();
    void thread_output_buf_2d_1_address0();
    void thread_output_buf_2d_1_address1();
    void thread_output_buf_2d_1_ce0();
    void thread_output_buf_2d_1_ce1();
    void thread_output_buf_2d_1_d0();
    void thread_output_buf_2d_1_we0();
    void thread_output_buf_2d_1_we1();
    void thread_output_buf_2d_2_address0();
    void thread_output_buf_2d_2_address1();
    void thread_output_buf_2d_2_ce0();
    void thread_output_buf_2d_2_ce1();
    void thread_output_buf_2d_2_d0();
    void thread_output_buf_2d_2_we0();
    void thread_output_buf_2d_2_we1();
    void thread_output_buf_2d_3_address0();
    void thread_output_buf_2d_3_address1();
    void thread_output_buf_2d_3_ce0();
    void thread_output_buf_2d_3_ce1();
    void thread_output_buf_2d_3_d0();
    void thread_output_buf_2d_3_we0();
    void thread_output_buf_2d_3_we1();
    void thread_output_buf_2d_4_address0();
    void thread_output_buf_2d_4_address1();
    void thread_output_buf_2d_4_ce0();
    void thread_output_buf_2d_4_ce1();
    void thread_output_buf_2d_4_d0();
    void thread_output_buf_2d_4_we0();
    void thread_output_buf_2d_4_we1();
    void thread_output_buf_2d_5_address0();
    void thread_output_buf_2d_5_address1();
    void thread_output_buf_2d_5_ce0();
    void thread_output_buf_2d_5_ce1();
    void thread_output_buf_2d_5_d0();
    void thread_output_buf_2d_5_we0();
    void thread_output_buf_2d_5_we1();
    void thread_output_buf_2d_6_address0();
    void thread_output_buf_2d_6_address1();
    void thread_output_buf_2d_6_ce0();
    void thread_output_buf_2d_6_ce1();
    void thread_output_buf_2d_6_d0();
    void thread_output_buf_2d_6_we0();
    void thread_output_buf_2d_6_we1();
    void thread_output_buf_2d_7_address0();
    void thread_output_buf_2d_7_address1();
    void thread_output_buf_2d_7_ce0();
    void thread_output_buf_2d_7_ce1();
    void thread_output_buf_2d_7_d0();
    void thread_output_buf_2d_7_we0();
    void thread_output_buf_2d_7_we1();
    void thread_zext_ln110_fu_524_p1();
    void thread_zext_ln111_fu_560_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
