Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06da8b95d90b43f49b8005c753820d43 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testbench_time_synth.sdf", for root module "testbench/Pipeline0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testbench_time_synth.sdf", for root module "testbench/Pipeline0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.EX
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PHT
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.ROM_8__rom
Compiling module xil_defaultlib.ROM_8__dist_mem_gen_v8_0_13_synt...
Compiling module xil_defaultlib.ROM_8__dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.ROM_8
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.adder4
Compiling module xil_defaultlib.Instr_Fetch
Compiling module xil_defaultlib.RAM32__bindec
Compiling module xil_defaultlib.RAM32__blk_mem_gen_mux
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0101010101...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110100...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_01=256'b0100000001...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_prim_width__p...
Compiling module xil_defaultlib.RAM32__blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.RAM32__blk_mem_gen_top
Compiling module xil_defaultlib.RAM32__blk_mem_gen_v8_4_4_synth
Compiling module xil_defaultlib.RAM32__blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.RAM32
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.de_ex
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.fet_dec
Compiling module xil_defaultlib.ins_val
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.mem_wb
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Pipeline
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_time_synth
