<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p207" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_207{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_207{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_207{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_207{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t5_207{left:527px;bottom:998px;letter-spacing:-0.12px;}
#t6_207{left:527px;bottom:976px;letter-spacing:-0.11px;}
#t7_207{left:527px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t8_207{left:527px;bottom:943px;letter-spacing:-0.11px;}
#t9_207{left:82px;bottom:918px;letter-spacing:-0.16px;}
#ta_207{left:139px;bottom:918px;letter-spacing:-0.16px;}
#tb_207{left:190px;bottom:918px;letter-spacing:-0.14px;}
#tc_207{left:434px;bottom:918px;letter-spacing:-0.14px;}
#td_207{left:527px;bottom:918px;letter-spacing:-0.11px;word-spacing:-0.85px;}
#te_207{left:527px;bottom:901px;letter-spacing:-0.12px;}
#tf_207{left:527px;bottom:885px;letter-spacing:-0.11px;}
#tg_207{left:190px;bottom:860px;letter-spacing:-0.14px;}
#th_207{left:527px;bottom:860px;letter-spacing:-0.12px;}
#ti_207{left:527px;bottom:839px;letter-spacing:-0.11px;}
#tj_207{left:527px;bottom:822px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tk_207{left:527px;bottom:805px;letter-spacing:-0.11px;}
#tl_207{left:83px;bottom:781px;letter-spacing:-0.16px;}
#tm_207{left:139px;bottom:781px;letter-spacing:-0.17px;}
#tn_207{left:190px;bottom:781px;letter-spacing:-0.15px;}
#to_207{left:434px;bottom:781px;letter-spacing:-0.13px;}
#tp_207{left:527px;bottom:781px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#tq_207{left:527px;bottom:764px;letter-spacing:-0.12px;}
#tr_207{left:527px;bottom:747px;letter-spacing:-0.11px;}
#ts_207{left:190px;bottom:723px;letter-spacing:-0.13px;}
#tt_207{left:527px;bottom:723px;letter-spacing:-0.12px;}
#tu_207{left:527px;bottom:701px;letter-spacing:-0.11px;}
#tv_207{left:527px;bottom:684px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tw_207{left:527px;bottom:668px;letter-spacing:-0.11px;}
#tx_207{left:82px;bottom:643px;letter-spacing:-0.14px;}
#ty_207{left:139px;bottom:643px;letter-spacing:-0.17px;}
#tz_207{left:190px;bottom:643px;letter-spacing:-0.15px;}
#t10_207{left:434px;bottom:643px;letter-spacing:-0.13px;}
#t11_207{left:527px;bottom:643px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#t12_207{left:527px;bottom:626px;letter-spacing:-0.12px;}
#t13_207{left:527px;bottom:609px;letter-spacing:-0.11px;}
#t14_207{left:190px;bottom:585px;letter-spacing:-0.13px;}
#t15_207{left:527px;bottom:585px;letter-spacing:-0.12px;}
#t16_207{left:527px;bottom:564px;letter-spacing:-0.11px;}
#t17_207{left:527px;bottom:547px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t18_207{left:527px;bottom:530px;letter-spacing:-0.11px;}
#t19_207{left:83px;bottom:506px;letter-spacing:-0.16px;}
#t1a_207{left:139px;bottom:506px;letter-spacing:-0.17px;}
#t1b_207{left:190px;bottom:506px;letter-spacing:-0.15px;}
#t1c_207{left:434px;bottom:506px;letter-spacing:-0.13px;}
#t1d_207{left:527px;bottom:506px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#t1e_207{left:527px;bottom:489px;letter-spacing:-0.12px;}
#t1f_207{left:527px;bottom:472px;letter-spacing:-0.11px;}
#t1g_207{left:190px;bottom:448px;letter-spacing:-0.13px;}
#t1h_207{left:527px;bottom:448px;letter-spacing:-0.12px;}
#t1i_207{left:527px;bottom:426px;letter-spacing:-0.11px;}
#t1j_207{left:527px;bottom:409px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1k_207{left:527px;bottom:393px;letter-spacing:-0.11px;}
#t1l_207{left:82px;bottom:368px;letter-spacing:-0.16px;}
#t1m_207{left:139px;bottom:368px;letter-spacing:-0.16px;}
#t1n_207{left:190px;bottom:368px;letter-spacing:-0.14px;}
#t1o_207{left:434px;bottom:368px;letter-spacing:-0.14px;}
#t1p_207{left:527px;bottom:368px;letter-spacing:-0.11px;}
#t1q_207{left:709px;bottom:367px;}
#t1r_207{left:713px;bottom:368px;letter-spacing:-0.13px;}
#t1s_207{left:82px;bottom:344px;letter-spacing:-0.16px;}
#t1t_207{left:139px;bottom:344px;letter-spacing:-0.16px;}
#t1u_207{left:190px;bottom:344px;letter-spacing:-0.14px;}
#t1v_207{left:434px;bottom:344px;letter-spacing:-0.13px;}
#t1w_207{left:527px;bottom:344px;letter-spacing:-0.12px;}
#t1x_207{left:527px;bottom:327px;letter-spacing:-0.12px;}
#t1y_207{left:82px;bottom:302px;letter-spacing:-0.17px;}
#t1z_207{left:139px;bottom:302px;letter-spacing:-0.16px;}
#t20_207{left:190px;bottom:302px;letter-spacing:-0.15px;}
#t21_207{left:434px;bottom:302px;letter-spacing:-0.13px;}
#t22_207{left:527px;bottom:302px;letter-spacing:-0.12px;}
#t23_207{left:82px;bottom:278px;letter-spacing:-0.16px;}
#t24_207{left:139px;bottom:278px;letter-spacing:-0.16px;}
#t25_207{left:190px;bottom:278px;letter-spacing:-0.14px;}
#t26_207{left:434px;bottom:278px;letter-spacing:-0.13px;}
#t27_207{left:527px;bottom:278px;letter-spacing:-0.11px;}
#t28_207{left:709px;bottom:277px;}
#t29_207{left:713px;bottom:278px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2a_207{left:82px;bottom:254px;letter-spacing:-0.16px;}
#t2b_207{left:139px;bottom:254px;letter-spacing:-0.16px;}
#t2c_207{left:190px;bottom:254px;letter-spacing:-0.14px;}
#t2d_207{left:434px;bottom:254px;letter-spacing:-0.14px;}
#t2e_207{left:527px;bottom:254px;letter-spacing:-0.11px;}
#t2f_207{left:709px;bottom:253px;}
#t2g_207{left:713px;bottom:254px;letter-spacing:-0.13px;}
#t2h_207{left:82px;bottom:229px;letter-spacing:-0.16px;}
#t2i_207{left:139px;bottom:229px;letter-spacing:-0.16px;}
#t2j_207{left:190px;bottom:229px;letter-spacing:-0.14px;}
#t2k_207{left:434px;bottom:229px;letter-spacing:-0.13px;}
#t2l_207{left:527px;bottom:229px;letter-spacing:-0.12px;}
#t2m_207{left:527px;bottom:212px;letter-spacing:-0.12px;}
#t2n_207{left:82px;bottom:188px;letter-spacing:-0.17px;}
#t2o_207{left:139px;bottom:188px;letter-spacing:-0.16px;}
#t2p_207{left:190px;bottom:188px;letter-spacing:-0.15px;}
#t2q_207{left:434px;bottom:188px;letter-spacing:-0.13px;}
#t2r_207{left:527px;bottom:188px;letter-spacing:-0.12px;}
#t2s_207{left:82px;bottom:163px;letter-spacing:-0.16px;}
#t2t_207{left:139px;bottom:163px;letter-spacing:-0.16px;}
#t2u_207{left:190px;bottom:163px;letter-spacing:-0.14px;}
#t2v_207{left:434px;bottom:163px;letter-spacing:-0.13px;}
#t2w_207{left:527px;bottom:163px;letter-spacing:-0.11px;}
#t2x_207{left:709px;bottom:163px;}
#t2y_207{left:713px;bottom:163px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2z_207{left:82px;bottom:139px;letter-spacing:-0.16px;}
#t30_207{left:139px;bottom:139px;letter-spacing:-0.16px;}
#t31_207{left:190px;bottom:139px;letter-spacing:-0.14px;}
#t32_207{left:434px;bottom:139px;letter-spacing:-0.14px;}
#t33_207{left:527px;bottom:139px;letter-spacing:-0.11px;}
#t34_207{left:709px;bottom:138px;}
#t35_207{left:713px;bottom:139px;letter-spacing:-0.13px;}
#t36_207{left:120px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t37_207{left:206px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t38_207{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t39_207{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t3a_207{left:225px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3b_207{left:455px;bottom:1046px;letter-spacing:-0.14px;}
#t3c_207{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t3d_207{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t3e_207{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_207{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_207{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_207{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_207{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_207{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_207{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts207" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg207Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg207" style="-webkit-user-select: none;"><object width="935" height="1210" data="207/207.svg" type="image/svg+xml" id="pdf207" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_207" class="t s1_207">Vol. 4 </span><span id="t2_207" class="t s1_207">2-191 </span>
<span id="t3_207" class="t s2_207">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_207" class="t s3_207">63:0 </span><span id="t5_207" class="t s3_207">Package C6 Residency Counter. (R/O) </span>
<span id="t6_207" class="t s3_207">Value since last reset that this package is in processor- </span>
<span id="t7_207" class="t s3_207">specific C6 states. Count at the same frequency as the </span>
<span id="t8_207" class="t s3_207">TSC. </span>
<span id="t9_207" class="t s3_207">3FAH </span><span id="ta_207" class="t s3_207">1018 </span><span id="tb_207" class="t s3_207">MSR_PKG_C7_RESIDENCY </span><span id="tc_207" class="t s3_207">Package </span><span id="td_207" class="t s3_207">Note: C-state values are processor specific C-state code </span>
<span id="te_207" class="t s3_207">names, unrelated to MWAIT extension C-state </span>
<span id="tf_207" class="t s3_207">parameters or ACPI C-States. </span>
<span id="tg_207" class="t s3_207">63:0 </span><span id="th_207" class="t s3_207">Package C7 Residency Counter (R/O) </span>
<span id="ti_207" class="t s3_207">Value since last reset that this package is in processor- </span>
<span id="tj_207" class="t s3_207">specific C7 states. Count at the same frequency as the </span>
<span id="tk_207" class="t s3_207">TSC. </span>
<span id="tl_207" class="t s3_207">3FCH </span><span id="tm_207" class="t s3_207">1020 </span><span id="tn_207" class="t s3_207">MSR_CORE_C3_RESIDENCY </span><span id="to_207" class="t s3_207">Core </span><span id="tp_207" class="t s3_207">Note: C-state values are processor specific C-state code </span>
<span id="tq_207" class="t s3_207">names, unrelated to MWAIT extension C-state </span>
<span id="tr_207" class="t s3_207">parameters or ACPI C-States. </span>
<span id="ts_207" class="t s3_207">63:0 </span><span id="tt_207" class="t s3_207">CORE C3 Residency Counter (R/O) </span>
<span id="tu_207" class="t s3_207">Value since last reset that this core is in processor- </span>
<span id="tv_207" class="t s3_207">specific C3 states. Count at the same frequency as the </span>
<span id="tw_207" class="t s3_207">TSC. </span>
<span id="tx_207" class="t s3_207">3FDH </span><span id="ty_207" class="t s3_207">1021 </span><span id="tz_207" class="t s3_207">MSR_CORE_C6_RESIDENCY </span><span id="t10_207" class="t s3_207">Core </span><span id="t11_207" class="t s3_207">Note: C-state values are processor specific C-state code </span>
<span id="t12_207" class="t s3_207">names, unrelated to MWAIT extension C-state </span>
<span id="t13_207" class="t s3_207">parameters or ACPI C-States. </span>
<span id="t14_207" class="t s3_207">63:0 </span><span id="t15_207" class="t s3_207">CORE C6 Residency Counter (R/O) </span>
<span id="t16_207" class="t s3_207">Value since last reset that this core is in processor- </span>
<span id="t17_207" class="t s3_207">specific C6 states. Count at the same frequency as the </span>
<span id="t18_207" class="t s3_207">TSC. </span>
<span id="t19_207" class="t s3_207">3FEH </span><span id="t1a_207" class="t s3_207">1022 </span><span id="t1b_207" class="t s3_207">MSR_CORE_C7_RESIDENCY </span><span id="t1c_207" class="t s3_207">Core </span><span id="t1d_207" class="t s3_207">Note: C-state values are processor specific C-state code </span>
<span id="t1e_207" class="t s3_207">names, unrelated to MWAIT extension C-state </span>
<span id="t1f_207" class="t s3_207">parameters or ACPI C-States. </span>
<span id="t1g_207" class="t s3_207">63:0 </span><span id="t1h_207" class="t s3_207">CORE C7 Residency Counter (R/O) </span>
<span id="t1i_207" class="t s3_207">Value since last reset that this core is in processor- </span>
<span id="t1j_207" class="t s3_207">specific C7 states. Count at the same frequency as the </span>
<span id="t1k_207" class="t s3_207">TSC. </span>
<span id="t1l_207" class="t s3_207">400H </span><span id="t1m_207" class="t s3_207">1024 </span><span id="t1n_207" class="t s3_207">IA32_MC0_CTL </span><span id="t1o_207" class="t s3_207">Core </span><span id="t1p_207" class="t s3_207">See Section 16.3.2.1, “IA32_MC</span><span id="t1q_207" class="t s4_207">i</span><span id="t1r_207" class="t s3_207">_CTL MSRs.” </span>
<span id="t1s_207" class="t s3_207">401H </span><span id="t1t_207" class="t s3_207">1025 </span><span id="t1u_207" class="t s3_207">IA32_MC0_STATUS </span><span id="t1v_207" class="t s3_207">Core </span><span id="t1w_207" class="t s3_207">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t1x_207" class="t s3_207">Chapter 17. </span>
<span id="t1y_207" class="t s3_207">402H </span><span id="t1z_207" class="t s3_207">1026 </span><span id="t20_207" class="t s3_207">IA32_MC0_ADDR </span><span id="t21_207" class="t s3_207">Core </span><span id="t22_207" class="t s3_207">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t23_207" class="t s3_207">403H </span><span id="t24_207" class="t s3_207">1027 </span><span id="t25_207" class="t s3_207">IA32_MC0_MISC </span><span id="t26_207" class="t s3_207">Core </span><span id="t27_207" class="t s3_207">See Section 16.3.2.4, “IA32_MC</span><span id="t28_207" class="t s4_207">i</span><span id="t29_207" class="t s3_207">_MISC MSRs.” </span>
<span id="t2a_207" class="t s3_207">404H </span><span id="t2b_207" class="t s3_207">1028 </span><span id="t2c_207" class="t s3_207">IA32_MC1_CTL </span><span id="t2d_207" class="t s3_207">Core </span><span id="t2e_207" class="t s3_207">See Section 16.3.2.1, “IA32_MC</span><span id="t2f_207" class="t s4_207">i</span><span id="t2g_207" class="t s3_207">_CTL MSRs.” </span>
<span id="t2h_207" class="t s3_207">405H </span><span id="t2i_207" class="t s3_207">1029 </span><span id="t2j_207" class="t s3_207">IA32_MC1_STATUS </span><span id="t2k_207" class="t s3_207">Core </span><span id="t2l_207" class="t s3_207">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t2m_207" class="t s3_207">Chapter 17. </span>
<span id="t2n_207" class="t s3_207">406H </span><span id="t2o_207" class="t s3_207">1030 </span><span id="t2p_207" class="t s3_207">IA32_MC1_ADDR </span><span id="t2q_207" class="t s3_207">Core </span><span id="t2r_207" class="t s3_207">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2s_207" class="t s3_207">407H </span><span id="t2t_207" class="t s3_207">1031 </span><span id="t2u_207" class="t s3_207">IA32_MC1_MISC </span><span id="t2v_207" class="t s3_207">Core </span><span id="t2w_207" class="t s3_207">See Section 16.3.2.4, “IA32_MC</span><span id="t2x_207" class="t s4_207">i</span><span id="t2y_207" class="t s3_207">_MISC MSRs.” </span>
<span id="t2z_207" class="t s3_207">408H </span><span id="t30_207" class="t s3_207">1032 </span><span id="t31_207" class="t s3_207">IA32_MC2_CTL </span><span id="t32_207" class="t s3_207">Core </span><span id="t33_207" class="t s3_207">See Section 16.3.2.1, “IA32_MC</span><span id="t34_207" class="t s4_207">i</span><span id="t35_207" class="t s3_207">_CTL MSRs.” </span>
<span id="t36_207" class="t s5_207">Table 2-20. </span><span id="t37_207" class="t s5_207">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t38_207" class="t s6_207">Register </span>
<span id="t39_207" class="t s6_207">Address </span><span id="t3a_207" class="t s6_207">Register Name / Bit Fields </span><span id="t3b_207" class="t s6_207">Scope </span><span id="t3c_207" class="t s6_207">Bit Description </span>
<span id="t3d_207" class="t s6_207">Hex </span><span id="t3e_207" class="t s6_207">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
