Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Dec  1 17:08:43 2019
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gf2mz_top_timing_summary_routed.rpt -pb gf2mz_top_timing_summary_routed.pb -rpx gf2mz_top_timing_summary_routed.rpx -warn_on_violation
| Design       : gf2mz_top
| Device       : 7a100t-fgg676
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 80 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.053        0.000                      0                 6122        0.037        0.000                      0                 6122        1.601        0.000                       0                  2960  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.273}        4.545           220.022         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.053        0.000                      0                 6122        0.037        0.000                      0                 6122        1.601        0.000                       0                  2960  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mul01/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk rise@4.545ns - clk rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 2.454ns (57.901%)  route 1.784ns (42.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 9.365 - 4.545 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.838     5.246    mem_B/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  mem_B/mem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.700 r  mem_B/mem_reg_2/DOBDO[9]
                         net (fo=3, routed)           1.784     9.484    mul01/D[2]
    SLICE_X41Y31         FDRE                                         r  mul01/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.545     4.545 r  
    Y22                                               0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855     5.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204     7.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.670     9.365    mul01/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  mul01/b_reg[2]/C
                         clock pessimism              0.275     9.639    
                         clock uncertainty           -0.035     9.604    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)       -0.067     9.537    mul01/b_reg[2]
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mul21/b_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk rise@4.545ns - clk rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.578ns (59.335%)  route 1.767ns (40.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 9.368 - 4.545 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.832     5.240    mem_B/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem_B/mem_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.454     7.694 r  mem_B/mem_reg_3/DOADO[25]
                         net (fo=5, routed)           1.767     9.461    mem_B/doa[133]
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.585 r  mem_B/b[54]_i_1__0/O
                         net (fo=1, routed)           0.000     9.585    mul21/mul10_op_b[26]
    SLICE_X28Y29         FDRE                                         r  mul21/b_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.545     4.545 r  
    Y22                                               0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855     5.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204     7.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.673     9.368    mul21/clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  mul21/b_reg[54]/C
                         clock pessimism              0.275     9.642    
                         clock uncertainty           -0.035     9.607    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.032     9.639    mul21/b_reg[54]
  -------------------------------------------------------------------
                         required time                          9.639    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mul21/b_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk rise@4.545ns - clk rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 2.578ns (60.065%)  route 1.714ns (39.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 9.365 - 4.545 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.835     5.243    mem_B/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  mem_B/mem_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.697 r  mem_B/mem_reg_2/DOADO[6]
                         net (fo=3, routed)           1.714     9.411    mem_B/doa[78]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.535 r  mem_B/b[78]_i_1__0/O
                         net (fo=1, routed)           0.000     9.535    mul21/mul10_op_b[46]
    SLICE_X35Y21         FDRE                                         r  mul21/b_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.545     4.545 r  
    Y22                                               0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855     5.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204     7.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.670     9.365    mul21/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  mul21/b_reg[78]/C
                         clock pessimism              0.275     9.639    
                         clock uncertainty           -0.035     9.604    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.029     9.633    mul21/b_reg[78]
  -------------------------------------------------------------------
                         required time                          9.633    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mul10/b_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk rise@4.545ns - clk rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.578ns (59.335%)  route 1.767ns (40.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 9.367 - 4.545 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.832     5.240    mem_B/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem_B/mem_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.694 r  mem_B/mem_reg_3/DOADO[9]
                         net (fo=5, routed)           1.767     9.461    mem_B/doa[117]
    SLICE_X30Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.585 r  mem_B/b[38]_i_1__0/O
                         net (fo=1, routed)           0.000     9.585    mul10/mul10_op_b[20]
    SLICE_X30Y29         FDRE                                         r  mul10/b_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.545     4.545 r  
    Y22                                               0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855     5.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204     7.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.672     9.367    mul10/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  mul10/b_reg[38]/C
                         clock pessimism              0.275     9.641    
                         clock uncertainty           -0.035     9.606    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)        0.077     9.683    mul10/b_reg[38]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mul20/b_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk rise@4.545ns - clk rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 2.578ns (60.021%)  route 1.717ns (39.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 9.360 - 4.545 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.828     5.236    mem_B/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  mem_B/mem_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.690 r  mem_B/mem_reg_6/DOADO[9]
                         net (fo=4, routed)           1.717     9.407    mem_B/doa[225]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.531 r  mem_B/b[67]_i_1/O
                         net (fo=1, routed)           0.000     9.531    mul20/D[67]
    SLICE_X39Y26         FDRE                                         r  mul20/b_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.545     4.545 r  
    Y22                                               0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855     5.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204     7.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.665     9.360    mul20/clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  mul20/b_reg[67]/C
                         clock pessimism              0.275     9.634    
                         clock uncertainty           -0.035     9.599    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)        0.031     9.630    mul20/b_reg[67]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mul01/b_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk rise@4.545ns - clk rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 2.454ns (58.658%)  route 1.730ns (41.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 9.370 - 4.545 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.828     5.236    mem_B/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem_B/mem_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     7.690 r  mem_B/mem_reg_3/DOBDO[24]
                         net (fo=3, routed)           1.730     9.419    mul01/D[53]
    SLICE_X33Y32         FDRE                                         r  mul01/b_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.545     4.545 r  
    Y22                                               0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855     5.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204     7.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.675     9.370    mul01/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  mul01/b_reg[53]/C
                         clock pessimism              0.275     9.644    
                         clock uncertainty           -0.035     9.609    
    SLICE_X33Y32         FDRE (Setup_fdre_C_D)       -0.081     9.528    mul01/b_reg[53]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mul12/b_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk rise@4.545ns - clk rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 2.578ns (59.515%)  route 1.754ns (40.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 9.360 - 4.545 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.828     5.236    mem_B/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem_B/mem_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     7.690 r  mem_B/mem_reg_3/DOBDO[25]
                         net (fo=3, routed)           1.754     9.444    mem_B/dob[133]
    SLICE_X42Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.568 r  mem_B/b[54]_i_1__2/O
                         net (fo=1, routed)           0.000     9.568    mul12/D[54]
    SLICE_X42Y21         FDRE                                         r  mul12/b_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.545     4.545 r  
    Y22                                               0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855     5.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204     7.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.665     9.360    mul12/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  mul12/b_reg[54]/C
                         clock pessimism              0.275     9.634    
                         clock uncertainty           -0.035     9.599    
    SLICE_X42Y21         FDRE (Setup_fdre_C_D)        0.079     9.678    mul12/b_reg[54]
  -------------------------------------------------------------------
                         required time                          9.678    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mul01/b_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk rise@4.545ns - clk rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 2.454ns (58.254%)  route 1.759ns (41.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 9.361 - 4.545 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.838     5.246    mem_B/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  mem_B/mem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[30])
                                                      2.454     7.700 r  mem_B/mem_reg_2/DOBDO[30]
                         net (fo=3, routed)           1.759     9.458    mul01/D[23]
    SLICE_X42Y30         FDRE                                         r  mul01/b_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.545     4.545 r  
    Y22                                               0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855     5.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204     7.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.666     9.361    mul01/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  mul01/b_reg[23]/C
                         clock pessimism              0.275     9.635    
                         clock uncertainty           -0.035     9.600    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)       -0.031     9.569    mul01/b_reg[23]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mul21/b_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk rise@4.545ns - clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 2.578ns (60.225%)  route 1.703ns (39.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 9.368 - 4.545 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.832     5.240    mem_B/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem_B/mem_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     7.694 r  mem_B/mem_reg_3/DOADO[27]
                         net (fo=5, routed)           1.703     9.396    mem_B/doa[135]
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.520 r  mem_B/b[56]_i_1__0/O
                         net (fo=1, routed)           0.000     9.520    mul21/mul10_op_b[27]
    SLICE_X29Y30         FDRE                                         r  mul21/b_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.545     4.545 r  
    Y22                                               0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855     5.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204     7.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.673     9.368    mul21/clk_IBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  mul21/b_reg[56]/C
                         clock pessimism              0.275     9.642    
                         clock uncertainty           -0.035     9.607    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.031     9.638    mul21/b_reg[56]
  -------------------------------------------------------------------
                         required time                          9.638    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 mem_B/mem_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            ctrl/cache1_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk rise@4.545ns - clk rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 2.578ns (60.290%)  route 1.698ns (39.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 9.361 - 4.545 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.828     5.236    mem_B/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  mem_B/mem_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     7.690 r  mem_B/mem_reg_6/DOADO[18]
                         net (fo=4, routed)           1.698     9.388    ctrl/doa[234]
    SLICE_X40Y22         LUT5 (Prop_lut5_I1_O)        0.124     9.512 r  ctrl/cache1[76]_i_1/O
                         net (fo=1, routed)           0.000     9.512    ctrl/cache1[76]
    SLICE_X40Y22         FDRE                                         r  ctrl/cache1_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.545     4.545 r  
    Y22                                               0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855     5.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204     7.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        1.666     9.361    ctrl/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  ctrl/cache1_reg[76]/C
                         clock pessimism              0.275     9.635    
                         clock uncertainty           -0.035     9.600    
    SLICE_X40Y22         FDRE (Setup_fdre_C_D)        0.032     9.632    ctrl/cache1_reg[76]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  0.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ctrl/B_dob_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mem_B/mem_reg_1/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.626     1.662    ctrl/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  ctrl/B_dob_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.803 r  ctrl/B_dob_reg[42]/Q
                         net (fo=1, routed)           0.108     1.911    mem_B/dib[42]
    RAMB36_X0Y5          RAMB36E1                                     r  mem_B/mem_reg_1/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.941     2.232    mem_B/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  mem_B/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.513     1.719    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.874    mem_B/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ctrl/B_doa_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mem_B/mem_reg_1/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.629     1.665    ctrl/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  ctrl/B_doa_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.806 r  ctrl/B_doa_reg[55]/Q
                         net (fo=1, routed)           0.108     1.914    mem_B/dia[55]
    RAMB36_X0Y5          RAMB36E1                                     r  mem_B/mem_reg_1/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.944     2.235    mem_B/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  mem_B/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.513     1.722    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     1.877    mem_B/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ctrl/C_do_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mem_C/mem_reg_2/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.242%)  route 0.119ns (45.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.631     1.667    ctrl/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  ctrl/C_do_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.808 r  ctrl/C_do_reg[85]/Q
                         net (fo=2, routed)           0.119     1.927    mem_C/di[85]
    RAMB18_X0Y7          RAMB18E1                                     r  mem_C/mem_reg_2/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.947     2.238    mem_C/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  mem_C/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.513     1.725    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.880    mem_C/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ctrl/C_do_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mem_C/mem_reg_2/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.780%)  route 0.121ns (46.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.631     1.667    ctrl/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  ctrl/C_do_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.808 r  ctrl/C_do_reg[76]/Q
                         net (fo=2, routed)           0.121     1.929    mem_C/di[76]
    RAMB18_X0Y7          RAMB18E1                                     r  mem_C/mem_reg_2/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.947     2.238    mem_C/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  mem_C/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.513     1.725    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.880    mem_C/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ctrl/C_do_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mem_C/mem_reg_2/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.780%)  route 0.121ns (46.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.631     1.667    ctrl/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  ctrl/C_do_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.808 r  ctrl/C_do_reg[77]/Q
                         net (fo=2, routed)           0.121     1.929    mem_C/di[77]
    RAMB18_X0Y7          RAMB18E1                                     r  mem_C/mem_reg_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.947     2.238    mem_C/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  mem_C/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.513     1.725    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.880    mem_C/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ctrl/B_doa_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mem_B/mem_reg_1/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.629     1.665    ctrl/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  ctrl/B_doa_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.829 r  ctrl/B_doa_reg[66]/Q
                         net (fo=1, routed)           0.107     1.936    mem_B/dia[66]
    RAMB36_X0Y5          RAMB36E1                                     r  mem_B/mem_reg_1/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.944     2.235    mem_B/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  mem_B/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.513     1.722    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.155     1.877    mem_B/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ctrl/B_dob_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mem_B/mem_reg_1/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.626     1.662    ctrl/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  ctrl/B_dob_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.826 r  ctrl/B_dob_reg[58]/Q
                         net (fo=1, routed)           0.108     1.934    mem_B/dib[58]
    RAMB36_X0Y5          RAMB36E1                                     r  mem_B/mem_reg_1/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.941     2.232    mem_B/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  mem_B/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.513     1.719    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                      0.155     1.874    mem_B/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ctrl/C_do_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mem_C/mem_reg_6/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.428%)  route 0.117ns (41.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.635     1.671    ctrl/clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  ctrl/C_do_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.835 r  ctrl/C_do_reg[219]/Q
                         net (fo=2, routed)           0.117     1.952    mem_C/di[219]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_C/mem_reg_6/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.954     2.245    mem_C/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  mem_C/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.513     1.732    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.887    mem_C/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ctrl/C_do_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mem_C/mem_reg_6/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.428%)  route 0.117ns (41.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.635     1.671    ctrl/clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  ctrl/C_do_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.835 r  ctrl/C_do_reg[220]/Q
                         net (fo=2, routed)           0.117     1.952    mem_C/di[220]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_C/mem_reg_6/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.954     2.245    mem_C/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  mem_C/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.513     1.732    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.887    mem_C/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ctrl/C_do_reg[226]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            mem_C/mem_reg_6/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.209%)  route 0.118ns (41.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.635     1.671    ctrl/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  ctrl/C_do_reg[226]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.835 r  ctrl/C_do_reg[226]/Q
                         net (fo=2, routed)           0.118     1.953    mem_C/di[226]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_C/mem_reg_6/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  clk_IBUF_BUFG_inst/O
                         net (fo=2959, routed)        0.954     2.245    mem_C/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  mem_C/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.513     1.732    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.887    mem_C/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.545       1.601      RAMB18_X1Y18  mem_A/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         4.545       1.601      RAMB18_X1Y18  mem_A/mem_reg_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.545       1.601      RAMB18_X0Y6   mem_C/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         4.545       1.601      RAMB18_X0Y6   mem_C/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.545       1.601      RAMB18_X1Y16  mem_A/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         4.545       1.601      RAMB18_X1Y16  mem_A/mem_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.545       1.601      RAMB36_X1Y3   mem_B/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         4.545       1.601      RAMB36_X1Y3   mem_B/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.545       1.601      RAMB36_X1Y6   mem_B/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         4.545       1.601      RAMB36_X1Y6   mem_B/mem_reg_5/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.272       1.772      SLICE_X32Y44  mul01/c_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.272       1.772      SLICE_X30Y46  mul01/c_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.272       1.772      SLICE_X27Y40  mul01/c_reg[37]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.272       1.772      SLICE_X31Y44  mul01/c_reg[38]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.272       1.772      SLICE_X24Y40  mul01/c_reg[54]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.272       1.772      SLICE_X24Y40  mul01/c_reg[56]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.272       1.772      SLICE_X30Y6   mul12/c_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.272       1.772      SLICE_X26Y9   mul12/c_reg[40]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.272       1.772      SLICE_X25Y11  mul12/c_reg[43]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.272       1.772      SLICE_X25Y11  mul12/c_reg[45]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X60Y12  ctrl/A_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X60Y12  ctrl/A_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X60Y12  ctrl/A_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X60Y12  ctrl/A_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X38Y20  ctrl/B_addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X7Y27   ctrl/B_dob_reg[61]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X9Y24   ctrl/B_dob_reg[62]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X7Y26   ctrl/B_dob_reg[64]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X7Y27   ctrl/B_dob_reg[66]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X7Y26   ctrl/B_dob_reg[70]/C



