<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/dst_address0 -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/lowerThresh -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/upperThresh -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/src_address0 -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/ap_idle -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_canny_top/AESL_inst_canny/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_canny_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/LENGTH_dst -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/LENGTH_lowerThresh -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/LENGTH_src -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/LENGTH_upperThresh -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_canny_top/dst_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/dst_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/dst_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/dst_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/dst_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/dst_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/dst_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/dst_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/dst_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/dst_address0 -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_canny_top/lowerThresh -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/upperThresh -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_canny_top/src_address0 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config canny.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;174735000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 174795 ns : File &quot;D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.autotb.v&quot; Line 414&#xD;&#xA;run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 287.895 ; gain = 48.930&#xD;&#xA;## quit" projectName="canny" solutionName="solution1" date="2022-11-13T20:19:13.566+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:471]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.canny_entry_proc&#xD;&#xA;Compiling module xil_defaultlib.canny_MergeFilter_LineBuff_RAM_A...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_8ns_8s_16_3_1(NUM_STAG...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_8ns_10ns_17_3_1(NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_8ns_10s_18_3_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_8ns_8ns_15_3_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_16ns_16...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_17ns_18...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_8s_16s_17_4...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_17ns_17...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_18ns_19...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_18s_19_...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_8ns_11s_19_4_1_DSP...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_8ns_11s_19_4_1(ID=...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_18ns_18...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_17ns_18...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_10ns_19ns_2...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_15ns_16...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_19s_19_...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_11s_19s_20_...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_10ns_18s_19...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_17s_19_...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_18ns_19...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_16ns_17...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_17s_18_...&#xD;&#xA;Compiling module xil_defaultlib.canny_flow_control_loop_pipe&#xD;&#xA;Compiling module xil_defaultlib.canny_MergeFilter&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_13s_13s_26_4_1_DSP...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_13s_13s_26_4_1(ID=...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_20s_13s_32_4_1_DSP...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_20s_13s_32_4_1(ID=...&#xD;&#xA;Compiling module xil_defaultlib.canny_mac_muladd_13s_13s_26s_26_...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_26s_6ns_32_4_1_DSP...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_26s_6ns_32_4_1(ID=...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_26s_9ns_32_4_1_DSP...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_mul_26s_9ns_32_4_1(ID=...&#xD;&#xA;Compiling module xil_defaultlib.canny_ConvertXY&#xD;&#xA;Compiling module xil_defaultlib.canny_NonMaximumSuppression_Line...&#xD;&#xA;Compiling module xil_defaultlib.canny_flow_control_loop_pipe_seq...&#xD;&#xA;Compiling module xil_defaultlib.canny_NonMaximumSuppression_Pipe...&#xD;&#xA;Compiling module xil_defaultlib.canny_mul_32s_32s_32_5_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.canny_NonMaximumSuppression&#xD;&#xA;Compiling module xil_defaultlib.canny_fifo_w32_d4_S_ShiftReg(ADD...&#xD;&#xA;Compiling module xil_defaultlib.canny_fifo_w32_d4_S(ADDR_WIDTH=3...&#xD;&#xA;Compiling module xil_defaultlib.canny_fifo_w13_d16384_A_ram(ADDR...&#xD;&#xA;Compiling module xil_defaultlib.canny_fifo_w13_d16384_A(ADDR_WID...&#xD;&#xA;Compiling module xil_defaultlib.canny_fifo_w20_d21846_A_ram(ADDR...&#xD;&#xA;Compiling module xil_defaultlib.canny_fifo_w20_d21846_A(ADDR_WID...&#xD;&#xA;Compiling module xil_defaultlib.canny_fifo_w26_d16384_A_ram(ADDR...&#xD;&#xA;Compiling module xil_defaultlib.canny_fifo_w26_d16384_A(ADDR_WID...&#xD;&#xA;Compiling module xil_defaultlib.canny_fifo_w32_d16384_A_ram(ADDR...&#xD;&#xA;Compiling module xil_defaultlib.canny_fifo_w32_d16384_A(ADDR_WID...&#xD;&#xA;Compiling module xil_defaultlib.canny_start_for_NonMaximumSuppre...&#xD;&#xA;Compiling module xil_defaultlib.canny_start_for_ConvertXY_U0_Shi...&#xD;&#xA;Compiling module xil_defaultlib.canny_start_for_ConvertXY_U0&#xD;&#xA;Compiling module xil_defaultlib.canny&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_src&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_dst&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xD;&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xD;&#xA;Compiling module xil_defaultlib.df_process_intf&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.fifo_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_canny_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot canny&#xD;&#xA;&#xD;&#xA;****** xsim v2022.2 (64-bit)&#xD;&#xA;  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022&#xD;&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/canny/xsim_script.tcl&#xD;&#xA;# xsim {canny} -view {{canny_dataflow_ana.wcfg}} -tclbatch {canny.tcl} -protoinst {canny.protoinst}" projectName="canny" solutionName="solution1" date="2022-11-13T20:18:58.054+0800" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
