/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell HVT periphery */
/*# Library Name   : ts1n28hpcphvtb16384x36m8sso (user specify : TS1N28HPCPHVTB16384X36M8SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 15:14:06										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcphvtb16384x36m8sso_tt0p9v85c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.900000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 85.000000 ;
    nom_voltage : 0.900000 ;
    operating_conditions ( "tt0p9v85c" ) {
        process : 1 ;
        temperature : 85 ;
        voltage : 0.900000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p9v85c ;
    default_max_transition : 0.363000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
        index_2 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_13_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 14 ;
    bit_from : 13 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_35_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 36 ;
    bit_from : 35 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPHVTB16384X36M8SSO ) {
    memory () {
        type : ram ;
        address_width : 14 ;
        word_width : 36 ;
    }
    area : 121799.317950 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002630 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "3.229794" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "110.611800" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "11.650280, 11.678980, 11.664680, 11.683380, 11.705980" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.818863, 0.817743, 0.816287, 0.818355, 1.134375" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "11.650280, 11.678980, 11.664680, 11.683380, 11.705980" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000943 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "1.168929" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "13.121910" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.096691, 1.101891, 1.107691, 1.116791, 1.144291" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.818863, 0.817743, 0.816287, 0.818355, 1.134375" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.096691, 1.101891, 1.107691, 1.116791, 1.144291" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_35_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.008370, 0.008370, 0.008370, 0.008370, 0.008370" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006030, 0.006030, 0.006030, 0.006030, 0.006030" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "4.376424, 4.410924, 4.458124, 4.645524, 5.093824",\
              "4.381724, 4.416224, 4.463424, 4.650824, 5.099124",\
              "4.389424, 4.423924, 4.471124, 4.658524, 5.106824",\
              "4.402624, 4.437124, 4.484324, 4.671724, 5.120024",\
              "4.441124, 4.475624, 4.522824, 4.710224, 5.158524"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.021300, 0.033400, 0.049300, 0.121400, 0.305600" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "3.852281, 3.886781, 3.933981, 4.121381, 4.569681",\
              "3.857581, 3.892081, 3.939281, 4.126681, 4.574981",\
              "3.865281, 3.899781, 3.946981, 4.134381, 4.582681",\
              "3.878481, 3.912981, 3.960181, 4.147581, 4.595881",\
              "3.916981, 3.951481, 3.998681, 4.186081, 4.634381"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.020500, 0.032400, 0.046700, 0.120800, 0.301100" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.523718, 0.535148, 0.547748, 0.597248, 0.719108",\
              "0.528038, 0.539468, 0.552068, 0.601568, 0.723428",\
              "0.531638, 0.543068, 0.555668, 0.605168, 0.727028",\
              "0.535058, 0.546488, 0.559088, 0.608588, 0.730448",\
              "0.537758, 0.549188, 0.561788, 0.611288, 0.733148"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.523718, 0.535148, 0.547748, 0.597248, 0.719108",\
              "0.528038, 0.539468, 0.552068, 0.601568, 0.723428",\
              "0.531638, 0.543068, 0.555668, 0.605168, 0.727028",\
              "0.535058, 0.546488, 0.559088, 0.608588, 0.730448",\
              "0.537758, 0.549188, 0.561788, 0.611288, 0.733148"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.011000, 0.032100, 0.061100, 0.173700, 0.460500" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.011000, 0.032100, 0.061100, 0.173700, 0.460500" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.803667, 0.819759, 0.847839, 0.957567, 1.236747",\
              "0.807555, 0.823647, 0.851727, 0.961455, 1.240635",\
              "0.812307, 0.828399, 0.856479, 0.966207, 1.245387",\
              "0.818355, 0.834447, 0.862527, 0.972255, 1.251435",\
              "0.821055, 0.837147, 0.865227, 0.974955, 1.254135"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.014800, 0.055400, 0.109100, 0.324800, 0.870900" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.803667, 0.819759, 0.847839, 0.957567, 1.236747",\
              "0.807555, 0.823647, 0.851727, 0.961455, 1.240635",\
              "0.812307, 0.828399, 0.856479, 0.966207, 1.245387",\
              "0.818355, 0.834447, 0.862527, 0.972255, 1.251435",\
              "0.821055, 0.837147, 0.865227, 0.974955, 1.254135"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.014800, 0.055400, 0.109100, 0.324800, 0.870900" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.363000 ;
        capacitance : 0.046738 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.139216, 0.144144, 0.152320, 0.166544, 0.453750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.163795, 0.170739, 0.179251, 0.191795, 0.453750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.818863, 0.817743, 0.816287, 0.818355, 1.134375" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.818863, 0.817743, 0.816287, 0.818355, 1.134375" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "13.086450" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "16.211790" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.072900" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000873 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.040050" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.042660" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.132535, 0.139570, 0.147340, 0.159940, 0.186610",\
              "0.132745, 0.139780, 0.147550, 0.160150, 0.186820",\
              "0.132745, 0.139780, 0.147550, 0.160150, 0.186820",\
              "0.132640, 0.139675, 0.147445, 0.160045, 0.186715",\
              "0.132640, 0.139675, 0.147445, 0.160045, 0.186715"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.132535, 0.139570, 0.147340, 0.159940, 0.186610",\
              "0.132745, 0.139780, 0.147550, 0.160150, 0.186820",\
              "0.132745, 0.139780, 0.147550, 0.160150, 0.186820",\
              "0.132640, 0.139675, 0.147445, 0.160045, 0.186715",\
              "0.132640, 0.139675, 0.147445, 0.160045, 0.186715"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090740, 0.083810, 0.077540, 0.068080, 0.051360",\
              "0.096460, 0.089530, 0.083260, 0.073800, 0.057080",\
              "0.100530, 0.093600, 0.087330, 0.077870, 0.061150",\
              "0.104930, 0.098000, 0.091730, 0.082270, 0.065550",\
              "0.107240, 0.100310, 0.094040, 0.084580, 0.067860"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090740, 0.083810, 0.077540, 0.068080, 0.051360",\
              "0.096460, 0.089530, 0.083260, 0.073800, 0.057080",\
              "0.100530, 0.093600, 0.087330, 0.077870, 0.061150",\
              "0.104930, 0.098000, 0.091730, 0.082270, 0.065550",\
              "0.107240, 0.100310, 0.094040, 0.084580, 0.067860"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001072 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.018540" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.019980" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072885, 0.079605, 0.086010, 0.095145, 0.117511",\
              "0.072885, 0.079605, 0.086010, 0.095145, 0.117511",\
              "0.072885, 0.079605, 0.086010, 0.095145, 0.117511",\
              "0.072885, 0.079605, 0.086010, 0.095145, 0.117511",\
              "0.072885, 0.079605, 0.086010, 0.095145, 0.117511"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072885, 0.079605, 0.086010, 0.095145, 0.117511",\
              "0.072885, 0.079605, 0.086010, 0.095145, 0.117511",\
              "0.072885, 0.079605, 0.086010, 0.095145, 0.117511",\
              "0.072885, 0.079605, 0.086010, 0.095145, 0.117511",\
              "0.072885, 0.079605, 0.086010, 0.095145, 0.117511"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093820, 0.087880, 0.082600, 0.076440, 0.065770",\
              "0.099540, 0.093600, 0.088320, 0.082160, 0.071490",\
              "0.103720, 0.097780, 0.092500, 0.086340, 0.075670",\
              "0.108010, 0.102070, 0.096790, 0.090630, 0.079960",\
              "0.110320, 0.104380, 0.099100, 0.092940, 0.082270"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093820, 0.087880, 0.082600, 0.076440, 0.065770",\
              "0.099540, 0.093600, 0.088320, 0.082160, 0.071490",\
              "0.103720, 0.097780, 0.092500, 0.086340, 0.075670",\
              "0.108010, 0.102070, 0.096790, 0.090630, 0.079960",\
              "0.110320, 0.104380, 0.099100, 0.092940, 0.082270"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_13_to_0 ;
        direction : input ;
        capacitance : 0.000798 ;
        pin ( A[13:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.009180" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011070" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100185, 0.106485, 0.113416, 0.123180, 0.147435",\
              "0.100185, 0.106485, 0.113416, 0.123180, 0.147435",\
              "0.100081, 0.106381, 0.113310, 0.123076, 0.147331",\
              "0.100291, 0.106591, 0.113520, 0.123286, 0.147540",\
              "0.100185, 0.106485, 0.113416, 0.123180, 0.147435"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100185, 0.106485, 0.113416, 0.123180, 0.147435",\
              "0.100185, 0.106485, 0.113416, 0.123180, 0.147435",\
              "0.100081, 0.106381, 0.113310, 0.123076, 0.147331",\
              "0.100291, 0.106591, 0.113520, 0.123286, 0.147540",\
              "0.100185, 0.106485, 0.113416, 0.123180, 0.147435"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.095470, 0.090850, 0.087660, 0.084470, 0.083260",\
              "0.101190, 0.096570, 0.093380, 0.090190, 0.088980",\
              "0.105370, 0.100750, 0.097560, 0.094370, 0.093160",\
              "0.109660, 0.105040, 0.101850, 0.098660, 0.097450",\
              "0.111970, 0.107350, 0.104160, 0.100970, 0.099760"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.095470, 0.090850, 0.087660, 0.084470, 0.083260",\
              "0.101190, 0.096570, 0.093380, 0.090190, 0.088980",\
              "0.105370, 0.100750, 0.097560, 0.094370, 0.093160",\
              "0.109660, 0.105040, 0.101850, 0.098660, 0.097450",\
              "0.111970, 0.107350, 0.104160, 0.100970, 0.099760"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000897 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.009180" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010350" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061149, 0.068509, 0.075179, 0.084839, 0.108299",\
              "0.055744, 0.063104, 0.069774, 0.079434, 0.102894",\
              "0.047349, 0.054709, 0.061379, 0.071039, 0.094499",\
              "0.033204, 0.040564, 0.047234, 0.056894, 0.080354",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.049419"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.061149, 0.068509, 0.075179, 0.084839, 0.108299",\
              "0.055744, 0.063104, 0.069774, 0.079434, 0.102894",\
              "0.047349, 0.054709, 0.061379, 0.071039, 0.094499",\
              "0.033204, 0.040564, 0.047234, 0.056894, 0.080354",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.049419"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.099705, 0.092345, 0.086250, 0.077625, 0.059685",\
              "0.104650, 0.097290, 0.091195, 0.082570, 0.064630",\
              "0.113391, 0.106030, 0.099935, 0.091310, 0.073370",\
              "0.128801, 0.121441, 0.115346, 0.106720, 0.088780",\
              "0.161346, 0.153985, 0.147891, 0.139265, 0.121326"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.099705, 0.092345, 0.086250, 0.077625, 0.059685",\
              "0.104650, 0.097290, 0.091195, 0.082570, 0.064630",\
              "0.113391, 0.106030, 0.099935, 0.091310, 0.073370",\
              "0.128801, 0.121441, 0.115346, 0.106720, 0.088780",\
              "0.161346, 0.153985, 0.147891, 0.139265, 0.121326"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 57.436470 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 538.849800 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 592.621200 ;
    }
}
}
