/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [35:0] _03_;
  wire [35:0] _04_;
  reg [7:0] _05_;
  wire [34:0] _06_;
  reg [15:0] _07_;
  wire [4:0] _08_;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire [35:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[101] ? in_data[118] : _00_;
  assign celloutsig_0_1z = ~in_data[83];
  assign celloutsig_0_9z = ~((in_data[45] | celloutsig_0_4z) & celloutsig_0_8z[5]);
  assign celloutsig_0_3z = ~(in_data[52] ^ _01_);
  assign celloutsig_0_5z = ~(celloutsig_0_1z ^ _02_);
  assign celloutsig_0_17z = { _03_[35:12], _03_[35], _03_[10:0] } + { celloutsig_0_16z[6:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_16z, _04_[17:0] };
  reg [11:0] _15_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 12'h000;
    else _15_ <= in_data[71:60];
  assign { _06_[11:9], _01_, _06_[7:2], _02_, _06_[0] } = _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _07_ <= 16'h0000;
    else _07_ <= { in_data[168:161], _05_ };
  reg [17:0] _17_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 18'h00000;
    else _17_ <= { _03_[33:17], celloutsig_0_11z };
  assign _04_[17:0] = _17_;
  reg [34:0] _18_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 35'h000000000;
    else _18_ <= { in_data[49:28], celloutsig_0_1z, _06_[11:9], _01_, _06_[7:2], _02_, _06_[0] };
  assign { _03_[34:12], _03_[35], _03_[10:0] } = _18_;
  reg [4:0] _19_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _19_ <= 5'h00;
    else _19_ <= in_data[177:173];
  assign { _00_, _08_[3:0] } = _19_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 8'h00;
    else _05_ <= { in_data[171:167], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_7z = _03_[33:15] / { 1'h1, _03_[24:12], _03_[35], _03_[10:7] };
  assign celloutsig_0_13z = { celloutsig_0_7z[8:5], celloutsig_0_8z } / { 1'h1, in_data[36:28] };
  assign celloutsig_0_22z = { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_18z } / { 1'h1, _06_[10:9], _01_, _06_[7:2], _02_, _06_[0] };
  assign celloutsig_1_6z = { celloutsig_1_5z[2:0], celloutsig_1_1z } == { in_data[137:136], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_18z = in_data[51:46] <= celloutsig_0_13z[5:0];
  assign celloutsig_0_23z = celloutsig_0_17z[22:14] <= { _06_[9], _01_, _06_[7:2], celloutsig_0_11z };
  assign celloutsig_1_12z = ! { _07_[13:3], celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_4z = ! _03_[31:24];
  assign celloutsig_1_2z = { _08_[0], _00_, _08_[3:0], _00_, _08_[3:0], celloutsig_1_1z, _00_, _08_[3:0], _00_, _08_[3:0] } || { in_data[126:107], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_1z, _05_ } < in_data[162:154];
  assign celloutsig_1_13z = { in_data[130:128], celloutsig_1_2z, celloutsig_1_6z, _00_, _08_[3:0], celloutsig_1_11z } < { celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_25z = { celloutsig_0_7z[13:8], celloutsig_0_14z } < { celloutsig_0_7z[15:11], celloutsig_0_23z, celloutsig_0_1z };
  assign celloutsig_1_9z = celloutsig_1_6z & ~(celloutsig_1_8z[0]);
  assign celloutsig_1_8z = - { celloutsig_1_5z[6:0], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_8z = - in_data[73:68];
  assign celloutsig_0_10z = - { _06_[10:9], _01_, _06_[7:3], celloutsig_0_9z };
  assign celloutsig_1_11z = { _00_, _08_[3:1] } !== _07_[10:7];
  assign celloutsig_1_16z = _07_[3:1] !== { _00_, _08_[3], celloutsig_1_13z };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_2z } !== celloutsig_1_5z[9:5];
  assign celloutsig_1_19z = { _00_, _08_[3], celloutsig_1_18z } !== in_data[110:108];
  assign celloutsig_0_11z = { _03_[13:12], _03_[35], _03_[10:9], celloutsig_0_4z, celloutsig_0_6z } !== { celloutsig_0_10z[8:3], celloutsig_0_1z };
  assign celloutsig_1_5z = ~ { _05_[6:3], _00_, _08_[3:0], celloutsig_1_2z };
  assign celloutsig_1_10z = & { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_6z = ~^ { in_data[71:68], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_7z[12:6], celloutsig_0_9z } >> { _03_[19:18], celloutsig_0_8z };
  assign celloutsig_0_26z = { _03_[4:1], celloutsig_0_3z } >> celloutsig_0_22z[10:6];
  assign celloutsig_0_14z = ~((celloutsig_0_4z & celloutsig_0_10z[1]) | _03_[2]);
  assign _03_[11] = _03_[35];
  assign _04_[35:18] = { celloutsig_0_16z[6:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_16z };
  assign { _06_[34:12], _06_[8], _06_[1] } = { in_data[49:28], celloutsig_0_1z, _01_, _02_ };
  assign _08_[4] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
