#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 19 09:42:39 2024
# Process ID: 2173
# Current directory: /home/workshop/led_controller/led_controller/led_controller.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/workshop/led_controller/led_controller/led_controller.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/workshop/led_controller/led_controller/led_controller.runs/synth_1/vivado.jou
# Running On: IT05676, OS: Linux, CPU Frequency: 2496.010 MHz, CPU Physical cores: 6, Host memory: 8161 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2215.617 ; gain = 302.992 ; free physical = 2365 ; free virtual = 5880
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu1cg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Device 21-403] Loading part xczu1cg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2412
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3071.816 ; gain = 365.770 ; free physical = 1368 ; free virtual = 4883
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.372; parent = 2303.150; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4028.305; parent = 3074.785; children = 953.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_1' [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_axi_gpio_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_1' (0#1) [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_axi_gpio_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:270]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:810]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:810]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:942]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:942]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:1074]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:1074]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:769]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:769]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:769]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:270]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_rst_ps8_0_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (0#1) [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_rst_ps8_0_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:220]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:220]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:220]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:220]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:220]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/.Xil/Vivado-2173-IT05676/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:227]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:227]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 42 connections declared, but only 40 given [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:227]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3143.754 ; gain = 437.707 ; free physical = 1468 ; free virtual = 4984
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.372; parent = 2303.150; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4097.273; parent = 3143.754; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3158.598 ; gain = 452.551 ; free physical = 1466 ; free virtual = 4982
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.372; parent = 2303.150; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4112.117; parent = 3158.598; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3158.598 ; gain = 452.551 ; free physical = 1466 ; free virtual = 4982
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.372; parent = 2303.150; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4112.117; parent = 3158.598; children = 953.520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3158.598 ; gain = 0.000 ; free physical = 1460 ; free virtual = 4976
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3231.535 ; gain = 0.000 ; free physical = 1411 ; free virtual = 4927
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3231.535 ; gain = 0.000 ; free physical = 1411 ; free virtual = 4927
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3231.535 ; gain = 525.488 ; free physical = 1436 ; free virtual = 4953
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.372; parent = 2303.150; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4185.055; parent = 3231.535; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu1cg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3231.535 ; gain = 525.488 ; free physical = 1436 ; free virtual = 4953
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.372; parent = 2303.150; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4185.055; parent = 3231.535; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3231.535 ; gain = 525.488 ; free physical = 1436 ; free virtual = 4953
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.372; parent = 2303.150; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4185.055; parent = 3231.535; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3231.535 ; gain = 525.488 ; free physical = 1438 ; free virtual = 4956
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.372; parent = 2303.150; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4185.055; parent = 3231.535; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 216 (col length:72)
BRAMs: 216 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3231.535 ; gain = 525.488 ; free physical = 1424 ; free virtual = 4946
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.372; parent = 2303.150; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4185.055; parent = 3231.535; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3335.879 ; gain = 629.832 ; free physical = 1194 ; free virtual = 4717
Synthesis current peak Physical Memory [PSS] (MB): peak = 2731.681; parent = 2516.225; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4289.398; parent = 3335.879; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3335.879 ; gain = 629.832 ; free physical = 1194 ; free virtual = 4716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2731.845; parent = 2516.420; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4289.398; parent = 3335.879; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3355.918 ; gain = 649.871 ; free physical = 1193 ; free virtual = 4715
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.243; parent = 2517.818; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4309.438; parent = 3355.918; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3361.855 ; gain = 655.809 ; free physical = 1182 ; free virtual = 4704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.765; parent = 2518.342; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4315.375; parent = 3361.855; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3361.855 ; gain = 655.809 ; free physical = 1182 ; free virtual = 4704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.765; parent = 2518.342; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4315.375; parent = 3361.855; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3361.855 ; gain = 655.809 ; free physical = 1182 ; free virtual = 4704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.866; parent = 2518.443; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4315.375; parent = 3361.855; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3361.855 ; gain = 655.809 ; free physical = 1182 ; free virtual = 4704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.866; parent = 2518.443; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4315.375; parent = 3361.855; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3361.855 ; gain = 655.809 ; free physical = 1182 ; free virtual = 4704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.866; parent = 2518.443; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4315.375; parent = 3361.855; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3361.855 ; gain = 655.809 ; free physical = 1182 ; free virtual = 4704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.882; parent = 2518.459; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4315.375; parent = 3361.855; children = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_axi_gpio_0_0        |         1|
|5     |design_1_axi_gpio_1_1        |         1|
|6     |design_1_rst_ps8_0_100M_0    |         1|
|7     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     1|
|2     |design_1_auto_pc           |     1|
|3     |design_1_axi_gpio_0        |     1|
|4     |design_1_axi_gpio_1        |     1|
|5     |design_1_rst_ps8_0_100M    |     1|
|6     |design_1_xbar              |     1|
|7     |design_1_zynq_ultra_ps_e_0 |     1|
|8     |OBUF                       |     6|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3361.855 ; gain = 655.809 ; free physical = 1182 ; free virtual = 4704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2733.897; parent = 2518.475; children = 216.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4315.375; parent = 3361.855; children = 953.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3361.855 ; gain = 582.871 ; free physical = 1195 ; free virtual = 4717
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3361.863 ; gain = 655.809 ; free physical = 1195 ; free virtual = 4717
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.762 ; gain = 0.000 ; free physical = 1313 ; free virtual = 4835
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3391.574 ; gain = 0.000 ; free physical = 1285 ; free virtual = 4807
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b503e84c
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3391.574 ; gain = 1094.293 ; free physical = 1487 ; free virtual = 5010
INFO: [Common 17-1381] The checkpoint '/home/workshop/led_controller/led_controller/led_controller.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 09:43:56 2024...
