{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764958355210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764958355211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 19:12:35 2025 " "Processing started: Fri Dec 05 19:12:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764958355211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764958355211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off function_generator -c function_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off function_generator -c function_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764958355211 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764958355445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut " "Found entity 1: sin_lut" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/sin_lut.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_module.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_module " "Found entity 1: keypad_module" {  } { { "keypad_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_freq_sel_module.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_freq_sel_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_freq_sel_module " "Found entity 1: keypad_freq_sel_module" {  } { { "keypad_freq_sel_module.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/keypad_freq_sel_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddfs_frequency_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddfs_frequency_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDFS_frequency_converter " "Found entity 1: DDFS_frequency_converter" {  } { { "DDFS_frequency_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/DDFS_frequency_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddfs.v 1 1 " "Found 1 design units, including 1 entities, in source file ddfs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddfs " "Found entity 1: ddfs" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ddfs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c2_to_bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file c2_to_bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 C2_to_BCD_converter " "Found entity 1: C2_to_BCD_converter" {  } { { "C2_to_BCD_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/C2_to_BCD_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_c2_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_c2_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_C2_converter " "Found entity 1: BCD_to_C2_converter" {  } { { "BCD_to_C2_converter.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/BCD_to_C2_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux7seg " "Found entity 1: mux7seg" {  } { { "BCD_to_7seg.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/BCD_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpla-SYN " "Found design unit 1: altpla-SYN" {  } { { "ALTPLa.vhd" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ALTPLa.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355809 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALTPLa " "Found entity 1: ALTPLa" {  } { { "ALTPLa.vhd" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/ALTPLa.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file text_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_lut " "Found entity 1: text_lut" {  } { { "text_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/text_lut.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_function_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_function_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_function_generator " "Found entity 1: main_function_generator" {  } { { "main_function_generator.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764958355815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764958355815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_function_generator " "Elaborating entity \"main_function_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764958355855 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "mux7seg inst4 " "Block or symbol \"mux7seg\" of instance \"inst4\" overlaps another block or symbol" {  } { { "main_function_generator.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 256 2328 2480 336 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1764958355872 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "pin_name1 \"keypad_column\[3..0\]\" " "Width mismatch in pin_name1 -- source is \"\"keypad_column\[3..0\]\"\"" {  } { { "main_function_generator.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/main_function_generator/main_function_generator.bdf" { { 216 760 952 232 "keypad_column\[3..0\]" "" } { 216 760 952 232 "keypad_column\[3..0\]" "" } { 224 952 1128 240 "pin_name1" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764958355874 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1764958355875 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764958355997 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 05 19:12:35 2025 " "Processing ended: Fri Dec 05 19:12:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764958355997 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764958355997 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764958355997 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764958355997 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764958356606 ""}
