Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr  6 02:11:58 2021
| Host         : nicolo-XPS-15-9570 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.044        0.000                      0                46456        0.011        0.000                      0                46456        3.750        0.000                       0                 19876  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.044        0.000                      0                46360        0.011        0.000                      0                46360        3.750        0.000                       0                 19876  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.980        0.000                      0                   96        0.575        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.374ns  (logic 3.788ns (40.409%)  route 5.586ns (59.591%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.639     2.933    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/Q
                         net (fo=80, routed)          1.474     4.863    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.987 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[3]_i_17__0/O
                         net (fo=2, routed)           0.501     5.488    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[3]_i_17__0_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.873 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.873    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[3]_i_16_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.207 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_22__0/O[1]
                         net (fo=2, routed)           0.570     6.777    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_22__0_n_6
    SLICE_X46Y26         LUT4 (Prop_lut4_I0_O)        0.303     7.080 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_25__0/O
                         net (fo=3, routed)           0.610     7.690    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_25__0_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.814 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_14__0/O
                         net (fo=1, routed)           0.647     8.461    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_14__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.846 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_4__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.068 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_3__0/O[0]
                         net (fo=2, routed)           0.596     9.664    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/sext_ln708_1_fu_2111_p1[9]
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.299     9.963 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_7__1/O
                         net (fo=1, routed)           0.000     9.963    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_7__1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.496 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.496    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_2__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.819 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[15]_i_2__0/O[1]
                         net (fo=4, routed)           0.600    11.420    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/acc_2_V_fu_2122_p2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.300    11.720 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326[13]_i_1/O
                         net (fo=2, routed)           0.587    12.307    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326[13]_i_1_n_0
    SLICE_X40Y26         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.480    12.660    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X40Y26         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326_reg[13]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X40Y26         FDRE (Setup_fdre_C_D)       -0.283    12.351    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326_reg[13]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 3.731ns (39.750%)  route 5.655ns (60.250%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.639     2.933    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/Q
                         net (fo=80, routed)          1.474     4.863    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.987 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[3]_i_17__0/O
                         net (fo=2, routed)           0.501     5.488    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[3]_i_17__0_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.873 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.873    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[3]_i_16_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.207 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_22__0/O[1]
                         net (fo=2, routed)           0.570     6.777    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_22__0_n_6
    SLICE_X46Y26         LUT4 (Prop_lut4_I0_O)        0.303     7.080 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_25__0/O
                         net (fo=3, routed)           0.610     7.690    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_25__0_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.814 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_14__0/O
                         net (fo=1, routed)           0.647     8.461    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_14__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.846 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_4__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.068 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_3__0/O[0]
                         net (fo=2, routed)           0.596     9.664    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/sext_ln708_1_fu_2111_p1[9]
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.299     9.963 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_7__1/O
                         net (fo=1, routed)           0.000     9.963    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_7__1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.496 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.496    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_2__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.735 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[15]_i_2__0/O[2]
                         net (fo=4, routed)           0.616    11.352    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/acc_2_V_fu_2122_p2[14]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.327    11.679 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326[14]_i_1/O
                         net (fo=2, routed)           0.640    12.319    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326[14]_i_1_n_0
    SLICE_X44Y27         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.480    12.660    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X44Y27         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326_reg[14]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X44Y27         FDRE (Setup_fdre_C_D)       -0.266    12.368    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326_reg[14]
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 3.659ns (39.777%)  route 5.540ns (60.223%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.726     3.020    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X60Y14         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]/Q
                         net (fo=140, routed)         1.463     4.939    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269[3]
    SLICE_X49Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.063 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_17__0/O
                         net (fo=2, routed)           0.645     5.708    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_17__0_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.832 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_20__0/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_20__0_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.233 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.233    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[3]_i_16_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.567 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_22__0/O[1]
                         net (fo=2, routed)           0.580     7.147    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_22__0_n_6
    SLICE_X49Y13         LUT4 (Prop_lut4_I3_O)        0.303     7.450 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_26__0/O
                         net (fo=2, routed)           0.332     7.782    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_26__0_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.906 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_15__0/O
                         net (fo=2, routed)           0.625     8.531    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_15__0_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.929 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_4__0_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.151 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_3__0/O[0]
                         net (fo=2, routed)           0.621     9.772    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/sext_ln708_8_fu_2461_p1[9]
    SLICE_X45Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.071 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_7__0/O
                         net (fo=1, routed)           0.000    10.071    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_7__0_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.651 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_2/O[2]
                         net (fo=4, routed)           0.605    11.255    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/acc_16_V_fu_2472_p2[10]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.294    11.549 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_17_V_write_assign46_reg_1550[10]_i_1/O
                         net (fo=2, routed)           0.669    12.219    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_17_V_write_assign46_reg_1550[10]_i_1_n_0
    SLICE_X47Y12         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.490    12.670    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X47Y12         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[10]/C
                         clock pessimism              0.129    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X47Y12         FDRE (Setup_fdre_C_D)       -0.312    12.332    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 3.904ns (42.228%)  route 5.341ns (57.772%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.726     3.020    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X60Y14         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]/Q
                         net (fo=140, routed)         1.463     4.939    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269[3]
    SLICE_X49Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.063 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_17__0/O
                         net (fo=2, routed)           0.645     5.708    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_17__0_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.832 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_20__0/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_20__0_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.233 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.233    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[3]_i_16_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.567 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_22__0/O[1]
                         net (fo=2, routed)           0.580     7.147    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_22__0_n_6
    SLICE_X49Y13         LUT4 (Prop_lut4_I3_O)        0.303     7.450 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_26__0/O
                         net (fo=2, routed)           0.332     7.782    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_26__0_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.906 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_15__0/O
                         net (fo=2, routed)           0.625     8.531    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_15__0_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.929 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_4__0_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.151 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_3__0/O[0]
                         net (fo=2, routed)           0.621     9.772    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/sext_ln708_8_fu_2461_p1[9]
    SLICE_X45Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.071 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_7__0/O
                         net (fo=1, routed)           0.000    10.071    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_7__0_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.621 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.621    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_2_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.860 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[15]_i_2/O[2]
                         net (fo=4, routed)           0.532    11.392    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/acc_16_V_fu_2472_p2[14]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.330    11.722 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_17_V_write_assign46_reg_1550[14]_i_1/O
                         net (fo=2, routed)           0.543    12.265    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_17_V_write_assign46_reg_1550[14]_i_1_n_0
    SLICE_X44Y15         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.488    12.667    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X44Y15         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[14]/C
                         clock pessimism              0.129    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X44Y15         FDRE (Setup_fdre_C_D)       -0.251    12.391    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_19_V_write_assign42_reg_1578_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 3.446ns (36.645%)  route 5.958ns (63.355%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.709     3.003    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X56Y25         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[2]/Q
                         net (fo=180, routed)         1.383     4.842    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269[2]
    SLICE_X55Y13         LUT6 (Prop_lut6_I3_O)        0.124     4.966 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg[11]_i_31/O
                         net (fo=2, routed)           0.552     5.518    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg[11]_i_31_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.642 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg[11]_i_35/O
                         net (fo=1, routed)           0.000     5.642    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg[11]_i_35_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.066 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg_reg[11]_i_22/O[1]
                         net (fo=2, routed)           0.820     6.886    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg_reg[11]_i_22_n_6
    SLICE_X56Y14         LUT4 (Prop_lut4_I3_O)        0.303     7.189 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg[11]_i_26/O
                         net (fo=2, routed)           0.292     7.481    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg[11]_i_26_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.605 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg[11]_i_15/O
                         net (fo=2, routed)           0.623     8.228    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg[11]_i_15_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.626 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.626    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg_reg[11]_i_4_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.848 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg_reg[11]_i_3/O[0]
                         net (fo=2, routed)           0.794     9.642    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/sext_ln708_9_fu_2511_p1[9]
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.299     9.941 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg[11]_i_7/O
                         net (fo=1, routed)           0.000     9.941    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg[11]_i_7_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.581 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_18_preg_reg[11]_i_2/O[3]
                         net (fo=4, routed)           0.860    11.441    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/acc_18_V_fu_2522_p2[11]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.332    11.773 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_19_V_write_assign42_reg_1578[11]_i_1/O
                         net (fo=2, routed)           0.634    12.407    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_19_V_write_assign42_reg_1578[11]_i_1_n_0
    SLICE_X54Y19         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_19_V_write_assign42_reg_1578_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.542    12.722    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X54Y19         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_19_V_write_assign42_reg_1578_reg[11]/C
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X54Y19         FDRE (Setup_fdre_C_D)       -0.249    12.548    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_19_V_write_assign42_reg_1578_reg[11]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_3_preg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 3.788ns (40.765%)  route 5.504ns (59.235%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.639     2.933    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/Q
                         net (fo=80, routed)          1.474     4.863    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.987 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[3]_i_17__0/O
                         net (fo=2, routed)           0.501     5.488    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[3]_i_17__0_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.873 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.873    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[3]_i_16_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.207 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_22__0/O[1]
                         net (fo=2, routed)           0.570     6.777    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_22__0_n_6
    SLICE_X46Y26         LUT4 (Prop_lut4_I0_O)        0.303     7.080 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_25__0/O
                         net (fo=3, routed)           0.610     7.690    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_25__0_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.814 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_14__0/O
                         net (fo=1, routed)           0.647     8.461    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_14__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.846 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_4__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.068 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_3__0/O[0]
                         net (fo=2, routed)           0.596     9.664    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/sext_ln708_1_fu_2111_p1[9]
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.299     9.963 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_7__1/O
                         net (fo=1, routed)           0.000     9.963    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg[11]_i_7__1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.496 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.496    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[11]_i_2__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.819 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_2_preg_reg[15]_i_2__0/O[1]
                         net (fo=4, routed)           0.600    11.420    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/acc_2_V_fu_2122_p2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.300    11.720 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326[13]_i_1/O
                         net (fo=2, routed)           0.505    12.225    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_3_V_write_assign78_reg_1326[13]_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_3_preg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.478    12.658    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X40Y25         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_3_preg_reg[13]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)       -0.249    12.383    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_3_preg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_5_reg_3295_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_9_V_write_assign62_reg_1438_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 3.874ns (41.390%)  route 5.486ns (58.610%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.714     3.008    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X54Y28         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_5_reg_3295_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.518     3.526 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_5_reg_3295_reg[5]/Q
                         net (fo=14, routed)          1.047     4.573    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_5_reg_3295[5]
    SLICE_X55Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.697 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg[3]_i_17__0/O
                         net (fo=2, routed)           0.680     5.377    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg[3]_i_17__0_n_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.501 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg[3]_i_20__0/O
                         net (fo=1, routed)           0.000     5.501    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg[3]_i_20__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.877 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.877    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg_reg[3]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.200 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg_reg[11]_i_22__0/O[1]
                         net (fo=2, routed)           0.731     6.931    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg_reg[11]_i_22__0_n_6
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.306     7.237 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg[11]_i_25__0/O
                         net (fo=3, routed)           0.416     7.653    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg[11]_i_25__0_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.777 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg[11]_i_14__0/O
                         net (fo=1, routed)           0.612     8.389    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg[11]_i_14__0_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.774 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.774    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg_reg[11]_i_4__0_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.996 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg_reg[11]_i_3__0/O[0]
                         net (fo=2, routed)           0.737     9.733    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/sext_ln708_4_fu_2261_p1[9]
    SLICE_X58Y27         LUT4 (Prop_lut4_I3_O)        0.299    10.032 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg[11]_i_7__0/O
                         net (fo=1, routed)           0.000    10.032    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg[11]_i_7__0_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.565 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.565    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg_reg[11]_i_2_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.784 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_8_preg_reg[15]_i_2/O[0]
                         net (fo=4, routed)           0.620    11.403    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/acc_8_V_fu_2272_p2[12]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.321    11.724 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_9_V_write_assign62_reg_1438[12]_i_1/O
                         net (fo=2, routed)           0.643    12.368    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_9_V_write_assign62_reg_1438[12]_i_1_n_0
    SLICE_X60Y28         FDSE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_9_V_write_assign62_reg_1438_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.544    12.724    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X60Y28         FDSE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_9_V_write_assign62_reg_1438_reg[12]/C
                         clock pessimism              0.230    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X60Y28         FDSE (Setup_fdse_C_D)       -0.263    12.536    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_9_V_write_assign62_reg_1438_reg[12]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 3.850ns (41.946%)  route 5.329ns (58.054%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.726     3.020    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X60Y14         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]/Q
                         net (fo=140, routed)         1.463     4.939    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269[3]
    SLICE_X49Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.063 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_17__0/O
                         net (fo=2, routed)           0.645     5.708    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_17__0_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.832 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_20__0/O
                         net (fo=1, routed)           0.000     5.832    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[3]_i_20__0_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.233 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.233    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[3]_i_16_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.567 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_22__0/O[1]
                         net (fo=2, routed)           0.580     7.147    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_22__0_n_6
    SLICE_X49Y13         LUT4 (Prop_lut4_I3_O)        0.303     7.450 f  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_26__0/O
                         net (fo=2, routed)           0.332     7.782    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_26__0_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.906 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_15__0/O
                         net (fo=2, routed)           0.625     8.531    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_15__0_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.929 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_4__0_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.151 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_3__0/O[0]
                         net (fo=2, routed)           0.621     9.772    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/sext_ln708_8_fu_2461_p1[9]
    SLICE_X45Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.071 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_7__0/O
                         net (fo=1, routed)           0.000    10.071    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg[11]_i_7__0_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.621 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.621    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[11]_i_2_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.843 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_16_preg_reg[15]_i_2/O[0]
                         net (fo=4, routed)           0.430    11.272    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/acc_16_V_fu_2472_p2[12]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.293    11.565 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_17_V_write_assign46_reg_1550[12]_i_1/O
                         net (fo=2, routed)           0.633    12.199    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_17_V_write_assign46_reg_1550[12]_i_1_n_0
    SLICE_X44Y15         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.488    12.667    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X44Y15         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[12]/C
                         clock pessimism              0.129    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X44Y15         FDRE (Setup_fdre_C_D)       -0.264    12.378    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_17_preg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.199    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_11_preg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 3.953ns (42.205%)  route 5.413ns (57.795%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.709     3.003    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X56Y25         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[2]/Q
                         net (fo=180, routed)         1.210     4.669    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269[2]
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.793 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg[3]_i_17__0/O
                         net (fo=2, routed)           0.671     5.464    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg[3]_i_17__0_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.588 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg[3]_i_20__0/O
                         net (fo=1, routed)           0.000     5.588    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg[3]_i_20__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.989 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.989    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg_reg[3]_i_16_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.323 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg_reg[11]_i_22__0/O[1]
                         net (fo=2, routed)           0.452     6.775    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg_reg[11]_i_22__0_n_6
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.303     7.078 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg[11]_i_25__0/O
                         net (fo=3, routed)           0.510     7.588    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg[11]_i_25__0_n_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.712 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg[11]_i_14__0/O
                         net (fo=1, routed)           0.610     8.321    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg[11]_i_14__0_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.706 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.706    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg_reg[11]_i_4__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.928 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg_reg[11]_i_3__0/O[0]
                         net (fo=2, routed)           0.745     9.674    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/sext_ln708_5_fu_2311_p1[9]
    SLICE_X68Y29         LUT4 (Prop_lut4_I3_O)        0.299     9.973 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg[11]_i_7__0/O
                         net (fo=1, routed)           0.000     9.973    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg[11]_i_7__0_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.523 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.523    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg_reg[11]_i_2_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.857 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_10_preg_reg[15]_i_2/O[1]
                         net (fo=4, routed)           0.579    11.435    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/acc_10_V_fu_2322_p2[13]
    SLICE_X67Y30         LUT3 (Prop_lut3_I0_O)        0.297    11.732 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_11_V_write_assign58_reg_1466[13]_i_1/O
                         net (fo=2, routed)           0.637    12.369    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_11_V_write_assign58_reg_1466[13]_i_1_n_0
    SLICE_X67Y30         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_11_preg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.546    12.726    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X67Y30         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_11_preg_reg[13]/C
                         clock pessimism              0.230    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X67Y30         FDRE (Setup_fdre_C_D)       -0.245    12.556    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_11_preg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_5_V_write_assign70_reg_1382_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 4.063ns (44.011%)  route 5.169ns (55.989%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.639     2.933    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep/Q
                         net (fo=80, routed)          1.366     4.755    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/tmp_1_reg_3269_reg[3]_rep_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124     4.879 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg[3]_i_17__0/O
                         net (fo=2, routed)           0.403     5.282    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg[3]_i_17__0_n_0
    SLICE_X53Y22         LUT5 (Prop_lut5_I0_O)        0.124     5.406 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg[3]_i_20__0/O
                         net (fo=1, routed)           0.000     5.406    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg[3]_i_20__0_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.807 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.807    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg_reg[3]_i_16_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.029 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg_reg[11]_i_22__0/O[0]
                         net (fo=3, routed)           0.762     6.791    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781_n_539
    SLICE_X53Y25         LUT2 (Prop_lut2_I1_O)        0.324     7.115 r  design_1_i/hier_0/myproject_axi_0/inst/ap_return_4_preg[11]_i_17__0/O
                         net (fo=1, routed)           0.778     7.893    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg_reg[11]_i_4__0_0[0]
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.627 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     8.627    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg_reg[11]_i_4__0_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.849 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg_reg[11]_i_3__0/O[0]
                         net (fo=2, routed)           0.596     9.445    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/sext_ln708_2_fu_2161_p1[9]
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.299     9.744 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg[11]_i_7__1/O
                         net (fo=1, routed)           0.000     9.744    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg[11]_i_7__1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.277 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.277    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg_reg[11]_i_2__0_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.600 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_return_4_preg_reg[15]_i_2__0/O[1]
                         net (fo=4, routed)           0.620    11.220    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/acc_4_V_fu_2172_p2[13]
    SLICE_X49Y25         LUT3 (Prop_lut3_I0_O)        0.301    11.521 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_5_V_write_assign70_reg_1382[13]_i_1/O
                         net (fo=2, routed)           0.644    12.165    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_5_V_write_assign70_reg_1382[13]_i_1_n_0
    SLICE_X49Y25         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_5_V_write_assign70_reg_1382_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.476    12.656    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X49Y25         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_5_V_write_assign70_reg_1382_reg[13]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X49Y25         FDRE (Setup_fdre_C_D)       -0.266    12.364    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/res_5_V_write_assign70_reg_1382_reg[13]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  0.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/tmp_data_45_V_reg_2045_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer2_out_V_data_45_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.470%)  route 0.199ns (58.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.626     0.962    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/ap_clk
    SLICE_X52Y119        FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/tmp_data_45_V_reg_2045_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/tmp_data_45_V_reg_2045_reg[7]/Q
                         net (fo=1, routed)           0.199     1.302    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer2_out_V_data_45_V_U/U_fifo_w16_d1_A_ram/D[7]
    SLICE_X49Y121        FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer2_out_V_data_45_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.898     1.264    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer2_out_V_data_45_V_U/U_fifo_w16_d1_A_ram/ap_clk
    SLICE_X49Y121        FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer2_out_V_data_45_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][7]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X49Y121        FDRE (Hold_fdre_C_D)         0.066     1.291    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer2_out_V_data_45_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_8_V_reg_1780_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_8_V_read155_phi_reg_694_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.634%)  route 0.156ns (51.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.542     0.878    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/ap_clk
    SLICE_X50Y71         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_8_V_reg_1780_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_8_V_reg_1780_reg[13]/Q
                         net (fo=1, routed)           0.156     1.182    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_8_V_read155_phi_reg_694_reg[15]_0[13]
    SLICE_X49Y69         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_8_V_read155_phi_reg_694_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.814     1.180    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_clk
    SLICE_X49Y69         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_8_V_read155_phi_reg_694_reg[13]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.024     1.169    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_8_V_read155_phi_reg_694_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/tmp_data_24_V_reg_2560_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_24_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.974%)  route 0.203ns (59.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.560     0.896    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/ap_clk
    SLICE_X48Y40         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/tmp_data_24_V_reg_2560_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/tmp_data_24_V_reg_2560_reg[9]/Q
                         net (fo=1, routed)           0.203     1.240    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_24_V_U/U_fifo_w16_d1_A_ram/D[9]
    SLICE_X52Y40         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_24_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.824     1.190    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_24_V_U/U_fifo_w16_d1_A_ram/ap_clk
    SLICE_X52Y40         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_24_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][9]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.071     1.226    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_24_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_0_V_reg_1740_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_0_V_read147_phi_reg_598_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.077%)  route 0.170ns (50.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.544     0.880    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/ap_clk
    SLICE_X46Y76         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_0_V_reg_1740_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_0_V_reg_1740_reg[8]/Q
                         net (fo=1, routed)           0.170     1.214    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_0_V_read147_phi_reg_598_reg[15]_0[8]
    SLICE_X50Y75         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_0_V_read147_phi_reg_598_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.804     1.170    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_clk
    SLICE_X50Y75         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_0_V_read147_phi_reg_598_reg[8]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.059     1.194    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_0_V_read147_phi_reg_598_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer7_out_V_data_15_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_phi_reg_pp0_iter1_data_15_V_read98_phi_reg_1108_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.833%)  route 0.161ns (52.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.559     0.895    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer7_out_V_data_15_V_U/U_fifo_w7_d1_A_ram/ap_clk
    SLICE_X50Y49         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer7_out_V_data_15_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer7_out_V_data_15_V_U/U_fifo_w7_d1_A_ram/SRL_SIG_reg[0][4]/Q
                         net (fo=1, routed)           0.161     1.204    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_phi_reg_pp0_iter1_data_15_V_read98_phi_reg_1108_reg[5]_0[4]
    SLICE_X49Y49         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_phi_reg_pp0_iter1_data_15_V_read98_phi_reg_1108_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.830     1.196    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X49Y49         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_phi_reg_pp0_iter1_data_15_V_read98_phi_reg_1108_reg[4]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.019     1.180    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_phi_reg_pp0_iter1_data_15_V_read98_phi_reg_1108_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/tmp_data_10_V_reg_2490_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_10_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.606%)  route 0.234ns (62.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.557     0.893    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/ap_clk
    SLICE_X45Y50         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/tmp_data_10_V_reg_2490_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/tmp_data_10_V_reg_2490_reg[7]/Q
                         net (fo=1, routed)           0.234     1.268    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_10_V_U/U_fifo_w16_d1_A_ram/D[7]
    SLICE_X45Y49         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_10_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.830     1.196    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_10_V_U/U_fifo_w16_d1_A_ram/ap_clk
    SLICE_X45Y49         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_10_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][7]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.075     1.241    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer5_out_V_data_10_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_10_V_reg_1790_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_10_V_read157_phi_reg_718_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.948%)  route 0.171ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.543     0.879    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/ap_clk
    SLICE_X46Y75         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_10_V_reg_1790_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_10_V_reg_1790_reg[10]/Q
                         net (fo=1, routed)           0.171     1.214    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_10_V_read157_phi_reg_718_reg[15]_0[10]
    SLICE_X50Y75         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_10_V_read157_phi_reg_718_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.804     1.170    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_clk
    SLICE_X50Y75         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_10_V_read157_phi_reg_718_reg[10]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.052     1.187    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_10_V_read157_phi_reg_718_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/data_15_V_read98_phi_reg_1108_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/data_15_V_read98_rewind_reg_676_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.227ns (57.706%)  route 0.166ns (42.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.556     0.892    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X49Y50         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/data_15_V_read98_phi_reg_1108_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/data_15_V_read98_phi_reg_1108_reg[4]/Q
                         net (fo=2, routed)           0.166     1.186    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/data_15_V_read98_phi_reg_1108[4]
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.099     1.285 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/data_15_V_read98_rewind_reg_676[4]_i_1/O
                         net (fo=1, routed)           0.000     1.285    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_phi_mux_data_15_V_read98_rewind_phi_fu_680_p6[4]
    SLICE_X48Y49         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/data_15_V_read98_rewind_reg_676_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.830     1.196    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/ap_clk
    SLICE_X48Y49         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/data_15_V_read98_rewind_reg_676_reg[4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092/data_15_V_read98_rewind_reg_676_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.226ns (55.622%)  route 0.180ns (44.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.553     0.889    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/ap_clk
    SLICE_X49Y19         FDSE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDSE (Prop_fdse_C_Q)         0.128     1.016 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.180     1.197    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/mOutPtr_reg_n_0_[1]
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.098     1.295 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/internal_empty_n_i_1__204/O
                         net (fo=1, routed)           0.000     1.295    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/internal_empty_n_i_1__204_n_0
    SLICE_X50Y19         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.815     1.181    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/ap_clk
    SLICE_X50Y19         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/internal_empty_n_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.121     1.267    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/layer10_out_V_data_26_V_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_14_V_reg_1810_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_14_V_read161_phi_reg_766_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.500%)  route 0.174ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.544     0.880    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/ap_clk
    SLICE_X46Y73         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_14_V_reg_1810_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/data_14_V_reg_1810_reg[8]/Q
                         net (fo=1, routed)           0.174     1.218    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_14_V_read161_phi_reg_766_reg[15]_0[8]
    SLICE_X50Y73         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_14_V_read161_phi_reg_766_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.805     1.171    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_clk
    SLICE_X50Y73         FDRE                                         r  design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_14_V_read161_phi_reg_766_reg[8]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.053     1.189    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/ap_phi_reg_pp0_iter1_data_14_V_read161_phi_reg_766_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y38   design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/myproject_axi_mul_mul_16s_7s_22_1_1_U19/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y36   design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/myproject_axi_mul_mul_16s_7s_22_1_1_U21/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y34   design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/myproject_axi_mul_mul_16s_7s_22_1_1_U23/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y37   design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/myproject_axi_mul_mul_16s_7s_22_1_1_U25/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y42   design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/myproject_axi_mul_mul_16s_7s_22_1_1_U27/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y47   design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/myproject_axi_mul_mul_16s_7s_22_1_1_U29/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y44   design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/myproject_axi_mul_mul_16s_7s_22_1_1_U31/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y47   design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380/myproject_axi_mul_mul_16s_7s_22_1_1_U33/myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y10   design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/tmp_data_2_V_reg_708_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y9    design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_781/softmax_array_array_ap_fixed_5u_softmax_config13_U0/grp_softmax_latency_array_array_softmax_config13_s_fu_158/tmp_data_4_V_reg_718_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X20Y32  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X20Y32  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X20Y32  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X20Y32  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X20Y32  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X20Y32  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X20Y32  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X20Y32  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y47   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y47   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y39   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y39   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y39   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y39   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y39   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y39   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y39   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y39   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X20Y31  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X20Y31  design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.718ns (20.888%)  route 2.719ns (79.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.837     3.131    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y46          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.550 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.636     4.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.485 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.083     6.568    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X5Y49          FDCE (Recov_fdce_C_CLR)     -0.405    12.548    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.718ns (20.888%)  route 2.719ns (79.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.837     3.131    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y46          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.550 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.636     4.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.485 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.083     6.568    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X5Y49          FDCE (Recov_fdce_C_CLR)     -0.405    12.548    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.718ns (20.888%)  route 2.719ns (79.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.837     3.131    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y46          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.550 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.636     4.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.485 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.083     6.568    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X5Y49          FDCE (Recov_fdce_C_CLR)     -0.405    12.548    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.718ns (20.888%)  route 2.719ns (79.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.837     3.131    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y46          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.550 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.636     4.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.485 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.083     6.568    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y49          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y49          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X5Y49          FDPE (Recov_fdpe_C_PRE)     -0.359    12.594    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.718ns (20.888%)  route 2.719ns (79.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.837     3.131    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y46          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.550 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.636     4.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.485 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.083     6.568    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y49          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y49          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X5Y49          FDPE (Recov_fdpe_C_PRE)     -0.359    12.594    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.718ns (20.888%)  route 2.719ns (79.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.837     3.131    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y46          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.550 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.636     4.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.485 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.083     6.568    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y49          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y49          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X5Y49          FDPE (Recov_fdpe_C_PRE)     -0.359    12.594    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.718ns (23.103%)  route 2.390ns (76.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.837     3.131    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y46          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.550 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.636     4.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.485 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.753     6.239    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X5Y48          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y48          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X5Y48          FDCE (Recov_fdce_C_CLR)     -0.405    12.548    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.718ns (23.103%)  route 2.390ns (76.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.837     3.131    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y46          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.550 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.636     4.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.485 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.753     6.239    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X5Y48          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y48          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X5Y48          FDCE (Recov_fdce_C_CLR)     -0.405    12.548    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.718ns (23.103%)  route 2.390ns (76.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.837     3.131    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y46          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.550 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.636     4.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.485 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.753     6.239    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y48          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y48          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X5Y48          FDPE (Recov_fdpe_C_PRE)     -0.359    12.594    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.718ns (23.103%)  route 2.390ns (76.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.837     3.131    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y46          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.550 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.636     4.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.485 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.753     6.239    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y48          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       1.659    12.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y48          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X5Y48          FDPE (Recov_fdpe_C_PRE)     -0.359    12.594    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  6.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.491%)  route 0.338ns (64.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.624     0.960    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y41          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.166     1.267    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.045     1.312 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.172     1.484    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y40          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.894     1.260    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y40          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.976    
    SLICE_X0Y40          FDCE (Remov_fdce_C_CLR)     -0.067     0.909    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.491%)  route 0.338ns (64.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.624     0.960    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y41          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.166     1.267    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.045     1.312 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.172     1.484    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y40          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.894     1.260    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y40          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.976    
    SLICE_X0Y40          FDCE (Remov_fdce_C_CLR)     -0.067     0.909    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.491%)  route 0.338ns (64.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.624     0.960    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y41          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.166     1.267    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.045     1.312 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.172     1.484    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y40          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.894     1.260    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y40          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.976    
    SLICE_X0Y40          FDCE (Remov_fdce_C_CLR)     -0.067     0.909    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.491%)  route 0.338ns (64.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.624     0.960    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y41          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.166     1.267    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.045     1.312 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.172     1.484    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y40          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.894     1.260    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y40          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.976    
    SLICE_X0Y40          FDCE (Remov_fdce_C_CLR)     -0.067     0.909    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.491%)  route 0.338ns (64.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.624     0.960    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y41          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.166     1.267    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.045     1.312 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.172     1.484    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y40          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.894     1.260    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y40          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.976    
    SLICE_X0Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.395%)  route 0.457ns (68.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.625     0.961    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.300    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.281     1.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X2Y48          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.896     1.262    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y48          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.395%)  route 0.457ns (68.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.625     0.961    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.300    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.281     1.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X2Y48          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.896     1.262    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y48          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.395%)  route 0.457ns (68.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.625     0.961    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.300    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.281     1.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X2Y48          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.896     1.262    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y48          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.395%)  route 0.457ns (68.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.625     0.961    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y46          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.300    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.345 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.281     1.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X2Y48          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.896     1.262    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y48          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y48          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.246ns (34.837%)  route 0.460ns (65.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.625     0.961    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y44          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.148     1.109 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.288     1.397    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y47          LUT3 (Prop_lut3_I1_O)        0.098     1.495 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.172     1.667    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y46          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19877, routed)       0.895     1.261    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y46          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X2Y46          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.757    





