#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 23 17:25:09 2022
# Process ID: 4540
# Current directory: C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register-main/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17592 C:\Users\Biagio\Desktop\Linear-Feedback-Shift-Register-main\vivado\LFSR.xpr
# Log file: C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register-main/vivado/vivado.log
# Journal file: C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register-main/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register-main/vivado/LFSR.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register-main/vivado/LFSR.gen/sources_1', nor could it be found using path 'C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register/vivado/LFSR.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.488 ; gain = 0.000
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 23 17:26:22 2022] Launched synth_1...
Run output will be captured here: C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register-main/vivado/LFSR.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_lfsr
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1022.863 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register-main/vivado/LFSR.srcs/constrs_lfsr/new/lfsr.xdc]
Finished Parsing XDC File [C:/Users/Biagio/Desktop/Linear-Feedback-Shift-Register-main/vivado/LFSR.srcs/constrs_lfsr/new/lfsr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1237.199 ; gain = 231.711
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 23 17:29:39 2022...
