|max_frequency_top
clk => max_frequency:u_Max_Frequency.clk
reset => max_frequency:u_Max_Frequency.reset
clk_enable => max_frequency:u_Max_Frequency.clk_enable
rx_in_re[0] => max_frequency:u_Max_Frequency.rx_in_re[0]
rx_in_re[1] => max_frequency:u_Max_Frequency.rx_in_re[1]
rx_in_re[2] => max_frequency:u_Max_Frequency.rx_in_re[2]
rx_in_re[3] => max_frequency:u_Max_Frequency.rx_in_re[3]
rx_in_re[4] => max_frequency:u_Max_Frequency.rx_in_re[4]
rx_in_re[5] => max_frequency:u_Max_Frequency.rx_in_re[5]
rx_in_re[6] => max_frequency:u_Max_Frequency.rx_in_re[6]
rx_in_re[7] => max_frequency:u_Max_Frequency.rx_in_re[7]
rx_in_re[8] => max_frequency:u_Max_Frequency.rx_in_re[8]
rx_in_re[9] => max_frequency:u_Max_Frequency.rx_in_re[9]
rx_in_re[10] => max_frequency:u_Max_Frequency.rx_in_re[10]
rx_in_re[11] => max_frequency:u_Max_Frequency.rx_in_re[11]
rx_in_im[0] => max_frequency:u_Max_Frequency.rx_in_im[0]
rx_in_im[1] => max_frequency:u_Max_Frequency.rx_in_im[1]
rx_in_im[2] => max_frequency:u_Max_Frequency.rx_in_im[2]
rx_in_im[3] => max_frequency:u_Max_Frequency.rx_in_im[3]
rx_in_im[4] => max_frequency:u_Max_Frequency.rx_in_im[4]
rx_in_im[5] => max_frequency:u_Max_Frequency.rx_in_im[5]
rx_in_im[6] => max_frequency:u_Max_Frequency.rx_in_im[6]
rx_in_im[7] => max_frequency:u_Max_Frequency.rx_in_im[7]
rx_in_im[8] => max_frequency:u_Max_Frequency.rx_in_im[8]
rx_in_im[9] => max_frequency:u_Max_Frequency.rx_in_im[9]
rx_in_im[10] => max_frequency:u_Max_Frequency.rx_in_im[10]
rx_in_im[11] => max_frequency:u_Max_Frequency.rx_in_im[11]
valid << max_frequency:u_Max_Frequency.valid


|max_frequency_top|max_frequency:u_Max_Frequency
clk => max_frequency_tc:u_max_frequency_tc.clk
clk => serial2parallel:u_serial2parallel.clk
clk => fft_streamer:u_FFT_streamer.clk
reset => max_frequency_tc:u_max_frequency_tc.reset
reset => serial2parallel:u_serial2parallel.reset
reset => fft_streamer:u_FFT_streamer.reset
clk_enable => max_frequency_tc:u_max_frequency_tc.clk_enable
rx_in_re[0] => serial2parallel:u_serial2parallel.S_re[0]
rx_in_re[1] => serial2parallel:u_serial2parallel.S_re[1]
rx_in_re[2] => serial2parallel:u_serial2parallel.S_re[2]
rx_in_re[3] => serial2parallel:u_serial2parallel.S_re[3]
rx_in_re[4] => serial2parallel:u_serial2parallel.S_re[4]
rx_in_re[5] => serial2parallel:u_serial2parallel.S_re[5]
rx_in_re[6] => serial2parallel:u_serial2parallel.S_re[6]
rx_in_re[7] => serial2parallel:u_serial2parallel.S_re[7]
rx_in_re[8] => serial2parallel:u_serial2parallel.S_re[8]
rx_in_re[9] => serial2parallel:u_serial2parallel.S_re[9]
rx_in_re[10] => serial2parallel:u_serial2parallel.S_re[10]
rx_in_re[11] => serial2parallel:u_serial2parallel.S_re[11]
rx_in_im[0] => serial2parallel:u_serial2parallel.S_im[0]
rx_in_im[1] => serial2parallel:u_serial2parallel.S_im[1]
rx_in_im[2] => serial2parallel:u_serial2parallel.S_im[2]
rx_in_im[3] => serial2parallel:u_serial2parallel.S_im[3]
rx_in_im[4] => serial2parallel:u_serial2parallel.S_im[4]
rx_in_im[5] => serial2parallel:u_serial2parallel.S_im[5]
rx_in_im[6] => serial2parallel:u_serial2parallel.S_im[6]
rx_in_im[7] => serial2parallel:u_serial2parallel.S_im[7]
rx_in_im[8] => serial2parallel:u_serial2parallel.S_im[8]
rx_in_im[9] => serial2parallel:u_serial2parallel.S_im[9]
rx_in_im[10] => serial2parallel:u_serial2parallel.S_im[10]
rx_in_im[11] => serial2parallel:u_serial2parallel.S_im[11]
ce_out <= max_frequency_tc:u_max_frequency_tc.enb_1_16_1
valid <= fft_streamer:u_FFT_streamer.valid
fft_data_re[15][0] <= fft_streamer:u_FFT_streamer.fft_data_re[15][0]
fft_data_re[15][1] <= fft_streamer:u_FFT_streamer.fft_data_re[15][1]
fft_data_re[15][2] <= fft_streamer:u_FFT_streamer.fft_data_re[15][2]
fft_data_re[15][3] <= fft_streamer:u_FFT_streamer.fft_data_re[15][3]
fft_data_re[15][4] <= fft_streamer:u_FFT_streamer.fft_data_re[15][4]
fft_data_re[15][5] <= fft_streamer:u_FFT_streamer.fft_data_re[15][5]
fft_data_re[15][6] <= fft_streamer:u_FFT_streamer.fft_data_re[15][6]
fft_data_re[15][7] <= fft_streamer:u_FFT_streamer.fft_data_re[15][7]
fft_data_re[15][8] <= fft_streamer:u_FFT_streamer.fft_data_re[15][8]
fft_data_re[15][9] <= fft_streamer:u_FFT_streamer.fft_data_re[15][9]
fft_data_re[15][10] <= fft_streamer:u_FFT_streamer.fft_data_re[15][10]
fft_data_re[15][11] <= fft_streamer:u_FFT_streamer.fft_data_re[15][11]
fft_data_re[14][0] <= fft_streamer:u_FFT_streamer.fft_data_re[14][0]
fft_data_re[14][1] <= fft_streamer:u_FFT_streamer.fft_data_re[14][1]
fft_data_re[14][2] <= fft_streamer:u_FFT_streamer.fft_data_re[14][2]
fft_data_re[14][3] <= fft_streamer:u_FFT_streamer.fft_data_re[14][3]
fft_data_re[14][4] <= fft_streamer:u_FFT_streamer.fft_data_re[14][4]
fft_data_re[14][5] <= fft_streamer:u_FFT_streamer.fft_data_re[14][5]
fft_data_re[14][6] <= fft_streamer:u_FFT_streamer.fft_data_re[14][6]
fft_data_re[14][7] <= fft_streamer:u_FFT_streamer.fft_data_re[14][7]
fft_data_re[14][8] <= fft_streamer:u_FFT_streamer.fft_data_re[14][8]
fft_data_re[14][9] <= fft_streamer:u_FFT_streamer.fft_data_re[14][9]
fft_data_re[14][10] <= fft_streamer:u_FFT_streamer.fft_data_re[14][10]
fft_data_re[14][11] <= fft_streamer:u_FFT_streamer.fft_data_re[14][11]
fft_data_re[13][0] <= fft_streamer:u_FFT_streamer.fft_data_re[13][0]
fft_data_re[13][1] <= fft_streamer:u_FFT_streamer.fft_data_re[13][1]
fft_data_re[13][2] <= fft_streamer:u_FFT_streamer.fft_data_re[13][2]
fft_data_re[13][3] <= fft_streamer:u_FFT_streamer.fft_data_re[13][3]
fft_data_re[13][4] <= fft_streamer:u_FFT_streamer.fft_data_re[13][4]
fft_data_re[13][5] <= fft_streamer:u_FFT_streamer.fft_data_re[13][5]
fft_data_re[13][6] <= fft_streamer:u_FFT_streamer.fft_data_re[13][6]
fft_data_re[13][7] <= fft_streamer:u_FFT_streamer.fft_data_re[13][7]
fft_data_re[13][8] <= fft_streamer:u_FFT_streamer.fft_data_re[13][8]
fft_data_re[13][9] <= fft_streamer:u_FFT_streamer.fft_data_re[13][9]
fft_data_re[13][10] <= fft_streamer:u_FFT_streamer.fft_data_re[13][10]
fft_data_re[13][11] <= fft_streamer:u_FFT_streamer.fft_data_re[13][11]
fft_data_re[12][0] <= fft_streamer:u_FFT_streamer.fft_data_re[12][0]
fft_data_re[12][1] <= fft_streamer:u_FFT_streamer.fft_data_re[12][1]
fft_data_re[12][2] <= fft_streamer:u_FFT_streamer.fft_data_re[12][2]
fft_data_re[12][3] <= fft_streamer:u_FFT_streamer.fft_data_re[12][3]
fft_data_re[12][4] <= fft_streamer:u_FFT_streamer.fft_data_re[12][4]
fft_data_re[12][5] <= fft_streamer:u_FFT_streamer.fft_data_re[12][5]
fft_data_re[12][6] <= fft_streamer:u_FFT_streamer.fft_data_re[12][6]
fft_data_re[12][7] <= fft_streamer:u_FFT_streamer.fft_data_re[12][7]
fft_data_re[12][8] <= fft_streamer:u_FFT_streamer.fft_data_re[12][8]
fft_data_re[12][9] <= fft_streamer:u_FFT_streamer.fft_data_re[12][9]
fft_data_re[12][10] <= fft_streamer:u_FFT_streamer.fft_data_re[12][10]
fft_data_re[12][11] <= fft_streamer:u_FFT_streamer.fft_data_re[12][11]
fft_data_re[11][0] <= fft_streamer:u_FFT_streamer.fft_data_re[11][0]
fft_data_re[11][1] <= fft_streamer:u_FFT_streamer.fft_data_re[11][1]
fft_data_re[11][2] <= fft_streamer:u_FFT_streamer.fft_data_re[11][2]
fft_data_re[11][3] <= fft_streamer:u_FFT_streamer.fft_data_re[11][3]
fft_data_re[11][4] <= fft_streamer:u_FFT_streamer.fft_data_re[11][4]
fft_data_re[11][5] <= fft_streamer:u_FFT_streamer.fft_data_re[11][5]
fft_data_re[11][6] <= fft_streamer:u_FFT_streamer.fft_data_re[11][6]
fft_data_re[11][7] <= fft_streamer:u_FFT_streamer.fft_data_re[11][7]
fft_data_re[11][8] <= fft_streamer:u_FFT_streamer.fft_data_re[11][8]
fft_data_re[11][9] <= fft_streamer:u_FFT_streamer.fft_data_re[11][9]
fft_data_re[11][10] <= fft_streamer:u_FFT_streamer.fft_data_re[11][10]
fft_data_re[11][11] <= fft_streamer:u_FFT_streamer.fft_data_re[11][11]
fft_data_re[10][0] <= fft_streamer:u_FFT_streamer.fft_data_re[10][0]
fft_data_re[10][1] <= fft_streamer:u_FFT_streamer.fft_data_re[10][1]
fft_data_re[10][2] <= fft_streamer:u_FFT_streamer.fft_data_re[10][2]
fft_data_re[10][3] <= fft_streamer:u_FFT_streamer.fft_data_re[10][3]
fft_data_re[10][4] <= fft_streamer:u_FFT_streamer.fft_data_re[10][4]
fft_data_re[10][5] <= fft_streamer:u_FFT_streamer.fft_data_re[10][5]
fft_data_re[10][6] <= fft_streamer:u_FFT_streamer.fft_data_re[10][6]
fft_data_re[10][7] <= fft_streamer:u_FFT_streamer.fft_data_re[10][7]
fft_data_re[10][8] <= fft_streamer:u_FFT_streamer.fft_data_re[10][8]
fft_data_re[10][9] <= fft_streamer:u_FFT_streamer.fft_data_re[10][9]
fft_data_re[10][10] <= fft_streamer:u_FFT_streamer.fft_data_re[10][10]
fft_data_re[10][11] <= fft_streamer:u_FFT_streamer.fft_data_re[10][11]
fft_data_re[9][0] <= fft_streamer:u_FFT_streamer.fft_data_re[9][0]
fft_data_re[9][1] <= fft_streamer:u_FFT_streamer.fft_data_re[9][1]
fft_data_re[9][2] <= fft_streamer:u_FFT_streamer.fft_data_re[9][2]
fft_data_re[9][3] <= fft_streamer:u_FFT_streamer.fft_data_re[9][3]
fft_data_re[9][4] <= fft_streamer:u_FFT_streamer.fft_data_re[9][4]
fft_data_re[9][5] <= fft_streamer:u_FFT_streamer.fft_data_re[9][5]
fft_data_re[9][6] <= fft_streamer:u_FFT_streamer.fft_data_re[9][6]
fft_data_re[9][7] <= fft_streamer:u_FFT_streamer.fft_data_re[9][7]
fft_data_re[9][8] <= fft_streamer:u_FFT_streamer.fft_data_re[9][8]
fft_data_re[9][9] <= fft_streamer:u_FFT_streamer.fft_data_re[9][9]
fft_data_re[9][10] <= fft_streamer:u_FFT_streamer.fft_data_re[9][10]
fft_data_re[9][11] <= fft_streamer:u_FFT_streamer.fft_data_re[9][11]
fft_data_re[8][0] <= fft_streamer:u_FFT_streamer.fft_data_re[8][0]
fft_data_re[8][1] <= fft_streamer:u_FFT_streamer.fft_data_re[8][1]
fft_data_re[8][2] <= fft_streamer:u_FFT_streamer.fft_data_re[8][2]
fft_data_re[8][3] <= fft_streamer:u_FFT_streamer.fft_data_re[8][3]
fft_data_re[8][4] <= fft_streamer:u_FFT_streamer.fft_data_re[8][4]
fft_data_re[8][5] <= fft_streamer:u_FFT_streamer.fft_data_re[8][5]
fft_data_re[8][6] <= fft_streamer:u_FFT_streamer.fft_data_re[8][6]
fft_data_re[8][7] <= fft_streamer:u_FFT_streamer.fft_data_re[8][7]
fft_data_re[8][8] <= fft_streamer:u_FFT_streamer.fft_data_re[8][8]
fft_data_re[8][9] <= fft_streamer:u_FFT_streamer.fft_data_re[8][9]
fft_data_re[8][10] <= fft_streamer:u_FFT_streamer.fft_data_re[8][10]
fft_data_re[8][11] <= fft_streamer:u_FFT_streamer.fft_data_re[8][11]
fft_data_re[7][0] <= fft_streamer:u_FFT_streamer.fft_data_re[7][0]
fft_data_re[7][1] <= fft_streamer:u_FFT_streamer.fft_data_re[7][1]
fft_data_re[7][2] <= fft_streamer:u_FFT_streamer.fft_data_re[7][2]
fft_data_re[7][3] <= fft_streamer:u_FFT_streamer.fft_data_re[7][3]
fft_data_re[7][4] <= fft_streamer:u_FFT_streamer.fft_data_re[7][4]
fft_data_re[7][5] <= fft_streamer:u_FFT_streamer.fft_data_re[7][5]
fft_data_re[7][6] <= fft_streamer:u_FFT_streamer.fft_data_re[7][6]
fft_data_re[7][7] <= fft_streamer:u_FFT_streamer.fft_data_re[7][7]
fft_data_re[7][8] <= fft_streamer:u_FFT_streamer.fft_data_re[7][8]
fft_data_re[7][9] <= fft_streamer:u_FFT_streamer.fft_data_re[7][9]
fft_data_re[7][10] <= fft_streamer:u_FFT_streamer.fft_data_re[7][10]
fft_data_re[7][11] <= fft_streamer:u_FFT_streamer.fft_data_re[7][11]
fft_data_re[6][0] <= fft_streamer:u_FFT_streamer.fft_data_re[6][0]
fft_data_re[6][1] <= fft_streamer:u_FFT_streamer.fft_data_re[6][1]
fft_data_re[6][2] <= fft_streamer:u_FFT_streamer.fft_data_re[6][2]
fft_data_re[6][3] <= fft_streamer:u_FFT_streamer.fft_data_re[6][3]
fft_data_re[6][4] <= fft_streamer:u_FFT_streamer.fft_data_re[6][4]
fft_data_re[6][5] <= fft_streamer:u_FFT_streamer.fft_data_re[6][5]
fft_data_re[6][6] <= fft_streamer:u_FFT_streamer.fft_data_re[6][6]
fft_data_re[6][7] <= fft_streamer:u_FFT_streamer.fft_data_re[6][7]
fft_data_re[6][8] <= fft_streamer:u_FFT_streamer.fft_data_re[6][8]
fft_data_re[6][9] <= fft_streamer:u_FFT_streamer.fft_data_re[6][9]
fft_data_re[6][10] <= fft_streamer:u_FFT_streamer.fft_data_re[6][10]
fft_data_re[6][11] <= fft_streamer:u_FFT_streamer.fft_data_re[6][11]
fft_data_re[5][0] <= fft_streamer:u_FFT_streamer.fft_data_re[5][0]
fft_data_re[5][1] <= fft_streamer:u_FFT_streamer.fft_data_re[5][1]
fft_data_re[5][2] <= fft_streamer:u_FFT_streamer.fft_data_re[5][2]
fft_data_re[5][3] <= fft_streamer:u_FFT_streamer.fft_data_re[5][3]
fft_data_re[5][4] <= fft_streamer:u_FFT_streamer.fft_data_re[5][4]
fft_data_re[5][5] <= fft_streamer:u_FFT_streamer.fft_data_re[5][5]
fft_data_re[5][6] <= fft_streamer:u_FFT_streamer.fft_data_re[5][6]
fft_data_re[5][7] <= fft_streamer:u_FFT_streamer.fft_data_re[5][7]
fft_data_re[5][8] <= fft_streamer:u_FFT_streamer.fft_data_re[5][8]
fft_data_re[5][9] <= fft_streamer:u_FFT_streamer.fft_data_re[5][9]
fft_data_re[5][10] <= fft_streamer:u_FFT_streamer.fft_data_re[5][10]
fft_data_re[5][11] <= fft_streamer:u_FFT_streamer.fft_data_re[5][11]
fft_data_re[4][0] <= fft_streamer:u_FFT_streamer.fft_data_re[4][0]
fft_data_re[4][1] <= fft_streamer:u_FFT_streamer.fft_data_re[4][1]
fft_data_re[4][2] <= fft_streamer:u_FFT_streamer.fft_data_re[4][2]
fft_data_re[4][3] <= fft_streamer:u_FFT_streamer.fft_data_re[4][3]
fft_data_re[4][4] <= fft_streamer:u_FFT_streamer.fft_data_re[4][4]
fft_data_re[4][5] <= fft_streamer:u_FFT_streamer.fft_data_re[4][5]
fft_data_re[4][6] <= fft_streamer:u_FFT_streamer.fft_data_re[4][6]
fft_data_re[4][7] <= fft_streamer:u_FFT_streamer.fft_data_re[4][7]
fft_data_re[4][8] <= fft_streamer:u_FFT_streamer.fft_data_re[4][8]
fft_data_re[4][9] <= fft_streamer:u_FFT_streamer.fft_data_re[4][9]
fft_data_re[4][10] <= fft_streamer:u_FFT_streamer.fft_data_re[4][10]
fft_data_re[4][11] <= fft_streamer:u_FFT_streamer.fft_data_re[4][11]
fft_data_re[3][0] <= fft_streamer:u_FFT_streamer.fft_data_re[3][0]
fft_data_re[3][1] <= fft_streamer:u_FFT_streamer.fft_data_re[3][1]
fft_data_re[3][2] <= fft_streamer:u_FFT_streamer.fft_data_re[3][2]
fft_data_re[3][3] <= fft_streamer:u_FFT_streamer.fft_data_re[3][3]
fft_data_re[3][4] <= fft_streamer:u_FFT_streamer.fft_data_re[3][4]
fft_data_re[3][5] <= fft_streamer:u_FFT_streamer.fft_data_re[3][5]
fft_data_re[3][6] <= fft_streamer:u_FFT_streamer.fft_data_re[3][6]
fft_data_re[3][7] <= fft_streamer:u_FFT_streamer.fft_data_re[3][7]
fft_data_re[3][8] <= fft_streamer:u_FFT_streamer.fft_data_re[3][8]
fft_data_re[3][9] <= fft_streamer:u_FFT_streamer.fft_data_re[3][9]
fft_data_re[3][10] <= fft_streamer:u_FFT_streamer.fft_data_re[3][10]
fft_data_re[3][11] <= fft_streamer:u_FFT_streamer.fft_data_re[3][11]
fft_data_re[2][0] <= fft_streamer:u_FFT_streamer.fft_data_re[2][0]
fft_data_re[2][1] <= fft_streamer:u_FFT_streamer.fft_data_re[2][1]
fft_data_re[2][2] <= fft_streamer:u_FFT_streamer.fft_data_re[2][2]
fft_data_re[2][3] <= fft_streamer:u_FFT_streamer.fft_data_re[2][3]
fft_data_re[2][4] <= fft_streamer:u_FFT_streamer.fft_data_re[2][4]
fft_data_re[2][5] <= fft_streamer:u_FFT_streamer.fft_data_re[2][5]
fft_data_re[2][6] <= fft_streamer:u_FFT_streamer.fft_data_re[2][6]
fft_data_re[2][7] <= fft_streamer:u_FFT_streamer.fft_data_re[2][7]
fft_data_re[2][8] <= fft_streamer:u_FFT_streamer.fft_data_re[2][8]
fft_data_re[2][9] <= fft_streamer:u_FFT_streamer.fft_data_re[2][9]
fft_data_re[2][10] <= fft_streamer:u_FFT_streamer.fft_data_re[2][10]
fft_data_re[2][11] <= fft_streamer:u_FFT_streamer.fft_data_re[2][11]
fft_data_re[1][0] <= fft_streamer:u_FFT_streamer.fft_data_re[1][0]
fft_data_re[1][1] <= fft_streamer:u_FFT_streamer.fft_data_re[1][1]
fft_data_re[1][2] <= fft_streamer:u_FFT_streamer.fft_data_re[1][2]
fft_data_re[1][3] <= fft_streamer:u_FFT_streamer.fft_data_re[1][3]
fft_data_re[1][4] <= fft_streamer:u_FFT_streamer.fft_data_re[1][4]
fft_data_re[1][5] <= fft_streamer:u_FFT_streamer.fft_data_re[1][5]
fft_data_re[1][6] <= fft_streamer:u_FFT_streamer.fft_data_re[1][6]
fft_data_re[1][7] <= fft_streamer:u_FFT_streamer.fft_data_re[1][7]
fft_data_re[1][8] <= fft_streamer:u_FFT_streamer.fft_data_re[1][8]
fft_data_re[1][9] <= fft_streamer:u_FFT_streamer.fft_data_re[1][9]
fft_data_re[1][10] <= fft_streamer:u_FFT_streamer.fft_data_re[1][10]
fft_data_re[1][11] <= fft_streamer:u_FFT_streamer.fft_data_re[1][11]
fft_data_re[0][0] <= fft_streamer:u_FFT_streamer.fft_data_re[0][0]
fft_data_re[0][1] <= fft_streamer:u_FFT_streamer.fft_data_re[0][1]
fft_data_re[0][2] <= fft_streamer:u_FFT_streamer.fft_data_re[0][2]
fft_data_re[0][3] <= fft_streamer:u_FFT_streamer.fft_data_re[0][3]
fft_data_re[0][4] <= fft_streamer:u_FFT_streamer.fft_data_re[0][4]
fft_data_re[0][5] <= fft_streamer:u_FFT_streamer.fft_data_re[0][5]
fft_data_re[0][6] <= fft_streamer:u_FFT_streamer.fft_data_re[0][6]
fft_data_re[0][7] <= fft_streamer:u_FFT_streamer.fft_data_re[0][7]
fft_data_re[0][8] <= fft_streamer:u_FFT_streamer.fft_data_re[0][8]
fft_data_re[0][9] <= fft_streamer:u_FFT_streamer.fft_data_re[0][9]
fft_data_re[0][10] <= fft_streamer:u_FFT_streamer.fft_data_re[0][10]
fft_data_re[0][11] <= fft_streamer:u_FFT_streamer.fft_data_re[0][11]
fft_data_im[15][0] <= fft_streamer:u_FFT_streamer.fft_data_im[15][0]
fft_data_im[15][1] <= fft_streamer:u_FFT_streamer.fft_data_im[15][1]
fft_data_im[15][2] <= fft_streamer:u_FFT_streamer.fft_data_im[15][2]
fft_data_im[15][3] <= fft_streamer:u_FFT_streamer.fft_data_im[15][3]
fft_data_im[15][4] <= fft_streamer:u_FFT_streamer.fft_data_im[15][4]
fft_data_im[15][5] <= fft_streamer:u_FFT_streamer.fft_data_im[15][5]
fft_data_im[15][6] <= fft_streamer:u_FFT_streamer.fft_data_im[15][6]
fft_data_im[15][7] <= fft_streamer:u_FFT_streamer.fft_data_im[15][7]
fft_data_im[15][8] <= fft_streamer:u_FFT_streamer.fft_data_im[15][8]
fft_data_im[15][9] <= fft_streamer:u_FFT_streamer.fft_data_im[15][9]
fft_data_im[15][10] <= fft_streamer:u_FFT_streamer.fft_data_im[15][10]
fft_data_im[15][11] <= fft_streamer:u_FFT_streamer.fft_data_im[15][11]
fft_data_im[14][0] <= fft_streamer:u_FFT_streamer.fft_data_im[14][0]
fft_data_im[14][1] <= fft_streamer:u_FFT_streamer.fft_data_im[14][1]
fft_data_im[14][2] <= fft_streamer:u_FFT_streamer.fft_data_im[14][2]
fft_data_im[14][3] <= fft_streamer:u_FFT_streamer.fft_data_im[14][3]
fft_data_im[14][4] <= fft_streamer:u_FFT_streamer.fft_data_im[14][4]
fft_data_im[14][5] <= fft_streamer:u_FFT_streamer.fft_data_im[14][5]
fft_data_im[14][6] <= fft_streamer:u_FFT_streamer.fft_data_im[14][6]
fft_data_im[14][7] <= fft_streamer:u_FFT_streamer.fft_data_im[14][7]
fft_data_im[14][8] <= fft_streamer:u_FFT_streamer.fft_data_im[14][8]
fft_data_im[14][9] <= fft_streamer:u_FFT_streamer.fft_data_im[14][9]
fft_data_im[14][10] <= fft_streamer:u_FFT_streamer.fft_data_im[14][10]
fft_data_im[14][11] <= fft_streamer:u_FFT_streamer.fft_data_im[14][11]
fft_data_im[13][0] <= fft_streamer:u_FFT_streamer.fft_data_im[13][0]
fft_data_im[13][1] <= fft_streamer:u_FFT_streamer.fft_data_im[13][1]
fft_data_im[13][2] <= fft_streamer:u_FFT_streamer.fft_data_im[13][2]
fft_data_im[13][3] <= fft_streamer:u_FFT_streamer.fft_data_im[13][3]
fft_data_im[13][4] <= fft_streamer:u_FFT_streamer.fft_data_im[13][4]
fft_data_im[13][5] <= fft_streamer:u_FFT_streamer.fft_data_im[13][5]
fft_data_im[13][6] <= fft_streamer:u_FFT_streamer.fft_data_im[13][6]
fft_data_im[13][7] <= fft_streamer:u_FFT_streamer.fft_data_im[13][7]
fft_data_im[13][8] <= fft_streamer:u_FFT_streamer.fft_data_im[13][8]
fft_data_im[13][9] <= fft_streamer:u_FFT_streamer.fft_data_im[13][9]
fft_data_im[13][10] <= fft_streamer:u_FFT_streamer.fft_data_im[13][10]
fft_data_im[13][11] <= fft_streamer:u_FFT_streamer.fft_data_im[13][11]
fft_data_im[12][0] <= fft_streamer:u_FFT_streamer.fft_data_im[12][0]
fft_data_im[12][1] <= fft_streamer:u_FFT_streamer.fft_data_im[12][1]
fft_data_im[12][2] <= fft_streamer:u_FFT_streamer.fft_data_im[12][2]
fft_data_im[12][3] <= fft_streamer:u_FFT_streamer.fft_data_im[12][3]
fft_data_im[12][4] <= fft_streamer:u_FFT_streamer.fft_data_im[12][4]
fft_data_im[12][5] <= fft_streamer:u_FFT_streamer.fft_data_im[12][5]
fft_data_im[12][6] <= fft_streamer:u_FFT_streamer.fft_data_im[12][6]
fft_data_im[12][7] <= fft_streamer:u_FFT_streamer.fft_data_im[12][7]
fft_data_im[12][8] <= fft_streamer:u_FFT_streamer.fft_data_im[12][8]
fft_data_im[12][9] <= fft_streamer:u_FFT_streamer.fft_data_im[12][9]
fft_data_im[12][10] <= fft_streamer:u_FFT_streamer.fft_data_im[12][10]
fft_data_im[12][11] <= fft_streamer:u_FFT_streamer.fft_data_im[12][11]
fft_data_im[11][0] <= fft_streamer:u_FFT_streamer.fft_data_im[11][0]
fft_data_im[11][1] <= fft_streamer:u_FFT_streamer.fft_data_im[11][1]
fft_data_im[11][2] <= fft_streamer:u_FFT_streamer.fft_data_im[11][2]
fft_data_im[11][3] <= fft_streamer:u_FFT_streamer.fft_data_im[11][3]
fft_data_im[11][4] <= fft_streamer:u_FFT_streamer.fft_data_im[11][4]
fft_data_im[11][5] <= fft_streamer:u_FFT_streamer.fft_data_im[11][5]
fft_data_im[11][6] <= fft_streamer:u_FFT_streamer.fft_data_im[11][6]
fft_data_im[11][7] <= fft_streamer:u_FFT_streamer.fft_data_im[11][7]
fft_data_im[11][8] <= fft_streamer:u_FFT_streamer.fft_data_im[11][8]
fft_data_im[11][9] <= fft_streamer:u_FFT_streamer.fft_data_im[11][9]
fft_data_im[11][10] <= fft_streamer:u_FFT_streamer.fft_data_im[11][10]
fft_data_im[11][11] <= fft_streamer:u_FFT_streamer.fft_data_im[11][11]
fft_data_im[10][0] <= fft_streamer:u_FFT_streamer.fft_data_im[10][0]
fft_data_im[10][1] <= fft_streamer:u_FFT_streamer.fft_data_im[10][1]
fft_data_im[10][2] <= fft_streamer:u_FFT_streamer.fft_data_im[10][2]
fft_data_im[10][3] <= fft_streamer:u_FFT_streamer.fft_data_im[10][3]
fft_data_im[10][4] <= fft_streamer:u_FFT_streamer.fft_data_im[10][4]
fft_data_im[10][5] <= fft_streamer:u_FFT_streamer.fft_data_im[10][5]
fft_data_im[10][6] <= fft_streamer:u_FFT_streamer.fft_data_im[10][6]
fft_data_im[10][7] <= fft_streamer:u_FFT_streamer.fft_data_im[10][7]
fft_data_im[10][8] <= fft_streamer:u_FFT_streamer.fft_data_im[10][8]
fft_data_im[10][9] <= fft_streamer:u_FFT_streamer.fft_data_im[10][9]
fft_data_im[10][10] <= fft_streamer:u_FFT_streamer.fft_data_im[10][10]
fft_data_im[10][11] <= fft_streamer:u_FFT_streamer.fft_data_im[10][11]
fft_data_im[9][0] <= fft_streamer:u_FFT_streamer.fft_data_im[9][0]
fft_data_im[9][1] <= fft_streamer:u_FFT_streamer.fft_data_im[9][1]
fft_data_im[9][2] <= fft_streamer:u_FFT_streamer.fft_data_im[9][2]
fft_data_im[9][3] <= fft_streamer:u_FFT_streamer.fft_data_im[9][3]
fft_data_im[9][4] <= fft_streamer:u_FFT_streamer.fft_data_im[9][4]
fft_data_im[9][5] <= fft_streamer:u_FFT_streamer.fft_data_im[9][5]
fft_data_im[9][6] <= fft_streamer:u_FFT_streamer.fft_data_im[9][6]
fft_data_im[9][7] <= fft_streamer:u_FFT_streamer.fft_data_im[9][7]
fft_data_im[9][8] <= fft_streamer:u_FFT_streamer.fft_data_im[9][8]
fft_data_im[9][9] <= fft_streamer:u_FFT_streamer.fft_data_im[9][9]
fft_data_im[9][10] <= fft_streamer:u_FFT_streamer.fft_data_im[9][10]
fft_data_im[9][11] <= fft_streamer:u_FFT_streamer.fft_data_im[9][11]
fft_data_im[8][0] <= fft_streamer:u_FFT_streamer.fft_data_im[8][0]
fft_data_im[8][1] <= fft_streamer:u_FFT_streamer.fft_data_im[8][1]
fft_data_im[8][2] <= fft_streamer:u_FFT_streamer.fft_data_im[8][2]
fft_data_im[8][3] <= fft_streamer:u_FFT_streamer.fft_data_im[8][3]
fft_data_im[8][4] <= fft_streamer:u_FFT_streamer.fft_data_im[8][4]
fft_data_im[8][5] <= fft_streamer:u_FFT_streamer.fft_data_im[8][5]
fft_data_im[8][6] <= fft_streamer:u_FFT_streamer.fft_data_im[8][6]
fft_data_im[8][7] <= fft_streamer:u_FFT_streamer.fft_data_im[8][7]
fft_data_im[8][8] <= fft_streamer:u_FFT_streamer.fft_data_im[8][8]
fft_data_im[8][9] <= fft_streamer:u_FFT_streamer.fft_data_im[8][9]
fft_data_im[8][10] <= fft_streamer:u_FFT_streamer.fft_data_im[8][10]
fft_data_im[8][11] <= fft_streamer:u_FFT_streamer.fft_data_im[8][11]
fft_data_im[7][0] <= fft_streamer:u_FFT_streamer.fft_data_im[7][0]
fft_data_im[7][1] <= fft_streamer:u_FFT_streamer.fft_data_im[7][1]
fft_data_im[7][2] <= fft_streamer:u_FFT_streamer.fft_data_im[7][2]
fft_data_im[7][3] <= fft_streamer:u_FFT_streamer.fft_data_im[7][3]
fft_data_im[7][4] <= fft_streamer:u_FFT_streamer.fft_data_im[7][4]
fft_data_im[7][5] <= fft_streamer:u_FFT_streamer.fft_data_im[7][5]
fft_data_im[7][6] <= fft_streamer:u_FFT_streamer.fft_data_im[7][6]
fft_data_im[7][7] <= fft_streamer:u_FFT_streamer.fft_data_im[7][7]
fft_data_im[7][8] <= fft_streamer:u_FFT_streamer.fft_data_im[7][8]
fft_data_im[7][9] <= fft_streamer:u_FFT_streamer.fft_data_im[7][9]
fft_data_im[7][10] <= fft_streamer:u_FFT_streamer.fft_data_im[7][10]
fft_data_im[7][11] <= fft_streamer:u_FFT_streamer.fft_data_im[7][11]
fft_data_im[6][0] <= fft_streamer:u_FFT_streamer.fft_data_im[6][0]
fft_data_im[6][1] <= fft_streamer:u_FFT_streamer.fft_data_im[6][1]
fft_data_im[6][2] <= fft_streamer:u_FFT_streamer.fft_data_im[6][2]
fft_data_im[6][3] <= fft_streamer:u_FFT_streamer.fft_data_im[6][3]
fft_data_im[6][4] <= fft_streamer:u_FFT_streamer.fft_data_im[6][4]
fft_data_im[6][5] <= fft_streamer:u_FFT_streamer.fft_data_im[6][5]
fft_data_im[6][6] <= fft_streamer:u_FFT_streamer.fft_data_im[6][6]
fft_data_im[6][7] <= fft_streamer:u_FFT_streamer.fft_data_im[6][7]
fft_data_im[6][8] <= fft_streamer:u_FFT_streamer.fft_data_im[6][8]
fft_data_im[6][9] <= fft_streamer:u_FFT_streamer.fft_data_im[6][9]
fft_data_im[6][10] <= fft_streamer:u_FFT_streamer.fft_data_im[6][10]
fft_data_im[6][11] <= fft_streamer:u_FFT_streamer.fft_data_im[6][11]
fft_data_im[5][0] <= fft_streamer:u_FFT_streamer.fft_data_im[5][0]
fft_data_im[5][1] <= fft_streamer:u_FFT_streamer.fft_data_im[5][1]
fft_data_im[5][2] <= fft_streamer:u_FFT_streamer.fft_data_im[5][2]
fft_data_im[5][3] <= fft_streamer:u_FFT_streamer.fft_data_im[5][3]
fft_data_im[5][4] <= fft_streamer:u_FFT_streamer.fft_data_im[5][4]
fft_data_im[5][5] <= fft_streamer:u_FFT_streamer.fft_data_im[5][5]
fft_data_im[5][6] <= fft_streamer:u_FFT_streamer.fft_data_im[5][6]
fft_data_im[5][7] <= fft_streamer:u_FFT_streamer.fft_data_im[5][7]
fft_data_im[5][8] <= fft_streamer:u_FFT_streamer.fft_data_im[5][8]
fft_data_im[5][9] <= fft_streamer:u_FFT_streamer.fft_data_im[5][9]
fft_data_im[5][10] <= fft_streamer:u_FFT_streamer.fft_data_im[5][10]
fft_data_im[5][11] <= fft_streamer:u_FFT_streamer.fft_data_im[5][11]
fft_data_im[4][0] <= fft_streamer:u_FFT_streamer.fft_data_im[4][0]
fft_data_im[4][1] <= fft_streamer:u_FFT_streamer.fft_data_im[4][1]
fft_data_im[4][2] <= fft_streamer:u_FFT_streamer.fft_data_im[4][2]
fft_data_im[4][3] <= fft_streamer:u_FFT_streamer.fft_data_im[4][3]
fft_data_im[4][4] <= fft_streamer:u_FFT_streamer.fft_data_im[4][4]
fft_data_im[4][5] <= fft_streamer:u_FFT_streamer.fft_data_im[4][5]
fft_data_im[4][6] <= fft_streamer:u_FFT_streamer.fft_data_im[4][6]
fft_data_im[4][7] <= fft_streamer:u_FFT_streamer.fft_data_im[4][7]
fft_data_im[4][8] <= fft_streamer:u_FFT_streamer.fft_data_im[4][8]
fft_data_im[4][9] <= fft_streamer:u_FFT_streamer.fft_data_im[4][9]
fft_data_im[4][10] <= fft_streamer:u_FFT_streamer.fft_data_im[4][10]
fft_data_im[4][11] <= fft_streamer:u_FFT_streamer.fft_data_im[4][11]
fft_data_im[3][0] <= fft_streamer:u_FFT_streamer.fft_data_im[3][0]
fft_data_im[3][1] <= fft_streamer:u_FFT_streamer.fft_data_im[3][1]
fft_data_im[3][2] <= fft_streamer:u_FFT_streamer.fft_data_im[3][2]
fft_data_im[3][3] <= fft_streamer:u_FFT_streamer.fft_data_im[3][3]
fft_data_im[3][4] <= fft_streamer:u_FFT_streamer.fft_data_im[3][4]
fft_data_im[3][5] <= fft_streamer:u_FFT_streamer.fft_data_im[3][5]
fft_data_im[3][6] <= fft_streamer:u_FFT_streamer.fft_data_im[3][6]
fft_data_im[3][7] <= fft_streamer:u_FFT_streamer.fft_data_im[3][7]
fft_data_im[3][8] <= fft_streamer:u_FFT_streamer.fft_data_im[3][8]
fft_data_im[3][9] <= fft_streamer:u_FFT_streamer.fft_data_im[3][9]
fft_data_im[3][10] <= fft_streamer:u_FFT_streamer.fft_data_im[3][10]
fft_data_im[3][11] <= fft_streamer:u_FFT_streamer.fft_data_im[3][11]
fft_data_im[2][0] <= fft_streamer:u_FFT_streamer.fft_data_im[2][0]
fft_data_im[2][1] <= fft_streamer:u_FFT_streamer.fft_data_im[2][1]
fft_data_im[2][2] <= fft_streamer:u_FFT_streamer.fft_data_im[2][2]
fft_data_im[2][3] <= fft_streamer:u_FFT_streamer.fft_data_im[2][3]
fft_data_im[2][4] <= fft_streamer:u_FFT_streamer.fft_data_im[2][4]
fft_data_im[2][5] <= fft_streamer:u_FFT_streamer.fft_data_im[2][5]
fft_data_im[2][6] <= fft_streamer:u_FFT_streamer.fft_data_im[2][6]
fft_data_im[2][7] <= fft_streamer:u_FFT_streamer.fft_data_im[2][7]
fft_data_im[2][8] <= fft_streamer:u_FFT_streamer.fft_data_im[2][8]
fft_data_im[2][9] <= fft_streamer:u_FFT_streamer.fft_data_im[2][9]
fft_data_im[2][10] <= fft_streamer:u_FFT_streamer.fft_data_im[2][10]
fft_data_im[2][11] <= fft_streamer:u_FFT_streamer.fft_data_im[2][11]
fft_data_im[1][0] <= fft_streamer:u_FFT_streamer.fft_data_im[1][0]
fft_data_im[1][1] <= fft_streamer:u_FFT_streamer.fft_data_im[1][1]
fft_data_im[1][2] <= fft_streamer:u_FFT_streamer.fft_data_im[1][2]
fft_data_im[1][3] <= fft_streamer:u_FFT_streamer.fft_data_im[1][3]
fft_data_im[1][4] <= fft_streamer:u_FFT_streamer.fft_data_im[1][4]
fft_data_im[1][5] <= fft_streamer:u_FFT_streamer.fft_data_im[1][5]
fft_data_im[1][6] <= fft_streamer:u_FFT_streamer.fft_data_im[1][6]
fft_data_im[1][7] <= fft_streamer:u_FFT_streamer.fft_data_im[1][7]
fft_data_im[1][8] <= fft_streamer:u_FFT_streamer.fft_data_im[1][8]
fft_data_im[1][9] <= fft_streamer:u_FFT_streamer.fft_data_im[1][9]
fft_data_im[1][10] <= fft_streamer:u_FFT_streamer.fft_data_im[1][10]
fft_data_im[1][11] <= fft_streamer:u_FFT_streamer.fft_data_im[1][11]
fft_data_im[0][0] <= fft_streamer:u_FFT_streamer.fft_data_im[0][0]
fft_data_im[0][1] <= fft_streamer:u_FFT_streamer.fft_data_im[0][1]
fft_data_im[0][2] <= fft_streamer:u_FFT_streamer.fft_data_im[0][2]
fft_data_im[0][3] <= fft_streamer:u_FFT_streamer.fft_data_im[0][3]
fft_data_im[0][4] <= fft_streamer:u_FFT_streamer.fft_data_im[0][4]
fft_data_im[0][5] <= fft_streamer:u_FFT_streamer.fft_data_im[0][5]
fft_data_im[0][6] <= fft_streamer:u_FFT_streamer.fft_data_im[0][6]
fft_data_im[0][7] <= fft_streamer:u_FFT_streamer.fft_data_im[0][7]
fft_data_im[0][8] <= fft_streamer:u_FFT_streamer.fft_data_im[0][8]
fft_data_im[0][9] <= fft_streamer:u_FFT_streamer.fft_data_im[0][9]
fft_data_im[0][10] <= fft_streamer:u_FFT_streamer.fft_data_im[0][10]
fft_data_im[0][11] <= fft_streamer:u_FFT_streamer.fft_data_im[0][11]


|max_frequency_top|max_frequency:u_Max_Frequency|max_frequency_tc:u_max_frequency_tc
clk => phase_1.CLK
clk => phase_0.CLK
clk => count16[0].CLK
clk => count16[1].CLK
clk => count16[2].CLK
clk => count16[3].CLK
reset => phase_1.PRESET
reset => phase_0.ACLR
reset => count16[0].PRESET
reset => count16[1].ACLR
reset => count16[2].ACLR
reset => count16[3].ACLR
clk_enable => phase_0_tmp.IN1
clk_enable => phase_1_tmp.IN1
clk_enable => enb_1_16_0.IN1
clk_enable => enb_1_16_1.IN1
clk_enable => enb.DATAIN
clk_enable => count16[3].ENA
clk_enable => count16[2].ENA
clk_enable => count16[1].ENA
clk_enable => count16[0].ENA
clk_enable => phase_1.ENA
clk_enable => phase_0.ENA
enb <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
enb_1_16_0 <= enb_1_16_0.DB_MAX_OUTPUT_PORT_TYPE
enb_1_16_1 <= enb_1_16_1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|serial2parallel:u_serial2parallel
clk => Deserializer_out2.CLK
clk => Deserializer_out1_im[15][0].CLK
clk => Deserializer_out1_im[15][1].CLK
clk => Deserializer_out1_im[15][2].CLK
clk => Deserializer_out1_im[15][3].CLK
clk => Deserializer_out1_im[15][4].CLK
clk => Deserializer_out1_im[15][5].CLK
clk => Deserializer_out1_im[15][6].CLK
clk => Deserializer_out1_im[15][7].CLK
clk => Deserializer_out1_im[15][8].CLK
clk => Deserializer_out1_im[15][9].CLK
clk => Deserializer_out1_im[15][10].CLK
clk => Deserializer_out1_im[15][11].CLK
clk => Deserializer_out1_im[14][0].CLK
clk => Deserializer_out1_im[14][1].CLK
clk => Deserializer_out1_im[14][2].CLK
clk => Deserializer_out1_im[14][3].CLK
clk => Deserializer_out1_im[14][4].CLK
clk => Deserializer_out1_im[14][5].CLK
clk => Deserializer_out1_im[14][6].CLK
clk => Deserializer_out1_im[14][7].CLK
clk => Deserializer_out1_im[14][8].CLK
clk => Deserializer_out1_im[14][9].CLK
clk => Deserializer_out1_im[14][10].CLK
clk => Deserializer_out1_im[14][11].CLK
clk => Deserializer_out1_im[13][0].CLK
clk => Deserializer_out1_im[13][1].CLK
clk => Deserializer_out1_im[13][2].CLK
clk => Deserializer_out1_im[13][3].CLK
clk => Deserializer_out1_im[13][4].CLK
clk => Deserializer_out1_im[13][5].CLK
clk => Deserializer_out1_im[13][6].CLK
clk => Deserializer_out1_im[13][7].CLK
clk => Deserializer_out1_im[13][8].CLK
clk => Deserializer_out1_im[13][9].CLK
clk => Deserializer_out1_im[13][10].CLK
clk => Deserializer_out1_im[13][11].CLK
clk => Deserializer_out1_im[12][0].CLK
clk => Deserializer_out1_im[12][1].CLK
clk => Deserializer_out1_im[12][2].CLK
clk => Deserializer_out1_im[12][3].CLK
clk => Deserializer_out1_im[12][4].CLK
clk => Deserializer_out1_im[12][5].CLK
clk => Deserializer_out1_im[12][6].CLK
clk => Deserializer_out1_im[12][7].CLK
clk => Deserializer_out1_im[12][8].CLK
clk => Deserializer_out1_im[12][9].CLK
clk => Deserializer_out1_im[12][10].CLK
clk => Deserializer_out1_im[12][11].CLK
clk => Deserializer_out1_im[11][0].CLK
clk => Deserializer_out1_im[11][1].CLK
clk => Deserializer_out1_im[11][2].CLK
clk => Deserializer_out1_im[11][3].CLK
clk => Deserializer_out1_im[11][4].CLK
clk => Deserializer_out1_im[11][5].CLK
clk => Deserializer_out1_im[11][6].CLK
clk => Deserializer_out1_im[11][7].CLK
clk => Deserializer_out1_im[11][8].CLK
clk => Deserializer_out1_im[11][9].CLK
clk => Deserializer_out1_im[11][10].CLK
clk => Deserializer_out1_im[11][11].CLK
clk => Deserializer_out1_im[10][0].CLK
clk => Deserializer_out1_im[10][1].CLK
clk => Deserializer_out1_im[10][2].CLK
clk => Deserializer_out1_im[10][3].CLK
clk => Deserializer_out1_im[10][4].CLK
clk => Deserializer_out1_im[10][5].CLK
clk => Deserializer_out1_im[10][6].CLK
clk => Deserializer_out1_im[10][7].CLK
clk => Deserializer_out1_im[10][8].CLK
clk => Deserializer_out1_im[10][9].CLK
clk => Deserializer_out1_im[10][10].CLK
clk => Deserializer_out1_im[10][11].CLK
clk => Deserializer_out1_im[9][0].CLK
clk => Deserializer_out1_im[9][1].CLK
clk => Deserializer_out1_im[9][2].CLK
clk => Deserializer_out1_im[9][3].CLK
clk => Deserializer_out1_im[9][4].CLK
clk => Deserializer_out1_im[9][5].CLK
clk => Deserializer_out1_im[9][6].CLK
clk => Deserializer_out1_im[9][7].CLK
clk => Deserializer_out1_im[9][8].CLK
clk => Deserializer_out1_im[9][9].CLK
clk => Deserializer_out1_im[9][10].CLK
clk => Deserializer_out1_im[9][11].CLK
clk => Deserializer_out1_im[8][0].CLK
clk => Deserializer_out1_im[8][1].CLK
clk => Deserializer_out1_im[8][2].CLK
clk => Deserializer_out1_im[8][3].CLK
clk => Deserializer_out1_im[8][4].CLK
clk => Deserializer_out1_im[8][5].CLK
clk => Deserializer_out1_im[8][6].CLK
clk => Deserializer_out1_im[8][7].CLK
clk => Deserializer_out1_im[8][8].CLK
clk => Deserializer_out1_im[8][9].CLK
clk => Deserializer_out1_im[8][10].CLK
clk => Deserializer_out1_im[8][11].CLK
clk => Deserializer_out1_im[7][0].CLK
clk => Deserializer_out1_im[7][1].CLK
clk => Deserializer_out1_im[7][2].CLK
clk => Deserializer_out1_im[7][3].CLK
clk => Deserializer_out1_im[7][4].CLK
clk => Deserializer_out1_im[7][5].CLK
clk => Deserializer_out1_im[7][6].CLK
clk => Deserializer_out1_im[7][7].CLK
clk => Deserializer_out1_im[7][8].CLK
clk => Deserializer_out1_im[7][9].CLK
clk => Deserializer_out1_im[7][10].CLK
clk => Deserializer_out1_im[7][11].CLK
clk => Deserializer_out1_im[6][0].CLK
clk => Deserializer_out1_im[6][1].CLK
clk => Deserializer_out1_im[6][2].CLK
clk => Deserializer_out1_im[6][3].CLK
clk => Deserializer_out1_im[6][4].CLK
clk => Deserializer_out1_im[6][5].CLK
clk => Deserializer_out1_im[6][6].CLK
clk => Deserializer_out1_im[6][7].CLK
clk => Deserializer_out1_im[6][8].CLK
clk => Deserializer_out1_im[6][9].CLK
clk => Deserializer_out1_im[6][10].CLK
clk => Deserializer_out1_im[6][11].CLK
clk => Deserializer_out1_im[5][0].CLK
clk => Deserializer_out1_im[5][1].CLK
clk => Deserializer_out1_im[5][2].CLK
clk => Deserializer_out1_im[5][3].CLK
clk => Deserializer_out1_im[5][4].CLK
clk => Deserializer_out1_im[5][5].CLK
clk => Deserializer_out1_im[5][6].CLK
clk => Deserializer_out1_im[5][7].CLK
clk => Deserializer_out1_im[5][8].CLK
clk => Deserializer_out1_im[5][9].CLK
clk => Deserializer_out1_im[5][10].CLK
clk => Deserializer_out1_im[5][11].CLK
clk => Deserializer_out1_im[4][0].CLK
clk => Deserializer_out1_im[4][1].CLK
clk => Deserializer_out1_im[4][2].CLK
clk => Deserializer_out1_im[4][3].CLK
clk => Deserializer_out1_im[4][4].CLK
clk => Deserializer_out1_im[4][5].CLK
clk => Deserializer_out1_im[4][6].CLK
clk => Deserializer_out1_im[4][7].CLK
clk => Deserializer_out1_im[4][8].CLK
clk => Deserializer_out1_im[4][9].CLK
clk => Deserializer_out1_im[4][10].CLK
clk => Deserializer_out1_im[4][11].CLK
clk => Deserializer_out1_im[3][0].CLK
clk => Deserializer_out1_im[3][1].CLK
clk => Deserializer_out1_im[3][2].CLK
clk => Deserializer_out1_im[3][3].CLK
clk => Deserializer_out1_im[3][4].CLK
clk => Deserializer_out1_im[3][5].CLK
clk => Deserializer_out1_im[3][6].CLK
clk => Deserializer_out1_im[3][7].CLK
clk => Deserializer_out1_im[3][8].CLK
clk => Deserializer_out1_im[3][9].CLK
clk => Deserializer_out1_im[3][10].CLK
clk => Deserializer_out1_im[3][11].CLK
clk => Deserializer_out1_im[2][0].CLK
clk => Deserializer_out1_im[2][1].CLK
clk => Deserializer_out1_im[2][2].CLK
clk => Deserializer_out1_im[2][3].CLK
clk => Deserializer_out1_im[2][4].CLK
clk => Deserializer_out1_im[2][5].CLK
clk => Deserializer_out1_im[2][6].CLK
clk => Deserializer_out1_im[2][7].CLK
clk => Deserializer_out1_im[2][8].CLK
clk => Deserializer_out1_im[2][9].CLK
clk => Deserializer_out1_im[2][10].CLK
clk => Deserializer_out1_im[2][11].CLK
clk => Deserializer_out1_im[1][0].CLK
clk => Deserializer_out1_im[1][1].CLK
clk => Deserializer_out1_im[1][2].CLK
clk => Deserializer_out1_im[1][3].CLK
clk => Deserializer_out1_im[1][4].CLK
clk => Deserializer_out1_im[1][5].CLK
clk => Deserializer_out1_im[1][6].CLK
clk => Deserializer_out1_im[1][7].CLK
clk => Deserializer_out1_im[1][8].CLK
clk => Deserializer_out1_im[1][9].CLK
clk => Deserializer_out1_im[1][10].CLK
clk => Deserializer_out1_im[1][11].CLK
clk => Deserializer_out1_im[0][0].CLK
clk => Deserializer_out1_im[0][1].CLK
clk => Deserializer_out1_im[0][2].CLK
clk => Deserializer_out1_im[0][3].CLK
clk => Deserializer_out1_im[0][4].CLK
clk => Deserializer_out1_im[0][5].CLK
clk => Deserializer_out1_im[0][6].CLK
clk => Deserializer_out1_im[0][7].CLK
clk => Deserializer_out1_im[0][8].CLK
clk => Deserializer_out1_im[0][9].CLK
clk => Deserializer_out1_im[0][10].CLK
clk => Deserializer_out1_im[0][11].CLK
clk => Deserializer_out1_re[15][0].CLK
clk => Deserializer_out1_re[15][1].CLK
clk => Deserializer_out1_re[15][2].CLK
clk => Deserializer_out1_re[15][3].CLK
clk => Deserializer_out1_re[15][4].CLK
clk => Deserializer_out1_re[15][5].CLK
clk => Deserializer_out1_re[15][6].CLK
clk => Deserializer_out1_re[15][7].CLK
clk => Deserializer_out1_re[15][8].CLK
clk => Deserializer_out1_re[15][9].CLK
clk => Deserializer_out1_re[15][10].CLK
clk => Deserializer_out1_re[15][11].CLK
clk => Deserializer_out1_re[14][0].CLK
clk => Deserializer_out1_re[14][1].CLK
clk => Deserializer_out1_re[14][2].CLK
clk => Deserializer_out1_re[14][3].CLK
clk => Deserializer_out1_re[14][4].CLK
clk => Deserializer_out1_re[14][5].CLK
clk => Deserializer_out1_re[14][6].CLK
clk => Deserializer_out1_re[14][7].CLK
clk => Deserializer_out1_re[14][8].CLK
clk => Deserializer_out1_re[14][9].CLK
clk => Deserializer_out1_re[14][10].CLK
clk => Deserializer_out1_re[14][11].CLK
clk => Deserializer_out1_re[13][0].CLK
clk => Deserializer_out1_re[13][1].CLK
clk => Deserializer_out1_re[13][2].CLK
clk => Deserializer_out1_re[13][3].CLK
clk => Deserializer_out1_re[13][4].CLK
clk => Deserializer_out1_re[13][5].CLK
clk => Deserializer_out1_re[13][6].CLK
clk => Deserializer_out1_re[13][7].CLK
clk => Deserializer_out1_re[13][8].CLK
clk => Deserializer_out1_re[13][9].CLK
clk => Deserializer_out1_re[13][10].CLK
clk => Deserializer_out1_re[13][11].CLK
clk => Deserializer_out1_re[12][0].CLK
clk => Deserializer_out1_re[12][1].CLK
clk => Deserializer_out1_re[12][2].CLK
clk => Deserializer_out1_re[12][3].CLK
clk => Deserializer_out1_re[12][4].CLK
clk => Deserializer_out1_re[12][5].CLK
clk => Deserializer_out1_re[12][6].CLK
clk => Deserializer_out1_re[12][7].CLK
clk => Deserializer_out1_re[12][8].CLK
clk => Deserializer_out1_re[12][9].CLK
clk => Deserializer_out1_re[12][10].CLK
clk => Deserializer_out1_re[12][11].CLK
clk => Deserializer_out1_re[11][0].CLK
clk => Deserializer_out1_re[11][1].CLK
clk => Deserializer_out1_re[11][2].CLK
clk => Deserializer_out1_re[11][3].CLK
clk => Deserializer_out1_re[11][4].CLK
clk => Deserializer_out1_re[11][5].CLK
clk => Deserializer_out1_re[11][6].CLK
clk => Deserializer_out1_re[11][7].CLK
clk => Deserializer_out1_re[11][8].CLK
clk => Deserializer_out1_re[11][9].CLK
clk => Deserializer_out1_re[11][10].CLK
clk => Deserializer_out1_re[11][11].CLK
clk => Deserializer_out1_re[10][0].CLK
clk => Deserializer_out1_re[10][1].CLK
clk => Deserializer_out1_re[10][2].CLK
clk => Deserializer_out1_re[10][3].CLK
clk => Deserializer_out1_re[10][4].CLK
clk => Deserializer_out1_re[10][5].CLK
clk => Deserializer_out1_re[10][6].CLK
clk => Deserializer_out1_re[10][7].CLK
clk => Deserializer_out1_re[10][8].CLK
clk => Deserializer_out1_re[10][9].CLK
clk => Deserializer_out1_re[10][10].CLK
clk => Deserializer_out1_re[10][11].CLK
clk => Deserializer_out1_re[9][0].CLK
clk => Deserializer_out1_re[9][1].CLK
clk => Deserializer_out1_re[9][2].CLK
clk => Deserializer_out1_re[9][3].CLK
clk => Deserializer_out1_re[9][4].CLK
clk => Deserializer_out1_re[9][5].CLK
clk => Deserializer_out1_re[9][6].CLK
clk => Deserializer_out1_re[9][7].CLK
clk => Deserializer_out1_re[9][8].CLK
clk => Deserializer_out1_re[9][9].CLK
clk => Deserializer_out1_re[9][10].CLK
clk => Deserializer_out1_re[9][11].CLK
clk => Deserializer_out1_re[8][0].CLK
clk => Deserializer_out1_re[8][1].CLK
clk => Deserializer_out1_re[8][2].CLK
clk => Deserializer_out1_re[8][3].CLK
clk => Deserializer_out1_re[8][4].CLK
clk => Deserializer_out1_re[8][5].CLK
clk => Deserializer_out1_re[8][6].CLK
clk => Deserializer_out1_re[8][7].CLK
clk => Deserializer_out1_re[8][8].CLK
clk => Deserializer_out1_re[8][9].CLK
clk => Deserializer_out1_re[8][10].CLK
clk => Deserializer_out1_re[8][11].CLK
clk => Deserializer_out1_re[7][0].CLK
clk => Deserializer_out1_re[7][1].CLK
clk => Deserializer_out1_re[7][2].CLK
clk => Deserializer_out1_re[7][3].CLK
clk => Deserializer_out1_re[7][4].CLK
clk => Deserializer_out1_re[7][5].CLK
clk => Deserializer_out1_re[7][6].CLK
clk => Deserializer_out1_re[7][7].CLK
clk => Deserializer_out1_re[7][8].CLK
clk => Deserializer_out1_re[7][9].CLK
clk => Deserializer_out1_re[7][10].CLK
clk => Deserializer_out1_re[7][11].CLK
clk => Deserializer_out1_re[6][0].CLK
clk => Deserializer_out1_re[6][1].CLK
clk => Deserializer_out1_re[6][2].CLK
clk => Deserializer_out1_re[6][3].CLK
clk => Deserializer_out1_re[6][4].CLK
clk => Deserializer_out1_re[6][5].CLK
clk => Deserializer_out1_re[6][6].CLK
clk => Deserializer_out1_re[6][7].CLK
clk => Deserializer_out1_re[6][8].CLK
clk => Deserializer_out1_re[6][9].CLK
clk => Deserializer_out1_re[6][10].CLK
clk => Deserializer_out1_re[6][11].CLK
clk => Deserializer_out1_re[5][0].CLK
clk => Deserializer_out1_re[5][1].CLK
clk => Deserializer_out1_re[5][2].CLK
clk => Deserializer_out1_re[5][3].CLK
clk => Deserializer_out1_re[5][4].CLK
clk => Deserializer_out1_re[5][5].CLK
clk => Deserializer_out1_re[5][6].CLK
clk => Deserializer_out1_re[5][7].CLK
clk => Deserializer_out1_re[5][8].CLK
clk => Deserializer_out1_re[5][9].CLK
clk => Deserializer_out1_re[5][10].CLK
clk => Deserializer_out1_re[5][11].CLK
clk => Deserializer_out1_re[4][0].CLK
clk => Deserializer_out1_re[4][1].CLK
clk => Deserializer_out1_re[4][2].CLK
clk => Deserializer_out1_re[4][3].CLK
clk => Deserializer_out1_re[4][4].CLK
clk => Deserializer_out1_re[4][5].CLK
clk => Deserializer_out1_re[4][6].CLK
clk => Deserializer_out1_re[4][7].CLK
clk => Deserializer_out1_re[4][8].CLK
clk => Deserializer_out1_re[4][9].CLK
clk => Deserializer_out1_re[4][10].CLK
clk => Deserializer_out1_re[4][11].CLK
clk => Deserializer_out1_re[3][0].CLK
clk => Deserializer_out1_re[3][1].CLK
clk => Deserializer_out1_re[3][2].CLK
clk => Deserializer_out1_re[3][3].CLK
clk => Deserializer_out1_re[3][4].CLK
clk => Deserializer_out1_re[3][5].CLK
clk => Deserializer_out1_re[3][6].CLK
clk => Deserializer_out1_re[3][7].CLK
clk => Deserializer_out1_re[3][8].CLK
clk => Deserializer_out1_re[3][9].CLK
clk => Deserializer_out1_re[3][10].CLK
clk => Deserializer_out1_re[3][11].CLK
clk => Deserializer_out1_re[2][0].CLK
clk => Deserializer_out1_re[2][1].CLK
clk => Deserializer_out1_re[2][2].CLK
clk => Deserializer_out1_re[2][3].CLK
clk => Deserializer_out1_re[2][4].CLK
clk => Deserializer_out1_re[2][5].CLK
clk => Deserializer_out1_re[2][6].CLK
clk => Deserializer_out1_re[2][7].CLK
clk => Deserializer_out1_re[2][8].CLK
clk => Deserializer_out1_re[2][9].CLK
clk => Deserializer_out1_re[2][10].CLK
clk => Deserializer_out1_re[2][11].CLK
clk => Deserializer_out1_re[1][0].CLK
clk => Deserializer_out1_re[1][1].CLK
clk => Deserializer_out1_re[1][2].CLK
clk => Deserializer_out1_re[1][3].CLK
clk => Deserializer_out1_re[1][4].CLK
clk => Deserializer_out1_re[1][5].CLK
clk => Deserializer_out1_re[1][6].CLK
clk => Deserializer_out1_re[1][7].CLK
clk => Deserializer_out1_re[1][8].CLK
clk => Deserializer_out1_re[1][9].CLK
clk => Deserializer_out1_re[1][10].CLK
clk => Deserializer_out1_re[1][11].CLK
clk => Deserializer_out1_re[0][0].CLK
clk => Deserializer_out1_re[0][1].CLK
clk => Deserializer_out1_re[0][2].CLK
clk => Deserializer_out1_re[0][3].CLK
clk => Deserializer_out1_re[0][4].CLK
clk => Deserializer_out1_re[0][5].CLK
clk => Deserializer_out1_re[0][6].CLK
clk => Deserializer_out1_re[0][7].CLK
clk => Deserializer_out1_re[0][8].CLK
clk => Deserializer_out1_re[0][9].CLK
clk => Deserializer_out1_re[0][10].CLK
clk => Deserializer_out1_re[0][11].CLK
clk => Deserializer_tapDelayComp_reg_im[14][0].CLK
clk => Deserializer_tapDelayComp_reg_im[14][1].CLK
clk => Deserializer_tapDelayComp_reg_im[14][2].CLK
clk => Deserializer_tapDelayComp_reg_im[14][3].CLK
clk => Deserializer_tapDelayComp_reg_im[14][4].CLK
clk => Deserializer_tapDelayComp_reg_im[14][5].CLK
clk => Deserializer_tapDelayComp_reg_im[14][6].CLK
clk => Deserializer_tapDelayComp_reg_im[14][7].CLK
clk => Deserializer_tapDelayComp_reg_im[14][8].CLK
clk => Deserializer_tapDelayComp_reg_im[14][9].CLK
clk => Deserializer_tapDelayComp_reg_im[14][10].CLK
clk => Deserializer_tapDelayComp_reg_im[14][11].CLK
clk => Deserializer_tapDelayComp_reg_im[13][0].CLK
clk => Deserializer_tapDelayComp_reg_im[13][1].CLK
clk => Deserializer_tapDelayComp_reg_im[13][2].CLK
clk => Deserializer_tapDelayComp_reg_im[13][3].CLK
clk => Deserializer_tapDelayComp_reg_im[13][4].CLK
clk => Deserializer_tapDelayComp_reg_im[13][5].CLK
clk => Deserializer_tapDelayComp_reg_im[13][6].CLK
clk => Deserializer_tapDelayComp_reg_im[13][7].CLK
clk => Deserializer_tapDelayComp_reg_im[13][8].CLK
clk => Deserializer_tapDelayComp_reg_im[13][9].CLK
clk => Deserializer_tapDelayComp_reg_im[13][10].CLK
clk => Deserializer_tapDelayComp_reg_im[13][11].CLK
clk => Deserializer_tapDelayComp_reg_im[12][0].CLK
clk => Deserializer_tapDelayComp_reg_im[12][1].CLK
clk => Deserializer_tapDelayComp_reg_im[12][2].CLK
clk => Deserializer_tapDelayComp_reg_im[12][3].CLK
clk => Deserializer_tapDelayComp_reg_im[12][4].CLK
clk => Deserializer_tapDelayComp_reg_im[12][5].CLK
clk => Deserializer_tapDelayComp_reg_im[12][6].CLK
clk => Deserializer_tapDelayComp_reg_im[12][7].CLK
clk => Deserializer_tapDelayComp_reg_im[12][8].CLK
clk => Deserializer_tapDelayComp_reg_im[12][9].CLK
clk => Deserializer_tapDelayComp_reg_im[12][10].CLK
clk => Deserializer_tapDelayComp_reg_im[12][11].CLK
clk => Deserializer_tapDelayComp_reg_im[11][0].CLK
clk => Deserializer_tapDelayComp_reg_im[11][1].CLK
clk => Deserializer_tapDelayComp_reg_im[11][2].CLK
clk => Deserializer_tapDelayComp_reg_im[11][3].CLK
clk => Deserializer_tapDelayComp_reg_im[11][4].CLK
clk => Deserializer_tapDelayComp_reg_im[11][5].CLK
clk => Deserializer_tapDelayComp_reg_im[11][6].CLK
clk => Deserializer_tapDelayComp_reg_im[11][7].CLK
clk => Deserializer_tapDelayComp_reg_im[11][8].CLK
clk => Deserializer_tapDelayComp_reg_im[11][9].CLK
clk => Deserializer_tapDelayComp_reg_im[11][10].CLK
clk => Deserializer_tapDelayComp_reg_im[11][11].CLK
clk => Deserializer_tapDelayComp_reg_im[10][0].CLK
clk => Deserializer_tapDelayComp_reg_im[10][1].CLK
clk => Deserializer_tapDelayComp_reg_im[10][2].CLK
clk => Deserializer_tapDelayComp_reg_im[10][3].CLK
clk => Deserializer_tapDelayComp_reg_im[10][4].CLK
clk => Deserializer_tapDelayComp_reg_im[10][5].CLK
clk => Deserializer_tapDelayComp_reg_im[10][6].CLK
clk => Deserializer_tapDelayComp_reg_im[10][7].CLK
clk => Deserializer_tapDelayComp_reg_im[10][8].CLK
clk => Deserializer_tapDelayComp_reg_im[10][9].CLK
clk => Deserializer_tapDelayComp_reg_im[10][10].CLK
clk => Deserializer_tapDelayComp_reg_im[10][11].CLK
clk => Deserializer_tapDelayComp_reg_im[9][0].CLK
clk => Deserializer_tapDelayComp_reg_im[9][1].CLK
clk => Deserializer_tapDelayComp_reg_im[9][2].CLK
clk => Deserializer_tapDelayComp_reg_im[9][3].CLK
clk => Deserializer_tapDelayComp_reg_im[9][4].CLK
clk => Deserializer_tapDelayComp_reg_im[9][5].CLK
clk => Deserializer_tapDelayComp_reg_im[9][6].CLK
clk => Deserializer_tapDelayComp_reg_im[9][7].CLK
clk => Deserializer_tapDelayComp_reg_im[9][8].CLK
clk => Deserializer_tapDelayComp_reg_im[9][9].CLK
clk => Deserializer_tapDelayComp_reg_im[9][10].CLK
clk => Deserializer_tapDelayComp_reg_im[9][11].CLK
clk => Deserializer_tapDelayComp_reg_im[8][0].CLK
clk => Deserializer_tapDelayComp_reg_im[8][1].CLK
clk => Deserializer_tapDelayComp_reg_im[8][2].CLK
clk => Deserializer_tapDelayComp_reg_im[8][3].CLK
clk => Deserializer_tapDelayComp_reg_im[8][4].CLK
clk => Deserializer_tapDelayComp_reg_im[8][5].CLK
clk => Deserializer_tapDelayComp_reg_im[8][6].CLK
clk => Deserializer_tapDelayComp_reg_im[8][7].CLK
clk => Deserializer_tapDelayComp_reg_im[8][8].CLK
clk => Deserializer_tapDelayComp_reg_im[8][9].CLK
clk => Deserializer_tapDelayComp_reg_im[8][10].CLK
clk => Deserializer_tapDelayComp_reg_im[8][11].CLK
clk => Deserializer_tapDelayComp_reg_im[7][0].CLK
clk => Deserializer_tapDelayComp_reg_im[7][1].CLK
clk => Deserializer_tapDelayComp_reg_im[7][2].CLK
clk => Deserializer_tapDelayComp_reg_im[7][3].CLK
clk => Deserializer_tapDelayComp_reg_im[7][4].CLK
clk => Deserializer_tapDelayComp_reg_im[7][5].CLK
clk => Deserializer_tapDelayComp_reg_im[7][6].CLK
clk => Deserializer_tapDelayComp_reg_im[7][7].CLK
clk => Deserializer_tapDelayComp_reg_im[7][8].CLK
clk => Deserializer_tapDelayComp_reg_im[7][9].CLK
clk => Deserializer_tapDelayComp_reg_im[7][10].CLK
clk => Deserializer_tapDelayComp_reg_im[7][11].CLK
clk => Deserializer_tapDelayComp_reg_im[6][0].CLK
clk => Deserializer_tapDelayComp_reg_im[6][1].CLK
clk => Deserializer_tapDelayComp_reg_im[6][2].CLK
clk => Deserializer_tapDelayComp_reg_im[6][3].CLK
clk => Deserializer_tapDelayComp_reg_im[6][4].CLK
clk => Deserializer_tapDelayComp_reg_im[6][5].CLK
clk => Deserializer_tapDelayComp_reg_im[6][6].CLK
clk => Deserializer_tapDelayComp_reg_im[6][7].CLK
clk => Deserializer_tapDelayComp_reg_im[6][8].CLK
clk => Deserializer_tapDelayComp_reg_im[6][9].CLK
clk => Deserializer_tapDelayComp_reg_im[6][10].CLK
clk => Deserializer_tapDelayComp_reg_im[6][11].CLK
clk => Deserializer_tapDelayComp_reg_im[5][0].CLK
clk => Deserializer_tapDelayComp_reg_im[5][1].CLK
clk => Deserializer_tapDelayComp_reg_im[5][2].CLK
clk => Deserializer_tapDelayComp_reg_im[5][3].CLK
clk => Deserializer_tapDelayComp_reg_im[5][4].CLK
clk => Deserializer_tapDelayComp_reg_im[5][5].CLK
clk => Deserializer_tapDelayComp_reg_im[5][6].CLK
clk => Deserializer_tapDelayComp_reg_im[5][7].CLK
clk => Deserializer_tapDelayComp_reg_im[5][8].CLK
clk => Deserializer_tapDelayComp_reg_im[5][9].CLK
clk => Deserializer_tapDelayComp_reg_im[5][10].CLK
clk => Deserializer_tapDelayComp_reg_im[5][11].CLK
clk => Deserializer_tapDelayComp_reg_im[4][0].CLK
clk => Deserializer_tapDelayComp_reg_im[4][1].CLK
clk => Deserializer_tapDelayComp_reg_im[4][2].CLK
clk => Deserializer_tapDelayComp_reg_im[4][3].CLK
clk => Deserializer_tapDelayComp_reg_im[4][4].CLK
clk => Deserializer_tapDelayComp_reg_im[4][5].CLK
clk => Deserializer_tapDelayComp_reg_im[4][6].CLK
clk => Deserializer_tapDelayComp_reg_im[4][7].CLK
clk => Deserializer_tapDelayComp_reg_im[4][8].CLK
clk => Deserializer_tapDelayComp_reg_im[4][9].CLK
clk => Deserializer_tapDelayComp_reg_im[4][10].CLK
clk => Deserializer_tapDelayComp_reg_im[4][11].CLK
clk => Deserializer_tapDelayComp_reg_im[3][0].CLK
clk => Deserializer_tapDelayComp_reg_im[3][1].CLK
clk => Deserializer_tapDelayComp_reg_im[3][2].CLK
clk => Deserializer_tapDelayComp_reg_im[3][3].CLK
clk => Deserializer_tapDelayComp_reg_im[3][4].CLK
clk => Deserializer_tapDelayComp_reg_im[3][5].CLK
clk => Deserializer_tapDelayComp_reg_im[3][6].CLK
clk => Deserializer_tapDelayComp_reg_im[3][7].CLK
clk => Deserializer_tapDelayComp_reg_im[3][8].CLK
clk => Deserializer_tapDelayComp_reg_im[3][9].CLK
clk => Deserializer_tapDelayComp_reg_im[3][10].CLK
clk => Deserializer_tapDelayComp_reg_im[3][11].CLK
clk => Deserializer_tapDelayComp_reg_im[2][0].CLK
clk => Deserializer_tapDelayComp_reg_im[2][1].CLK
clk => Deserializer_tapDelayComp_reg_im[2][2].CLK
clk => Deserializer_tapDelayComp_reg_im[2][3].CLK
clk => Deserializer_tapDelayComp_reg_im[2][4].CLK
clk => Deserializer_tapDelayComp_reg_im[2][5].CLK
clk => Deserializer_tapDelayComp_reg_im[2][6].CLK
clk => Deserializer_tapDelayComp_reg_im[2][7].CLK
clk => Deserializer_tapDelayComp_reg_im[2][8].CLK
clk => Deserializer_tapDelayComp_reg_im[2][9].CLK
clk => Deserializer_tapDelayComp_reg_im[2][10].CLK
clk => Deserializer_tapDelayComp_reg_im[2][11].CLK
clk => Deserializer_tapDelayComp_reg_im[1][0].CLK
clk => Deserializer_tapDelayComp_reg_im[1][1].CLK
clk => Deserializer_tapDelayComp_reg_im[1][2].CLK
clk => Deserializer_tapDelayComp_reg_im[1][3].CLK
clk => Deserializer_tapDelayComp_reg_im[1][4].CLK
clk => Deserializer_tapDelayComp_reg_im[1][5].CLK
clk => Deserializer_tapDelayComp_reg_im[1][6].CLK
clk => Deserializer_tapDelayComp_reg_im[1][7].CLK
clk => Deserializer_tapDelayComp_reg_im[1][8].CLK
clk => Deserializer_tapDelayComp_reg_im[1][9].CLK
clk => Deserializer_tapDelayComp_reg_im[1][10].CLK
clk => Deserializer_tapDelayComp_reg_im[1][11].CLK
clk => Deserializer_tapDelayComp_reg_im[0][0].CLK
clk => Deserializer_tapDelayComp_reg_im[0][1].CLK
clk => Deserializer_tapDelayComp_reg_im[0][2].CLK
clk => Deserializer_tapDelayComp_reg_im[0][3].CLK
clk => Deserializer_tapDelayComp_reg_im[0][4].CLK
clk => Deserializer_tapDelayComp_reg_im[0][5].CLK
clk => Deserializer_tapDelayComp_reg_im[0][6].CLK
clk => Deserializer_tapDelayComp_reg_im[0][7].CLK
clk => Deserializer_tapDelayComp_reg_im[0][8].CLK
clk => Deserializer_tapDelayComp_reg_im[0][9].CLK
clk => Deserializer_tapDelayComp_reg_im[0][10].CLK
clk => Deserializer_tapDelayComp_reg_im[0][11].CLK
clk => Deserializer_tapDelayComp_reg_re[14][0].CLK
clk => Deserializer_tapDelayComp_reg_re[14][1].CLK
clk => Deserializer_tapDelayComp_reg_re[14][2].CLK
clk => Deserializer_tapDelayComp_reg_re[14][3].CLK
clk => Deserializer_tapDelayComp_reg_re[14][4].CLK
clk => Deserializer_tapDelayComp_reg_re[14][5].CLK
clk => Deserializer_tapDelayComp_reg_re[14][6].CLK
clk => Deserializer_tapDelayComp_reg_re[14][7].CLK
clk => Deserializer_tapDelayComp_reg_re[14][8].CLK
clk => Deserializer_tapDelayComp_reg_re[14][9].CLK
clk => Deserializer_tapDelayComp_reg_re[14][10].CLK
clk => Deserializer_tapDelayComp_reg_re[14][11].CLK
clk => Deserializer_tapDelayComp_reg_re[13][0].CLK
clk => Deserializer_tapDelayComp_reg_re[13][1].CLK
clk => Deserializer_tapDelayComp_reg_re[13][2].CLK
clk => Deserializer_tapDelayComp_reg_re[13][3].CLK
clk => Deserializer_tapDelayComp_reg_re[13][4].CLK
clk => Deserializer_tapDelayComp_reg_re[13][5].CLK
clk => Deserializer_tapDelayComp_reg_re[13][6].CLK
clk => Deserializer_tapDelayComp_reg_re[13][7].CLK
clk => Deserializer_tapDelayComp_reg_re[13][8].CLK
clk => Deserializer_tapDelayComp_reg_re[13][9].CLK
clk => Deserializer_tapDelayComp_reg_re[13][10].CLK
clk => Deserializer_tapDelayComp_reg_re[13][11].CLK
clk => Deserializer_tapDelayComp_reg_re[12][0].CLK
clk => Deserializer_tapDelayComp_reg_re[12][1].CLK
clk => Deserializer_tapDelayComp_reg_re[12][2].CLK
clk => Deserializer_tapDelayComp_reg_re[12][3].CLK
clk => Deserializer_tapDelayComp_reg_re[12][4].CLK
clk => Deserializer_tapDelayComp_reg_re[12][5].CLK
clk => Deserializer_tapDelayComp_reg_re[12][6].CLK
clk => Deserializer_tapDelayComp_reg_re[12][7].CLK
clk => Deserializer_tapDelayComp_reg_re[12][8].CLK
clk => Deserializer_tapDelayComp_reg_re[12][9].CLK
clk => Deserializer_tapDelayComp_reg_re[12][10].CLK
clk => Deserializer_tapDelayComp_reg_re[12][11].CLK
clk => Deserializer_tapDelayComp_reg_re[11][0].CLK
clk => Deserializer_tapDelayComp_reg_re[11][1].CLK
clk => Deserializer_tapDelayComp_reg_re[11][2].CLK
clk => Deserializer_tapDelayComp_reg_re[11][3].CLK
clk => Deserializer_tapDelayComp_reg_re[11][4].CLK
clk => Deserializer_tapDelayComp_reg_re[11][5].CLK
clk => Deserializer_tapDelayComp_reg_re[11][6].CLK
clk => Deserializer_tapDelayComp_reg_re[11][7].CLK
clk => Deserializer_tapDelayComp_reg_re[11][8].CLK
clk => Deserializer_tapDelayComp_reg_re[11][9].CLK
clk => Deserializer_tapDelayComp_reg_re[11][10].CLK
clk => Deserializer_tapDelayComp_reg_re[11][11].CLK
clk => Deserializer_tapDelayComp_reg_re[10][0].CLK
clk => Deserializer_tapDelayComp_reg_re[10][1].CLK
clk => Deserializer_tapDelayComp_reg_re[10][2].CLK
clk => Deserializer_tapDelayComp_reg_re[10][3].CLK
clk => Deserializer_tapDelayComp_reg_re[10][4].CLK
clk => Deserializer_tapDelayComp_reg_re[10][5].CLK
clk => Deserializer_tapDelayComp_reg_re[10][6].CLK
clk => Deserializer_tapDelayComp_reg_re[10][7].CLK
clk => Deserializer_tapDelayComp_reg_re[10][8].CLK
clk => Deserializer_tapDelayComp_reg_re[10][9].CLK
clk => Deserializer_tapDelayComp_reg_re[10][10].CLK
clk => Deserializer_tapDelayComp_reg_re[10][11].CLK
clk => Deserializer_tapDelayComp_reg_re[9][0].CLK
clk => Deserializer_tapDelayComp_reg_re[9][1].CLK
clk => Deserializer_tapDelayComp_reg_re[9][2].CLK
clk => Deserializer_tapDelayComp_reg_re[9][3].CLK
clk => Deserializer_tapDelayComp_reg_re[9][4].CLK
clk => Deserializer_tapDelayComp_reg_re[9][5].CLK
clk => Deserializer_tapDelayComp_reg_re[9][6].CLK
clk => Deserializer_tapDelayComp_reg_re[9][7].CLK
clk => Deserializer_tapDelayComp_reg_re[9][8].CLK
clk => Deserializer_tapDelayComp_reg_re[9][9].CLK
clk => Deserializer_tapDelayComp_reg_re[9][10].CLK
clk => Deserializer_tapDelayComp_reg_re[9][11].CLK
clk => Deserializer_tapDelayComp_reg_re[8][0].CLK
clk => Deserializer_tapDelayComp_reg_re[8][1].CLK
clk => Deserializer_tapDelayComp_reg_re[8][2].CLK
clk => Deserializer_tapDelayComp_reg_re[8][3].CLK
clk => Deserializer_tapDelayComp_reg_re[8][4].CLK
clk => Deserializer_tapDelayComp_reg_re[8][5].CLK
clk => Deserializer_tapDelayComp_reg_re[8][6].CLK
clk => Deserializer_tapDelayComp_reg_re[8][7].CLK
clk => Deserializer_tapDelayComp_reg_re[8][8].CLK
clk => Deserializer_tapDelayComp_reg_re[8][9].CLK
clk => Deserializer_tapDelayComp_reg_re[8][10].CLK
clk => Deserializer_tapDelayComp_reg_re[8][11].CLK
clk => Deserializer_tapDelayComp_reg_re[7][0].CLK
clk => Deserializer_tapDelayComp_reg_re[7][1].CLK
clk => Deserializer_tapDelayComp_reg_re[7][2].CLK
clk => Deserializer_tapDelayComp_reg_re[7][3].CLK
clk => Deserializer_tapDelayComp_reg_re[7][4].CLK
clk => Deserializer_tapDelayComp_reg_re[7][5].CLK
clk => Deserializer_tapDelayComp_reg_re[7][6].CLK
clk => Deserializer_tapDelayComp_reg_re[7][7].CLK
clk => Deserializer_tapDelayComp_reg_re[7][8].CLK
clk => Deserializer_tapDelayComp_reg_re[7][9].CLK
clk => Deserializer_tapDelayComp_reg_re[7][10].CLK
clk => Deserializer_tapDelayComp_reg_re[7][11].CLK
clk => Deserializer_tapDelayComp_reg_re[6][0].CLK
clk => Deserializer_tapDelayComp_reg_re[6][1].CLK
clk => Deserializer_tapDelayComp_reg_re[6][2].CLK
clk => Deserializer_tapDelayComp_reg_re[6][3].CLK
clk => Deserializer_tapDelayComp_reg_re[6][4].CLK
clk => Deserializer_tapDelayComp_reg_re[6][5].CLK
clk => Deserializer_tapDelayComp_reg_re[6][6].CLK
clk => Deserializer_tapDelayComp_reg_re[6][7].CLK
clk => Deserializer_tapDelayComp_reg_re[6][8].CLK
clk => Deserializer_tapDelayComp_reg_re[6][9].CLK
clk => Deserializer_tapDelayComp_reg_re[6][10].CLK
clk => Deserializer_tapDelayComp_reg_re[6][11].CLK
clk => Deserializer_tapDelayComp_reg_re[5][0].CLK
clk => Deserializer_tapDelayComp_reg_re[5][1].CLK
clk => Deserializer_tapDelayComp_reg_re[5][2].CLK
clk => Deserializer_tapDelayComp_reg_re[5][3].CLK
clk => Deserializer_tapDelayComp_reg_re[5][4].CLK
clk => Deserializer_tapDelayComp_reg_re[5][5].CLK
clk => Deserializer_tapDelayComp_reg_re[5][6].CLK
clk => Deserializer_tapDelayComp_reg_re[5][7].CLK
clk => Deserializer_tapDelayComp_reg_re[5][8].CLK
clk => Deserializer_tapDelayComp_reg_re[5][9].CLK
clk => Deserializer_tapDelayComp_reg_re[5][10].CLK
clk => Deserializer_tapDelayComp_reg_re[5][11].CLK
clk => Deserializer_tapDelayComp_reg_re[4][0].CLK
clk => Deserializer_tapDelayComp_reg_re[4][1].CLK
clk => Deserializer_tapDelayComp_reg_re[4][2].CLK
clk => Deserializer_tapDelayComp_reg_re[4][3].CLK
clk => Deserializer_tapDelayComp_reg_re[4][4].CLK
clk => Deserializer_tapDelayComp_reg_re[4][5].CLK
clk => Deserializer_tapDelayComp_reg_re[4][6].CLK
clk => Deserializer_tapDelayComp_reg_re[4][7].CLK
clk => Deserializer_tapDelayComp_reg_re[4][8].CLK
clk => Deserializer_tapDelayComp_reg_re[4][9].CLK
clk => Deserializer_tapDelayComp_reg_re[4][10].CLK
clk => Deserializer_tapDelayComp_reg_re[4][11].CLK
clk => Deserializer_tapDelayComp_reg_re[3][0].CLK
clk => Deserializer_tapDelayComp_reg_re[3][1].CLK
clk => Deserializer_tapDelayComp_reg_re[3][2].CLK
clk => Deserializer_tapDelayComp_reg_re[3][3].CLK
clk => Deserializer_tapDelayComp_reg_re[3][4].CLK
clk => Deserializer_tapDelayComp_reg_re[3][5].CLK
clk => Deserializer_tapDelayComp_reg_re[3][6].CLK
clk => Deserializer_tapDelayComp_reg_re[3][7].CLK
clk => Deserializer_tapDelayComp_reg_re[3][8].CLK
clk => Deserializer_tapDelayComp_reg_re[3][9].CLK
clk => Deserializer_tapDelayComp_reg_re[3][10].CLK
clk => Deserializer_tapDelayComp_reg_re[3][11].CLK
clk => Deserializer_tapDelayComp_reg_re[2][0].CLK
clk => Deserializer_tapDelayComp_reg_re[2][1].CLK
clk => Deserializer_tapDelayComp_reg_re[2][2].CLK
clk => Deserializer_tapDelayComp_reg_re[2][3].CLK
clk => Deserializer_tapDelayComp_reg_re[2][4].CLK
clk => Deserializer_tapDelayComp_reg_re[2][5].CLK
clk => Deserializer_tapDelayComp_reg_re[2][6].CLK
clk => Deserializer_tapDelayComp_reg_re[2][7].CLK
clk => Deserializer_tapDelayComp_reg_re[2][8].CLK
clk => Deserializer_tapDelayComp_reg_re[2][9].CLK
clk => Deserializer_tapDelayComp_reg_re[2][10].CLK
clk => Deserializer_tapDelayComp_reg_re[2][11].CLK
clk => Deserializer_tapDelayComp_reg_re[1][0].CLK
clk => Deserializer_tapDelayComp_reg_re[1][1].CLK
clk => Deserializer_tapDelayComp_reg_re[1][2].CLK
clk => Deserializer_tapDelayComp_reg_re[1][3].CLK
clk => Deserializer_tapDelayComp_reg_re[1][4].CLK
clk => Deserializer_tapDelayComp_reg_re[1][5].CLK
clk => Deserializer_tapDelayComp_reg_re[1][6].CLK
clk => Deserializer_tapDelayComp_reg_re[1][7].CLK
clk => Deserializer_tapDelayComp_reg_re[1][8].CLK
clk => Deserializer_tapDelayComp_reg_re[1][9].CLK
clk => Deserializer_tapDelayComp_reg_re[1][10].CLK
clk => Deserializer_tapDelayComp_reg_re[1][11].CLK
clk => Deserializer_tapDelayComp_reg_re[0][0].CLK
clk => Deserializer_tapDelayComp_reg_re[0][1].CLK
clk => Deserializer_tapDelayComp_reg_re[0][2].CLK
clk => Deserializer_tapDelayComp_reg_re[0][3].CLK
clk => Deserializer_tapDelayComp_reg_re[0][4].CLK
clk => Deserializer_tapDelayComp_reg_re[0][5].CLK
clk => Deserializer_tapDelayComp_reg_re[0][6].CLK
clk => Deserializer_tapDelayComp_reg_re[0][7].CLK
clk => Deserializer_tapDelayComp_reg_re[0][8].CLK
clk => Deserializer_tapDelayComp_reg_re[0][9].CLK
clk => Deserializer_tapDelayComp_reg_re[0][10].CLK
clk => Deserializer_tapDelayComp_reg_re[0][11].CLK
clk => Deserializer_contl_cnt[0].CLK
clk => Deserializer_contl_cnt[1].CLK
clk => Deserializer_contl_cnt[2].CLK
clk => Deserializer_contl_cnt[3].CLK
clk => Deserializer_contl_cnt[4].CLK
reset => Deserializer_out2.ACLR
reset => Deserializer_out1_im[15][0].ACLR
reset => Deserializer_out1_im[15][1].ACLR
reset => Deserializer_out1_im[15][2].ACLR
reset => Deserializer_out1_im[15][3].ACLR
reset => Deserializer_out1_im[15][4].ACLR
reset => Deserializer_out1_im[15][5].ACLR
reset => Deserializer_out1_im[15][6].ACLR
reset => Deserializer_out1_im[15][7].ACLR
reset => Deserializer_out1_im[15][8].ACLR
reset => Deserializer_out1_im[15][9].ACLR
reset => Deserializer_out1_im[15][10].ACLR
reset => Deserializer_out1_im[15][11].ACLR
reset => Deserializer_out1_im[14][0].ACLR
reset => Deserializer_out1_im[14][1].ACLR
reset => Deserializer_out1_im[14][2].ACLR
reset => Deserializer_out1_im[14][3].ACLR
reset => Deserializer_out1_im[14][4].ACLR
reset => Deserializer_out1_im[14][5].ACLR
reset => Deserializer_out1_im[14][6].ACLR
reset => Deserializer_out1_im[14][7].ACLR
reset => Deserializer_out1_im[14][8].ACLR
reset => Deserializer_out1_im[14][9].ACLR
reset => Deserializer_out1_im[14][10].ACLR
reset => Deserializer_out1_im[14][11].ACLR
reset => Deserializer_out1_im[13][0].ACLR
reset => Deserializer_out1_im[13][1].ACLR
reset => Deserializer_out1_im[13][2].ACLR
reset => Deserializer_out1_im[13][3].ACLR
reset => Deserializer_out1_im[13][4].ACLR
reset => Deserializer_out1_im[13][5].ACLR
reset => Deserializer_out1_im[13][6].ACLR
reset => Deserializer_out1_im[13][7].ACLR
reset => Deserializer_out1_im[13][8].ACLR
reset => Deserializer_out1_im[13][9].ACLR
reset => Deserializer_out1_im[13][10].ACLR
reset => Deserializer_out1_im[13][11].ACLR
reset => Deserializer_out1_im[12][0].ACLR
reset => Deserializer_out1_im[12][1].ACLR
reset => Deserializer_out1_im[12][2].ACLR
reset => Deserializer_out1_im[12][3].ACLR
reset => Deserializer_out1_im[12][4].ACLR
reset => Deserializer_out1_im[12][5].ACLR
reset => Deserializer_out1_im[12][6].ACLR
reset => Deserializer_out1_im[12][7].ACLR
reset => Deserializer_out1_im[12][8].ACLR
reset => Deserializer_out1_im[12][9].ACLR
reset => Deserializer_out1_im[12][10].ACLR
reset => Deserializer_out1_im[12][11].ACLR
reset => Deserializer_out1_im[11][0].ACLR
reset => Deserializer_out1_im[11][1].ACLR
reset => Deserializer_out1_im[11][2].ACLR
reset => Deserializer_out1_im[11][3].ACLR
reset => Deserializer_out1_im[11][4].ACLR
reset => Deserializer_out1_im[11][5].ACLR
reset => Deserializer_out1_im[11][6].ACLR
reset => Deserializer_out1_im[11][7].ACLR
reset => Deserializer_out1_im[11][8].ACLR
reset => Deserializer_out1_im[11][9].ACLR
reset => Deserializer_out1_im[11][10].ACLR
reset => Deserializer_out1_im[11][11].ACLR
reset => Deserializer_out1_im[10][0].ACLR
reset => Deserializer_out1_im[10][1].ACLR
reset => Deserializer_out1_im[10][2].ACLR
reset => Deserializer_out1_im[10][3].ACLR
reset => Deserializer_out1_im[10][4].ACLR
reset => Deserializer_out1_im[10][5].ACLR
reset => Deserializer_out1_im[10][6].ACLR
reset => Deserializer_out1_im[10][7].ACLR
reset => Deserializer_out1_im[10][8].ACLR
reset => Deserializer_out1_im[10][9].ACLR
reset => Deserializer_out1_im[10][10].ACLR
reset => Deserializer_out1_im[10][11].ACLR
reset => Deserializer_out1_im[9][0].ACLR
reset => Deserializer_out1_im[9][1].ACLR
reset => Deserializer_out1_im[9][2].ACLR
reset => Deserializer_out1_im[9][3].ACLR
reset => Deserializer_out1_im[9][4].ACLR
reset => Deserializer_out1_im[9][5].ACLR
reset => Deserializer_out1_im[9][6].ACLR
reset => Deserializer_out1_im[9][7].ACLR
reset => Deserializer_out1_im[9][8].ACLR
reset => Deserializer_out1_im[9][9].ACLR
reset => Deserializer_out1_im[9][10].ACLR
reset => Deserializer_out1_im[9][11].ACLR
reset => Deserializer_out1_im[8][0].ACLR
reset => Deserializer_out1_im[8][1].ACLR
reset => Deserializer_out1_im[8][2].ACLR
reset => Deserializer_out1_im[8][3].ACLR
reset => Deserializer_out1_im[8][4].ACLR
reset => Deserializer_out1_im[8][5].ACLR
reset => Deserializer_out1_im[8][6].ACLR
reset => Deserializer_out1_im[8][7].ACLR
reset => Deserializer_out1_im[8][8].ACLR
reset => Deserializer_out1_im[8][9].ACLR
reset => Deserializer_out1_im[8][10].ACLR
reset => Deserializer_out1_im[8][11].ACLR
reset => Deserializer_out1_im[7][0].ACLR
reset => Deserializer_out1_im[7][1].ACLR
reset => Deserializer_out1_im[7][2].ACLR
reset => Deserializer_out1_im[7][3].ACLR
reset => Deserializer_out1_im[7][4].ACLR
reset => Deserializer_out1_im[7][5].ACLR
reset => Deserializer_out1_im[7][6].ACLR
reset => Deserializer_out1_im[7][7].ACLR
reset => Deserializer_out1_im[7][8].ACLR
reset => Deserializer_out1_im[7][9].ACLR
reset => Deserializer_out1_im[7][10].ACLR
reset => Deserializer_out1_im[7][11].ACLR
reset => Deserializer_out1_im[6][0].ACLR
reset => Deserializer_out1_im[6][1].ACLR
reset => Deserializer_out1_im[6][2].ACLR
reset => Deserializer_out1_im[6][3].ACLR
reset => Deserializer_out1_im[6][4].ACLR
reset => Deserializer_out1_im[6][5].ACLR
reset => Deserializer_out1_im[6][6].ACLR
reset => Deserializer_out1_im[6][7].ACLR
reset => Deserializer_out1_im[6][8].ACLR
reset => Deserializer_out1_im[6][9].ACLR
reset => Deserializer_out1_im[6][10].ACLR
reset => Deserializer_out1_im[6][11].ACLR
reset => Deserializer_out1_im[5][0].ACLR
reset => Deserializer_out1_im[5][1].ACLR
reset => Deserializer_out1_im[5][2].ACLR
reset => Deserializer_out1_im[5][3].ACLR
reset => Deserializer_out1_im[5][4].ACLR
reset => Deserializer_out1_im[5][5].ACLR
reset => Deserializer_out1_im[5][6].ACLR
reset => Deserializer_out1_im[5][7].ACLR
reset => Deserializer_out1_im[5][8].ACLR
reset => Deserializer_out1_im[5][9].ACLR
reset => Deserializer_out1_im[5][10].ACLR
reset => Deserializer_out1_im[5][11].ACLR
reset => Deserializer_out1_im[4][0].ACLR
reset => Deserializer_out1_im[4][1].ACLR
reset => Deserializer_out1_im[4][2].ACLR
reset => Deserializer_out1_im[4][3].ACLR
reset => Deserializer_out1_im[4][4].ACLR
reset => Deserializer_out1_im[4][5].ACLR
reset => Deserializer_out1_im[4][6].ACLR
reset => Deserializer_out1_im[4][7].ACLR
reset => Deserializer_out1_im[4][8].ACLR
reset => Deserializer_out1_im[4][9].ACLR
reset => Deserializer_out1_im[4][10].ACLR
reset => Deserializer_out1_im[4][11].ACLR
reset => Deserializer_out1_im[3][0].ACLR
reset => Deserializer_out1_im[3][1].ACLR
reset => Deserializer_out1_im[3][2].ACLR
reset => Deserializer_out1_im[3][3].ACLR
reset => Deserializer_out1_im[3][4].ACLR
reset => Deserializer_out1_im[3][5].ACLR
reset => Deserializer_out1_im[3][6].ACLR
reset => Deserializer_out1_im[3][7].ACLR
reset => Deserializer_out1_im[3][8].ACLR
reset => Deserializer_out1_im[3][9].ACLR
reset => Deserializer_out1_im[3][10].ACLR
reset => Deserializer_out1_im[3][11].ACLR
reset => Deserializer_out1_im[2][0].ACLR
reset => Deserializer_out1_im[2][1].ACLR
reset => Deserializer_out1_im[2][2].ACLR
reset => Deserializer_out1_im[2][3].ACLR
reset => Deserializer_out1_im[2][4].ACLR
reset => Deserializer_out1_im[2][5].ACLR
reset => Deserializer_out1_im[2][6].ACLR
reset => Deserializer_out1_im[2][7].ACLR
reset => Deserializer_out1_im[2][8].ACLR
reset => Deserializer_out1_im[2][9].ACLR
reset => Deserializer_out1_im[2][10].ACLR
reset => Deserializer_out1_im[2][11].ACLR
reset => Deserializer_out1_im[1][0].ACLR
reset => Deserializer_out1_im[1][1].ACLR
reset => Deserializer_out1_im[1][2].ACLR
reset => Deserializer_out1_im[1][3].ACLR
reset => Deserializer_out1_im[1][4].ACLR
reset => Deserializer_out1_im[1][5].ACLR
reset => Deserializer_out1_im[1][6].ACLR
reset => Deserializer_out1_im[1][7].ACLR
reset => Deserializer_out1_im[1][8].ACLR
reset => Deserializer_out1_im[1][9].ACLR
reset => Deserializer_out1_im[1][10].ACLR
reset => Deserializer_out1_im[1][11].ACLR
reset => Deserializer_out1_im[0][0].ACLR
reset => Deserializer_out1_im[0][1].ACLR
reset => Deserializer_out1_im[0][2].ACLR
reset => Deserializer_out1_im[0][3].ACLR
reset => Deserializer_out1_im[0][4].ACLR
reset => Deserializer_out1_im[0][5].ACLR
reset => Deserializer_out1_im[0][6].ACLR
reset => Deserializer_out1_im[0][7].ACLR
reset => Deserializer_out1_im[0][8].ACLR
reset => Deserializer_out1_im[0][9].ACLR
reset => Deserializer_out1_im[0][10].ACLR
reset => Deserializer_out1_im[0][11].ACLR
reset => Deserializer_out1_re[15][0].ACLR
reset => Deserializer_out1_re[15][1].ACLR
reset => Deserializer_out1_re[15][2].ACLR
reset => Deserializer_out1_re[15][3].ACLR
reset => Deserializer_out1_re[15][4].ACLR
reset => Deserializer_out1_re[15][5].ACLR
reset => Deserializer_out1_re[15][6].ACLR
reset => Deserializer_out1_re[15][7].ACLR
reset => Deserializer_out1_re[15][8].ACLR
reset => Deserializer_out1_re[15][9].ACLR
reset => Deserializer_out1_re[15][10].ACLR
reset => Deserializer_out1_re[15][11].ACLR
reset => Deserializer_out1_re[14][0].ACLR
reset => Deserializer_out1_re[14][1].ACLR
reset => Deserializer_out1_re[14][2].ACLR
reset => Deserializer_out1_re[14][3].ACLR
reset => Deserializer_out1_re[14][4].ACLR
reset => Deserializer_out1_re[14][5].ACLR
reset => Deserializer_out1_re[14][6].ACLR
reset => Deserializer_out1_re[14][7].ACLR
reset => Deserializer_out1_re[14][8].ACLR
reset => Deserializer_out1_re[14][9].ACLR
reset => Deserializer_out1_re[14][10].ACLR
reset => Deserializer_out1_re[14][11].ACLR
reset => Deserializer_out1_re[13][0].ACLR
reset => Deserializer_out1_re[13][1].ACLR
reset => Deserializer_out1_re[13][2].ACLR
reset => Deserializer_out1_re[13][3].ACLR
reset => Deserializer_out1_re[13][4].ACLR
reset => Deserializer_out1_re[13][5].ACLR
reset => Deserializer_out1_re[13][6].ACLR
reset => Deserializer_out1_re[13][7].ACLR
reset => Deserializer_out1_re[13][8].ACLR
reset => Deserializer_out1_re[13][9].ACLR
reset => Deserializer_out1_re[13][10].ACLR
reset => Deserializer_out1_re[13][11].ACLR
reset => Deserializer_out1_re[12][0].ACLR
reset => Deserializer_out1_re[12][1].ACLR
reset => Deserializer_out1_re[12][2].ACLR
reset => Deserializer_out1_re[12][3].ACLR
reset => Deserializer_out1_re[12][4].ACLR
reset => Deserializer_out1_re[12][5].ACLR
reset => Deserializer_out1_re[12][6].ACLR
reset => Deserializer_out1_re[12][7].ACLR
reset => Deserializer_out1_re[12][8].ACLR
reset => Deserializer_out1_re[12][9].ACLR
reset => Deserializer_out1_re[12][10].ACLR
reset => Deserializer_out1_re[12][11].ACLR
reset => Deserializer_out1_re[11][0].ACLR
reset => Deserializer_out1_re[11][1].ACLR
reset => Deserializer_out1_re[11][2].ACLR
reset => Deserializer_out1_re[11][3].ACLR
reset => Deserializer_out1_re[11][4].ACLR
reset => Deserializer_out1_re[11][5].ACLR
reset => Deserializer_out1_re[11][6].ACLR
reset => Deserializer_out1_re[11][7].ACLR
reset => Deserializer_out1_re[11][8].ACLR
reset => Deserializer_out1_re[11][9].ACLR
reset => Deserializer_out1_re[11][10].ACLR
reset => Deserializer_out1_re[11][11].ACLR
reset => Deserializer_out1_re[10][0].ACLR
reset => Deserializer_out1_re[10][1].ACLR
reset => Deserializer_out1_re[10][2].ACLR
reset => Deserializer_out1_re[10][3].ACLR
reset => Deserializer_out1_re[10][4].ACLR
reset => Deserializer_out1_re[10][5].ACLR
reset => Deserializer_out1_re[10][6].ACLR
reset => Deserializer_out1_re[10][7].ACLR
reset => Deserializer_out1_re[10][8].ACLR
reset => Deserializer_out1_re[10][9].ACLR
reset => Deserializer_out1_re[10][10].ACLR
reset => Deserializer_out1_re[10][11].ACLR
reset => Deserializer_out1_re[9][0].ACLR
reset => Deserializer_out1_re[9][1].ACLR
reset => Deserializer_out1_re[9][2].ACLR
reset => Deserializer_out1_re[9][3].ACLR
reset => Deserializer_out1_re[9][4].ACLR
reset => Deserializer_out1_re[9][5].ACLR
reset => Deserializer_out1_re[9][6].ACLR
reset => Deserializer_out1_re[9][7].ACLR
reset => Deserializer_out1_re[9][8].ACLR
reset => Deserializer_out1_re[9][9].ACLR
reset => Deserializer_out1_re[9][10].ACLR
reset => Deserializer_out1_re[9][11].ACLR
reset => Deserializer_out1_re[8][0].ACLR
reset => Deserializer_out1_re[8][1].ACLR
reset => Deserializer_out1_re[8][2].ACLR
reset => Deserializer_out1_re[8][3].ACLR
reset => Deserializer_out1_re[8][4].ACLR
reset => Deserializer_out1_re[8][5].ACLR
reset => Deserializer_out1_re[8][6].ACLR
reset => Deserializer_out1_re[8][7].ACLR
reset => Deserializer_out1_re[8][8].ACLR
reset => Deserializer_out1_re[8][9].ACLR
reset => Deserializer_out1_re[8][10].ACLR
reset => Deserializer_out1_re[8][11].ACLR
reset => Deserializer_out1_re[7][0].ACLR
reset => Deserializer_out1_re[7][1].ACLR
reset => Deserializer_out1_re[7][2].ACLR
reset => Deserializer_out1_re[7][3].ACLR
reset => Deserializer_out1_re[7][4].ACLR
reset => Deserializer_out1_re[7][5].ACLR
reset => Deserializer_out1_re[7][6].ACLR
reset => Deserializer_out1_re[7][7].ACLR
reset => Deserializer_out1_re[7][8].ACLR
reset => Deserializer_out1_re[7][9].ACLR
reset => Deserializer_out1_re[7][10].ACLR
reset => Deserializer_out1_re[7][11].ACLR
reset => Deserializer_out1_re[6][0].ACLR
reset => Deserializer_out1_re[6][1].ACLR
reset => Deserializer_out1_re[6][2].ACLR
reset => Deserializer_out1_re[6][3].ACLR
reset => Deserializer_out1_re[6][4].ACLR
reset => Deserializer_out1_re[6][5].ACLR
reset => Deserializer_out1_re[6][6].ACLR
reset => Deserializer_out1_re[6][7].ACLR
reset => Deserializer_out1_re[6][8].ACLR
reset => Deserializer_out1_re[6][9].ACLR
reset => Deserializer_out1_re[6][10].ACLR
reset => Deserializer_out1_re[6][11].ACLR
reset => Deserializer_out1_re[5][0].ACLR
reset => Deserializer_out1_re[5][1].ACLR
reset => Deserializer_out1_re[5][2].ACLR
reset => Deserializer_out1_re[5][3].ACLR
reset => Deserializer_out1_re[5][4].ACLR
reset => Deserializer_out1_re[5][5].ACLR
reset => Deserializer_out1_re[5][6].ACLR
reset => Deserializer_out1_re[5][7].ACLR
reset => Deserializer_out1_re[5][8].ACLR
reset => Deserializer_out1_re[5][9].ACLR
reset => Deserializer_out1_re[5][10].ACLR
reset => Deserializer_out1_re[5][11].ACLR
reset => Deserializer_out1_re[4][0].ACLR
reset => Deserializer_out1_re[4][1].ACLR
reset => Deserializer_out1_re[4][2].ACLR
reset => Deserializer_out1_re[4][3].ACLR
reset => Deserializer_out1_re[4][4].ACLR
reset => Deserializer_out1_re[4][5].ACLR
reset => Deserializer_out1_re[4][6].ACLR
reset => Deserializer_out1_re[4][7].ACLR
reset => Deserializer_out1_re[4][8].ACLR
reset => Deserializer_out1_re[4][9].ACLR
reset => Deserializer_out1_re[4][10].ACLR
reset => Deserializer_out1_re[4][11].ACLR
reset => Deserializer_out1_re[3][0].ACLR
reset => Deserializer_out1_re[3][1].ACLR
reset => Deserializer_out1_re[3][2].ACLR
reset => Deserializer_out1_re[3][3].ACLR
reset => Deserializer_out1_re[3][4].ACLR
reset => Deserializer_out1_re[3][5].ACLR
reset => Deserializer_out1_re[3][6].ACLR
reset => Deserializer_out1_re[3][7].ACLR
reset => Deserializer_out1_re[3][8].ACLR
reset => Deserializer_out1_re[3][9].ACLR
reset => Deserializer_out1_re[3][10].ACLR
reset => Deserializer_out1_re[3][11].ACLR
reset => Deserializer_out1_re[2][0].ACLR
reset => Deserializer_out1_re[2][1].ACLR
reset => Deserializer_out1_re[2][2].ACLR
reset => Deserializer_out1_re[2][3].ACLR
reset => Deserializer_out1_re[2][4].ACLR
reset => Deserializer_out1_re[2][5].ACLR
reset => Deserializer_out1_re[2][6].ACLR
reset => Deserializer_out1_re[2][7].ACLR
reset => Deserializer_out1_re[2][8].ACLR
reset => Deserializer_out1_re[2][9].ACLR
reset => Deserializer_out1_re[2][10].ACLR
reset => Deserializer_out1_re[2][11].ACLR
reset => Deserializer_out1_re[1][0].ACLR
reset => Deserializer_out1_re[1][1].ACLR
reset => Deserializer_out1_re[1][2].ACLR
reset => Deserializer_out1_re[1][3].ACLR
reset => Deserializer_out1_re[1][4].ACLR
reset => Deserializer_out1_re[1][5].ACLR
reset => Deserializer_out1_re[1][6].ACLR
reset => Deserializer_out1_re[1][7].ACLR
reset => Deserializer_out1_re[1][8].ACLR
reset => Deserializer_out1_re[1][9].ACLR
reset => Deserializer_out1_re[1][10].ACLR
reset => Deserializer_out1_re[1][11].ACLR
reset => Deserializer_out1_re[0][0].ACLR
reset => Deserializer_out1_re[0][1].ACLR
reset => Deserializer_out1_re[0][2].ACLR
reset => Deserializer_out1_re[0][3].ACLR
reset => Deserializer_out1_re[0][4].ACLR
reset => Deserializer_out1_re[0][5].ACLR
reset => Deserializer_out1_re[0][6].ACLR
reset => Deserializer_out1_re[0][7].ACLR
reset => Deserializer_out1_re[0][8].ACLR
reset => Deserializer_out1_re[0][9].ACLR
reset => Deserializer_out1_re[0][10].ACLR
reset => Deserializer_out1_re[0][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[14][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[13][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[12][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[11][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[10][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[9][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[8][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[7][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[6][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[5][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[4][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[3][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[2][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[1][11].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][0].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][1].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][2].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][3].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][4].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][5].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][6].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][7].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][8].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][9].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][10].ACLR
reset => Deserializer_tapDelayComp_reg_im[0][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[14][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[13][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[12][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[11][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[10][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[9][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[8][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[7][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[6][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[5][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[4][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[3][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[2][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[1][11].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][0].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][1].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][2].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][3].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][4].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][5].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][6].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][7].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][8].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][9].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][10].ACLR
reset => Deserializer_tapDelayComp_reg_re[0][11].ACLR
reset => Deserializer_contl_cnt[0].ACLR
reset => Deserializer_contl_cnt[1].ACLR
reset => Deserializer_contl_cnt[2].ACLR
reset => Deserializer_contl_cnt[3].ACLR
reset => Deserializer_contl_cnt[4].ACLR
enb => Deserializer_tapDelayEn_1.IN1
enb => Deserializer_tapDelayComp_process.IN1
enb => Deserializer_regComp_process.IN1
enb => Deserializer_contl_cnt[4].ENA
enb => Deserializer_contl_cnt[3].ENA
enb => Deserializer_contl_cnt[2].ENA
enb => Deserializer_contl_cnt[1].ENA
enb => Deserializer_contl_cnt[0].ENA
S_re[0] => Deserializer_tapDelayComp_reg_re[14][0].DATAIN
S_re[0] => Deserializer_out1_re[15][0].DATAIN
S_re[1] => Deserializer_tapDelayComp_reg_re[14][1].DATAIN
S_re[1] => Deserializer_out1_re[15][1].DATAIN
S_re[2] => Deserializer_tapDelayComp_reg_re[14][2].DATAIN
S_re[2] => Deserializer_out1_re[15][2].DATAIN
S_re[3] => Deserializer_tapDelayComp_reg_re[14][3].DATAIN
S_re[3] => Deserializer_out1_re[15][3].DATAIN
S_re[4] => Deserializer_tapDelayComp_reg_re[14][4].DATAIN
S_re[4] => Deserializer_out1_re[15][4].DATAIN
S_re[5] => Deserializer_tapDelayComp_reg_re[14][5].DATAIN
S_re[5] => Deserializer_out1_re[15][5].DATAIN
S_re[6] => Deserializer_tapDelayComp_reg_re[14][6].DATAIN
S_re[6] => Deserializer_out1_re[15][6].DATAIN
S_re[7] => Deserializer_tapDelayComp_reg_re[14][7].DATAIN
S_re[7] => Deserializer_out1_re[15][7].DATAIN
S_re[8] => Deserializer_tapDelayComp_reg_re[14][8].DATAIN
S_re[8] => Deserializer_out1_re[15][8].DATAIN
S_re[9] => Deserializer_tapDelayComp_reg_re[14][9].DATAIN
S_re[9] => Deserializer_out1_re[15][9].DATAIN
S_re[10] => Deserializer_tapDelayComp_reg_re[14][10].DATAIN
S_re[10] => Deserializer_out1_re[15][10].DATAIN
S_re[11] => Deserializer_tapDelayComp_reg_re[14][11].DATAIN
S_re[11] => Deserializer_out1_re[15][11].DATAIN
S_im[0] => Deserializer_tapDelayComp_reg_im[14][0].DATAIN
S_im[0] => Deserializer_out1_im[15][0].DATAIN
S_im[1] => Deserializer_tapDelayComp_reg_im[14][1].DATAIN
S_im[1] => Deserializer_out1_im[15][1].DATAIN
S_im[2] => Deserializer_tapDelayComp_reg_im[14][2].DATAIN
S_im[2] => Deserializer_out1_im[15][2].DATAIN
S_im[3] => Deserializer_tapDelayComp_reg_im[14][3].DATAIN
S_im[3] => Deserializer_out1_im[15][3].DATAIN
S_im[4] => Deserializer_tapDelayComp_reg_im[14][4].DATAIN
S_im[4] => Deserializer_out1_im[15][4].DATAIN
S_im[5] => Deserializer_tapDelayComp_reg_im[14][5].DATAIN
S_im[5] => Deserializer_out1_im[15][5].DATAIN
S_im[6] => Deserializer_tapDelayComp_reg_im[14][6].DATAIN
S_im[6] => Deserializer_out1_im[15][6].DATAIN
S_im[7] => Deserializer_tapDelayComp_reg_im[14][7].DATAIN
S_im[7] => Deserializer_out1_im[15][7].DATAIN
S_im[8] => Deserializer_tapDelayComp_reg_im[14][8].DATAIN
S_im[8] => Deserializer_out1_im[15][8].DATAIN
S_im[9] => Deserializer_tapDelayComp_reg_im[14][9].DATAIN
S_im[9] => Deserializer_out1_im[15][9].DATAIN
S_im[10] => Deserializer_tapDelayComp_reg_im[14][10].DATAIN
S_im[10] => Deserializer_out1_im[15][10].DATAIN
S_im[11] => Deserializer_tapDelayComp_reg_im[14][11].DATAIN
S_im[11] => Deserializer_out1_im[15][11].DATAIN
P_re[15][0] <= Deserializer_out1_re[15][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[15][1] <= Deserializer_out1_re[15][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[15][2] <= Deserializer_out1_re[15][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[15][3] <= Deserializer_out1_re[15][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[15][4] <= Deserializer_out1_re[15][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[15][5] <= Deserializer_out1_re[15][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[15][6] <= Deserializer_out1_re[15][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[15][7] <= Deserializer_out1_re[15][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[15][8] <= Deserializer_out1_re[15][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[15][9] <= Deserializer_out1_re[15][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[15][10] <= Deserializer_out1_re[15][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[15][11] <= Deserializer_out1_re[15][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][0] <= Deserializer_out1_re[14][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][1] <= Deserializer_out1_re[14][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][2] <= Deserializer_out1_re[14][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][3] <= Deserializer_out1_re[14][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][4] <= Deserializer_out1_re[14][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][5] <= Deserializer_out1_re[14][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][6] <= Deserializer_out1_re[14][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][7] <= Deserializer_out1_re[14][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][8] <= Deserializer_out1_re[14][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][9] <= Deserializer_out1_re[14][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][10] <= Deserializer_out1_re[14][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[14][11] <= Deserializer_out1_re[14][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][0] <= Deserializer_out1_re[13][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][1] <= Deserializer_out1_re[13][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][2] <= Deserializer_out1_re[13][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][3] <= Deserializer_out1_re[13][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][4] <= Deserializer_out1_re[13][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][5] <= Deserializer_out1_re[13][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][6] <= Deserializer_out1_re[13][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][7] <= Deserializer_out1_re[13][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][8] <= Deserializer_out1_re[13][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][9] <= Deserializer_out1_re[13][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][10] <= Deserializer_out1_re[13][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[13][11] <= Deserializer_out1_re[13][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][0] <= Deserializer_out1_re[12][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][1] <= Deserializer_out1_re[12][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][2] <= Deserializer_out1_re[12][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][3] <= Deserializer_out1_re[12][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][4] <= Deserializer_out1_re[12][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][5] <= Deserializer_out1_re[12][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][6] <= Deserializer_out1_re[12][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][7] <= Deserializer_out1_re[12][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][8] <= Deserializer_out1_re[12][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][9] <= Deserializer_out1_re[12][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][10] <= Deserializer_out1_re[12][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[12][11] <= Deserializer_out1_re[12][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][0] <= Deserializer_out1_re[11][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][1] <= Deserializer_out1_re[11][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][2] <= Deserializer_out1_re[11][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][3] <= Deserializer_out1_re[11][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][4] <= Deserializer_out1_re[11][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][5] <= Deserializer_out1_re[11][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][6] <= Deserializer_out1_re[11][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][7] <= Deserializer_out1_re[11][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][8] <= Deserializer_out1_re[11][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][9] <= Deserializer_out1_re[11][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][10] <= Deserializer_out1_re[11][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[11][11] <= Deserializer_out1_re[11][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][0] <= Deserializer_out1_re[10][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][1] <= Deserializer_out1_re[10][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][2] <= Deserializer_out1_re[10][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][3] <= Deserializer_out1_re[10][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][4] <= Deserializer_out1_re[10][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][5] <= Deserializer_out1_re[10][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][6] <= Deserializer_out1_re[10][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][7] <= Deserializer_out1_re[10][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][8] <= Deserializer_out1_re[10][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][9] <= Deserializer_out1_re[10][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][10] <= Deserializer_out1_re[10][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[10][11] <= Deserializer_out1_re[10][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][0] <= Deserializer_out1_re[9][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][1] <= Deserializer_out1_re[9][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][2] <= Deserializer_out1_re[9][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][3] <= Deserializer_out1_re[9][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][4] <= Deserializer_out1_re[9][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][5] <= Deserializer_out1_re[9][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][6] <= Deserializer_out1_re[9][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][7] <= Deserializer_out1_re[9][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][8] <= Deserializer_out1_re[9][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][9] <= Deserializer_out1_re[9][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][10] <= Deserializer_out1_re[9][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[9][11] <= Deserializer_out1_re[9][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][0] <= Deserializer_out1_re[8][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][1] <= Deserializer_out1_re[8][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][2] <= Deserializer_out1_re[8][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][3] <= Deserializer_out1_re[8][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][4] <= Deserializer_out1_re[8][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][5] <= Deserializer_out1_re[8][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][6] <= Deserializer_out1_re[8][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][7] <= Deserializer_out1_re[8][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][8] <= Deserializer_out1_re[8][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][9] <= Deserializer_out1_re[8][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][10] <= Deserializer_out1_re[8][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[8][11] <= Deserializer_out1_re[8][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][0] <= Deserializer_out1_re[7][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][1] <= Deserializer_out1_re[7][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][2] <= Deserializer_out1_re[7][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][3] <= Deserializer_out1_re[7][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][4] <= Deserializer_out1_re[7][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][5] <= Deserializer_out1_re[7][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][6] <= Deserializer_out1_re[7][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][7] <= Deserializer_out1_re[7][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][8] <= Deserializer_out1_re[7][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][9] <= Deserializer_out1_re[7][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][10] <= Deserializer_out1_re[7][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[7][11] <= Deserializer_out1_re[7][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][0] <= Deserializer_out1_re[6][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][1] <= Deserializer_out1_re[6][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][2] <= Deserializer_out1_re[6][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][3] <= Deserializer_out1_re[6][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][4] <= Deserializer_out1_re[6][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][5] <= Deserializer_out1_re[6][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][6] <= Deserializer_out1_re[6][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][7] <= Deserializer_out1_re[6][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][8] <= Deserializer_out1_re[6][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][9] <= Deserializer_out1_re[6][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][10] <= Deserializer_out1_re[6][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[6][11] <= Deserializer_out1_re[6][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][0] <= Deserializer_out1_re[5][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][1] <= Deserializer_out1_re[5][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][2] <= Deserializer_out1_re[5][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][3] <= Deserializer_out1_re[5][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][4] <= Deserializer_out1_re[5][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][5] <= Deserializer_out1_re[5][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][6] <= Deserializer_out1_re[5][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][7] <= Deserializer_out1_re[5][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][8] <= Deserializer_out1_re[5][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][9] <= Deserializer_out1_re[5][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][10] <= Deserializer_out1_re[5][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[5][11] <= Deserializer_out1_re[5][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][0] <= Deserializer_out1_re[4][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][1] <= Deserializer_out1_re[4][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][2] <= Deserializer_out1_re[4][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][3] <= Deserializer_out1_re[4][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][4] <= Deserializer_out1_re[4][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][5] <= Deserializer_out1_re[4][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][6] <= Deserializer_out1_re[4][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][7] <= Deserializer_out1_re[4][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][8] <= Deserializer_out1_re[4][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][9] <= Deserializer_out1_re[4][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][10] <= Deserializer_out1_re[4][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[4][11] <= Deserializer_out1_re[4][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][0] <= Deserializer_out1_re[3][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][1] <= Deserializer_out1_re[3][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][2] <= Deserializer_out1_re[3][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][3] <= Deserializer_out1_re[3][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][4] <= Deserializer_out1_re[3][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][5] <= Deserializer_out1_re[3][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][6] <= Deserializer_out1_re[3][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][7] <= Deserializer_out1_re[3][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][8] <= Deserializer_out1_re[3][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][9] <= Deserializer_out1_re[3][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][10] <= Deserializer_out1_re[3][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[3][11] <= Deserializer_out1_re[3][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][0] <= Deserializer_out1_re[2][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][1] <= Deserializer_out1_re[2][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][2] <= Deserializer_out1_re[2][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][3] <= Deserializer_out1_re[2][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][4] <= Deserializer_out1_re[2][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][5] <= Deserializer_out1_re[2][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][6] <= Deserializer_out1_re[2][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][7] <= Deserializer_out1_re[2][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][8] <= Deserializer_out1_re[2][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][9] <= Deserializer_out1_re[2][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][10] <= Deserializer_out1_re[2][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[2][11] <= Deserializer_out1_re[2][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][0] <= Deserializer_out1_re[1][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][1] <= Deserializer_out1_re[1][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][2] <= Deserializer_out1_re[1][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][3] <= Deserializer_out1_re[1][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][4] <= Deserializer_out1_re[1][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][5] <= Deserializer_out1_re[1][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][6] <= Deserializer_out1_re[1][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][7] <= Deserializer_out1_re[1][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][8] <= Deserializer_out1_re[1][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][9] <= Deserializer_out1_re[1][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][10] <= Deserializer_out1_re[1][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[1][11] <= Deserializer_out1_re[1][11].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][0] <= Deserializer_out1_re[0][0].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][1] <= Deserializer_out1_re[0][1].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][2] <= Deserializer_out1_re[0][2].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][3] <= Deserializer_out1_re[0][3].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][4] <= Deserializer_out1_re[0][4].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][5] <= Deserializer_out1_re[0][5].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][6] <= Deserializer_out1_re[0][6].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][7] <= Deserializer_out1_re[0][7].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][8] <= Deserializer_out1_re[0][8].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][9] <= Deserializer_out1_re[0][9].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][10] <= Deserializer_out1_re[0][10].DB_MAX_OUTPUT_PORT_TYPE
P_re[0][11] <= Deserializer_out1_re[0][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][0] <= Deserializer_out1_im[15][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][1] <= Deserializer_out1_im[15][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][2] <= Deserializer_out1_im[15][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][3] <= Deserializer_out1_im[15][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][4] <= Deserializer_out1_im[15][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][5] <= Deserializer_out1_im[15][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][6] <= Deserializer_out1_im[15][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][7] <= Deserializer_out1_im[15][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][8] <= Deserializer_out1_im[15][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][9] <= Deserializer_out1_im[15][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][10] <= Deserializer_out1_im[15][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[15][11] <= Deserializer_out1_im[15][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][0] <= Deserializer_out1_im[14][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][1] <= Deserializer_out1_im[14][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][2] <= Deserializer_out1_im[14][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][3] <= Deserializer_out1_im[14][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][4] <= Deserializer_out1_im[14][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][5] <= Deserializer_out1_im[14][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][6] <= Deserializer_out1_im[14][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][7] <= Deserializer_out1_im[14][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][8] <= Deserializer_out1_im[14][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][9] <= Deserializer_out1_im[14][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][10] <= Deserializer_out1_im[14][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[14][11] <= Deserializer_out1_im[14][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][0] <= Deserializer_out1_im[13][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][1] <= Deserializer_out1_im[13][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][2] <= Deserializer_out1_im[13][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][3] <= Deserializer_out1_im[13][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][4] <= Deserializer_out1_im[13][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][5] <= Deserializer_out1_im[13][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][6] <= Deserializer_out1_im[13][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][7] <= Deserializer_out1_im[13][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][8] <= Deserializer_out1_im[13][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][9] <= Deserializer_out1_im[13][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][10] <= Deserializer_out1_im[13][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[13][11] <= Deserializer_out1_im[13][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][0] <= Deserializer_out1_im[12][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][1] <= Deserializer_out1_im[12][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][2] <= Deserializer_out1_im[12][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][3] <= Deserializer_out1_im[12][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][4] <= Deserializer_out1_im[12][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][5] <= Deserializer_out1_im[12][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][6] <= Deserializer_out1_im[12][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][7] <= Deserializer_out1_im[12][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][8] <= Deserializer_out1_im[12][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][9] <= Deserializer_out1_im[12][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][10] <= Deserializer_out1_im[12][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[12][11] <= Deserializer_out1_im[12][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][0] <= Deserializer_out1_im[11][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][1] <= Deserializer_out1_im[11][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][2] <= Deserializer_out1_im[11][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][3] <= Deserializer_out1_im[11][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][4] <= Deserializer_out1_im[11][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][5] <= Deserializer_out1_im[11][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][6] <= Deserializer_out1_im[11][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][7] <= Deserializer_out1_im[11][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][8] <= Deserializer_out1_im[11][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][9] <= Deserializer_out1_im[11][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][10] <= Deserializer_out1_im[11][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[11][11] <= Deserializer_out1_im[11][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][0] <= Deserializer_out1_im[10][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][1] <= Deserializer_out1_im[10][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][2] <= Deserializer_out1_im[10][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][3] <= Deserializer_out1_im[10][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][4] <= Deserializer_out1_im[10][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][5] <= Deserializer_out1_im[10][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][6] <= Deserializer_out1_im[10][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][7] <= Deserializer_out1_im[10][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][8] <= Deserializer_out1_im[10][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][9] <= Deserializer_out1_im[10][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][10] <= Deserializer_out1_im[10][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[10][11] <= Deserializer_out1_im[10][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][0] <= Deserializer_out1_im[9][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][1] <= Deserializer_out1_im[9][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][2] <= Deserializer_out1_im[9][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][3] <= Deserializer_out1_im[9][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][4] <= Deserializer_out1_im[9][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][5] <= Deserializer_out1_im[9][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][6] <= Deserializer_out1_im[9][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][7] <= Deserializer_out1_im[9][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][8] <= Deserializer_out1_im[9][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][9] <= Deserializer_out1_im[9][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][10] <= Deserializer_out1_im[9][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[9][11] <= Deserializer_out1_im[9][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][0] <= Deserializer_out1_im[8][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][1] <= Deserializer_out1_im[8][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][2] <= Deserializer_out1_im[8][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][3] <= Deserializer_out1_im[8][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][4] <= Deserializer_out1_im[8][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][5] <= Deserializer_out1_im[8][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][6] <= Deserializer_out1_im[8][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][7] <= Deserializer_out1_im[8][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][8] <= Deserializer_out1_im[8][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][9] <= Deserializer_out1_im[8][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][10] <= Deserializer_out1_im[8][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[8][11] <= Deserializer_out1_im[8][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][0] <= Deserializer_out1_im[7][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][1] <= Deserializer_out1_im[7][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][2] <= Deserializer_out1_im[7][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][3] <= Deserializer_out1_im[7][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][4] <= Deserializer_out1_im[7][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][5] <= Deserializer_out1_im[7][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][6] <= Deserializer_out1_im[7][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][7] <= Deserializer_out1_im[7][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][8] <= Deserializer_out1_im[7][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][9] <= Deserializer_out1_im[7][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][10] <= Deserializer_out1_im[7][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[7][11] <= Deserializer_out1_im[7][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][0] <= Deserializer_out1_im[6][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][1] <= Deserializer_out1_im[6][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][2] <= Deserializer_out1_im[6][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][3] <= Deserializer_out1_im[6][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][4] <= Deserializer_out1_im[6][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][5] <= Deserializer_out1_im[6][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][6] <= Deserializer_out1_im[6][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][7] <= Deserializer_out1_im[6][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][8] <= Deserializer_out1_im[6][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][9] <= Deserializer_out1_im[6][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][10] <= Deserializer_out1_im[6][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[6][11] <= Deserializer_out1_im[6][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][0] <= Deserializer_out1_im[5][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][1] <= Deserializer_out1_im[5][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][2] <= Deserializer_out1_im[5][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][3] <= Deserializer_out1_im[5][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][4] <= Deserializer_out1_im[5][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][5] <= Deserializer_out1_im[5][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][6] <= Deserializer_out1_im[5][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][7] <= Deserializer_out1_im[5][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][8] <= Deserializer_out1_im[5][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][9] <= Deserializer_out1_im[5][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][10] <= Deserializer_out1_im[5][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[5][11] <= Deserializer_out1_im[5][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][0] <= Deserializer_out1_im[4][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][1] <= Deserializer_out1_im[4][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][2] <= Deserializer_out1_im[4][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][3] <= Deserializer_out1_im[4][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][4] <= Deserializer_out1_im[4][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][5] <= Deserializer_out1_im[4][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][6] <= Deserializer_out1_im[4][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][7] <= Deserializer_out1_im[4][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][8] <= Deserializer_out1_im[4][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][9] <= Deserializer_out1_im[4][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][10] <= Deserializer_out1_im[4][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[4][11] <= Deserializer_out1_im[4][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][0] <= Deserializer_out1_im[3][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][1] <= Deserializer_out1_im[3][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][2] <= Deserializer_out1_im[3][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][3] <= Deserializer_out1_im[3][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][4] <= Deserializer_out1_im[3][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][5] <= Deserializer_out1_im[3][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][6] <= Deserializer_out1_im[3][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][7] <= Deserializer_out1_im[3][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][8] <= Deserializer_out1_im[3][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][9] <= Deserializer_out1_im[3][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][10] <= Deserializer_out1_im[3][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[3][11] <= Deserializer_out1_im[3][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][0] <= Deserializer_out1_im[2][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][1] <= Deserializer_out1_im[2][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][2] <= Deserializer_out1_im[2][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][3] <= Deserializer_out1_im[2][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][4] <= Deserializer_out1_im[2][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][5] <= Deserializer_out1_im[2][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][6] <= Deserializer_out1_im[2][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][7] <= Deserializer_out1_im[2][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][8] <= Deserializer_out1_im[2][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][9] <= Deserializer_out1_im[2][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][10] <= Deserializer_out1_im[2][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[2][11] <= Deserializer_out1_im[2][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][0] <= Deserializer_out1_im[1][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][1] <= Deserializer_out1_im[1][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][2] <= Deserializer_out1_im[1][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][3] <= Deserializer_out1_im[1][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][4] <= Deserializer_out1_im[1][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][5] <= Deserializer_out1_im[1][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][6] <= Deserializer_out1_im[1][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][7] <= Deserializer_out1_im[1][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][8] <= Deserializer_out1_im[1][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][9] <= Deserializer_out1_im[1][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][10] <= Deserializer_out1_im[1][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[1][11] <= Deserializer_out1_im[1][11].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][0] <= Deserializer_out1_im[0][0].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][1] <= Deserializer_out1_im[0][1].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][2] <= Deserializer_out1_im[0][2].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][3] <= Deserializer_out1_im[0][3].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][4] <= Deserializer_out1_im[0][4].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][5] <= Deserializer_out1_im[0][5].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][6] <= Deserializer_out1_im[0][6].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][7] <= Deserializer_out1_im[0][7].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][8] <= Deserializer_out1_im[0][8].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][9] <= Deserializer_out1_im[0][9].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][10] <= Deserializer_out1_im[0][10].DB_MAX_OUTPUT_PORT_TYPE
P_im[0][11] <= Deserializer_out1_im[0][11].DB_MAX_OUTPUT_PORT_TYPE
ValidOut <= Deserializer_out2.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer
clk => fft_hdl_optimized:u_FFT_HDL_Optimized.clk
reset => fft_hdl_optimized:u_FFT_HDL_Optimized.reset
enb_1_16_0 => fft_hdl_optimized:u_FFT_HDL_Optimized.enb_1_16_0
In1_re[15][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][0]
In1_re[15][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][1]
In1_re[15][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][2]
In1_re[15][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][3]
In1_re[15][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][4]
In1_re[15][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][5]
In1_re[15][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][6]
In1_re[15][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][7]
In1_re[15][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][8]
In1_re[15][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][9]
In1_re[15][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][10]
In1_re[15][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[15][11]
In1_re[14][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][0]
In1_re[14][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][1]
In1_re[14][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][2]
In1_re[14][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][3]
In1_re[14][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][4]
In1_re[14][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][5]
In1_re[14][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][6]
In1_re[14][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][7]
In1_re[14][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][8]
In1_re[14][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][9]
In1_re[14][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][10]
In1_re[14][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[14][11]
In1_re[13][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][0]
In1_re[13][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][1]
In1_re[13][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][2]
In1_re[13][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][3]
In1_re[13][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][4]
In1_re[13][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][5]
In1_re[13][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][6]
In1_re[13][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][7]
In1_re[13][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][8]
In1_re[13][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][9]
In1_re[13][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][10]
In1_re[13][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[13][11]
In1_re[12][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][0]
In1_re[12][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][1]
In1_re[12][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][2]
In1_re[12][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][3]
In1_re[12][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][4]
In1_re[12][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][5]
In1_re[12][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][6]
In1_re[12][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][7]
In1_re[12][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][8]
In1_re[12][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][9]
In1_re[12][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][10]
In1_re[12][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[12][11]
In1_re[11][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][0]
In1_re[11][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][1]
In1_re[11][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][2]
In1_re[11][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][3]
In1_re[11][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][4]
In1_re[11][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][5]
In1_re[11][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][6]
In1_re[11][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][7]
In1_re[11][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][8]
In1_re[11][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][9]
In1_re[11][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][10]
In1_re[11][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[11][11]
In1_re[10][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][0]
In1_re[10][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][1]
In1_re[10][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][2]
In1_re[10][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][3]
In1_re[10][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][4]
In1_re[10][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][5]
In1_re[10][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][6]
In1_re[10][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][7]
In1_re[10][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][8]
In1_re[10][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][9]
In1_re[10][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][10]
In1_re[10][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[10][11]
In1_re[9][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][0]
In1_re[9][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][1]
In1_re[9][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][2]
In1_re[9][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][3]
In1_re[9][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][4]
In1_re[9][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][5]
In1_re[9][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][6]
In1_re[9][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][7]
In1_re[9][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][8]
In1_re[9][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][9]
In1_re[9][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][10]
In1_re[9][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[9][11]
In1_re[8][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][0]
In1_re[8][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][1]
In1_re[8][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][2]
In1_re[8][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][3]
In1_re[8][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][4]
In1_re[8][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][5]
In1_re[8][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][6]
In1_re[8][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][7]
In1_re[8][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][8]
In1_re[8][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][9]
In1_re[8][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][10]
In1_re[8][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[8][11]
In1_re[7][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][0]
In1_re[7][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][1]
In1_re[7][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][2]
In1_re[7][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][3]
In1_re[7][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][4]
In1_re[7][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][5]
In1_re[7][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][6]
In1_re[7][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][7]
In1_re[7][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][8]
In1_re[7][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][9]
In1_re[7][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][10]
In1_re[7][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[7][11]
In1_re[6][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][0]
In1_re[6][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][1]
In1_re[6][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][2]
In1_re[6][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][3]
In1_re[6][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][4]
In1_re[6][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][5]
In1_re[6][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][6]
In1_re[6][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][7]
In1_re[6][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][8]
In1_re[6][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][9]
In1_re[6][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][10]
In1_re[6][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[6][11]
In1_re[5][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][0]
In1_re[5][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][1]
In1_re[5][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][2]
In1_re[5][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][3]
In1_re[5][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][4]
In1_re[5][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][5]
In1_re[5][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][6]
In1_re[5][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][7]
In1_re[5][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][8]
In1_re[5][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][9]
In1_re[5][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][10]
In1_re[5][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[5][11]
In1_re[4][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][0]
In1_re[4][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][1]
In1_re[4][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][2]
In1_re[4][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][3]
In1_re[4][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][4]
In1_re[4][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][5]
In1_re[4][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][6]
In1_re[4][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][7]
In1_re[4][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][8]
In1_re[4][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][9]
In1_re[4][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][10]
In1_re[4][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[4][11]
In1_re[3][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][0]
In1_re[3][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][1]
In1_re[3][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][2]
In1_re[3][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][3]
In1_re[3][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][4]
In1_re[3][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][5]
In1_re[3][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][6]
In1_re[3][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][7]
In1_re[3][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][8]
In1_re[3][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][9]
In1_re[3][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][10]
In1_re[3][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[3][11]
In1_re[2][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][0]
In1_re[2][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][1]
In1_re[2][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][2]
In1_re[2][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][3]
In1_re[2][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][4]
In1_re[2][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][5]
In1_re[2][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][6]
In1_re[2][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][7]
In1_re[2][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][8]
In1_re[2][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][9]
In1_re[2][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][10]
In1_re[2][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[2][11]
In1_re[1][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][0]
In1_re[1][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][1]
In1_re[1][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][2]
In1_re[1][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][3]
In1_re[1][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][4]
In1_re[1][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][5]
In1_re[1][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][6]
In1_re[1][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][7]
In1_re[1][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][8]
In1_re[1][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][9]
In1_re[1][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][10]
In1_re[1][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[1][11]
In1_re[0][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][0]
In1_re[0][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][1]
In1_re[0][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][2]
In1_re[0][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][3]
In1_re[0][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][4]
In1_re[0][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][5]
In1_re[0][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][6]
In1_re[0][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][7]
In1_re[0][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][8]
In1_re[0][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][9]
In1_re[0][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][10]
In1_re[0][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_re[0][11]
In1_im[15][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][0]
In1_im[15][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][1]
In1_im[15][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][2]
In1_im[15][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][3]
In1_im[15][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][4]
In1_im[15][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][5]
In1_im[15][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][6]
In1_im[15][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][7]
In1_im[15][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][8]
In1_im[15][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][9]
In1_im[15][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][10]
In1_im[15][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[15][11]
In1_im[14][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][0]
In1_im[14][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][1]
In1_im[14][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][2]
In1_im[14][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][3]
In1_im[14][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][4]
In1_im[14][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][5]
In1_im[14][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][6]
In1_im[14][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][7]
In1_im[14][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][8]
In1_im[14][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][9]
In1_im[14][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][10]
In1_im[14][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[14][11]
In1_im[13][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][0]
In1_im[13][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][1]
In1_im[13][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][2]
In1_im[13][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][3]
In1_im[13][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][4]
In1_im[13][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][5]
In1_im[13][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][6]
In1_im[13][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][7]
In1_im[13][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][8]
In1_im[13][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][9]
In1_im[13][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][10]
In1_im[13][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[13][11]
In1_im[12][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][0]
In1_im[12][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][1]
In1_im[12][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][2]
In1_im[12][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][3]
In1_im[12][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][4]
In1_im[12][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][5]
In1_im[12][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][6]
In1_im[12][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][7]
In1_im[12][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][8]
In1_im[12][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][9]
In1_im[12][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][10]
In1_im[12][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[12][11]
In1_im[11][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][0]
In1_im[11][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][1]
In1_im[11][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][2]
In1_im[11][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][3]
In1_im[11][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][4]
In1_im[11][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][5]
In1_im[11][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][6]
In1_im[11][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][7]
In1_im[11][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][8]
In1_im[11][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][9]
In1_im[11][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][10]
In1_im[11][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[11][11]
In1_im[10][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][0]
In1_im[10][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][1]
In1_im[10][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][2]
In1_im[10][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][3]
In1_im[10][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][4]
In1_im[10][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][5]
In1_im[10][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][6]
In1_im[10][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][7]
In1_im[10][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][8]
In1_im[10][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][9]
In1_im[10][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][10]
In1_im[10][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[10][11]
In1_im[9][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][0]
In1_im[9][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][1]
In1_im[9][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][2]
In1_im[9][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][3]
In1_im[9][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][4]
In1_im[9][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][5]
In1_im[9][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][6]
In1_im[9][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][7]
In1_im[9][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][8]
In1_im[9][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][9]
In1_im[9][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][10]
In1_im[9][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[9][11]
In1_im[8][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][0]
In1_im[8][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][1]
In1_im[8][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][2]
In1_im[8][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][3]
In1_im[8][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][4]
In1_im[8][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][5]
In1_im[8][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][6]
In1_im[8][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][7]
In1_im[8][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][8]
In1_im[8][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][9]
In1_im[8][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][10]
In1_im[8][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[8][11]
In1_im[7][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][0]
In1_im[7][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][1]
In1_im[7][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][2]
In1_im[7][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][3]
In1_im[7][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][4]
In1_im[7][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][5]
In1_im[7][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][6]
In1_im[7][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][7]
In1_im[7][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][8]
In1_im[7][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][9]
In1_im[7][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][10]
In1_im[7][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[7][11]
In1_im[6][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][0]
In1_im[6][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][1]
In1_im[6][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][2]
In1_im[6][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][3]
In1_im[6][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][4]
In1_im[6][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][5]
In1_im[6][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][6]
In1_im[6][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][7]
In1_im[6][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][8]
In1_im[6][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][9]
In1_im[6][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][10]
In1_im[6][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[6][11]
In1_im[5][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][0]
In1_im[5][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][1]
In1_im[5][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][2]
In1_im[5][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][3]
In1_im[5][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][4]
In1_im[5][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][5]
In1_im[5][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][6]
In1_im[5][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][7]
In1_im[5][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][8]
In1_im[5][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][9]
In1_im[5][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][10]
In1_im[5][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[5][11]
In1_im[4][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][0]
In1_im[4][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][1]
In1_im[4][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][2]
In1_im[4][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][3]
In1_im[4][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][4]
In1_im[4][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][5]
In1_im[4][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][6]
In1_im[4][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][7]
In1_im[4][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][8]
In1_im[4][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][9]
In1_im[4][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][10]
In1_im[4][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[4][11]
In1_im[3][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][0]
In1_im[3][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][1]
In1_im[3][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][2]
In1_im[3][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][3]
In1_im[3][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][4]
In1_im[3][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][5]
In1_im[3][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][6]
In1_im[3][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][7]
In1_im[3][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][8]
In1_im[3][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][9]
In1_im[3][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][10]
In1_im[3][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[3][11]
In1_im[2][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][0]
In1_im[2][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][1]
In1_im[2][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][2]
In1_im[2][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][3]
In1_im[2][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][4]
In1_im[2][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][5]
In1_im[2][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][6]
In1_im[2][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][7]
In1_im[2][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][8]
In1_im[2][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][9]
In1_im[2][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][10]
In1_im[2][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[2][11]
In1_im[1][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][0]
In1_im[1][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][1]
In1_im[1][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][2]
In1_im[1][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][3]
In1_im[1][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][4]
In1_im[1][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][5]
In1_im[1][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][6]
In1_im[1][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][7]
In1_im[1][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][8]
In1_im[1][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][9]
In1_im[1][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][10]
In1_im[1][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[1][11]
In1_im[0][0] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][0]
In1_im[0][1] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][1]
In1_im[0][2] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][2]
In1_im[0][3] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][3]
In1_im[0][4] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][4]
In1_im[0][5] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][5]
In1_im[0][6] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][6]
In1_im[0][7] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][7]
In1_im[0][8] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][8]
In1_im[0][9] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][9]
In1_im[0][10] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][10]
In1_im[0][11] => fft_hdl_optimized:u_FFT_HDL_Optimized.dataIn_im[0][11]
In2 => fft_hdl_optimized:u_FFT_HDL_Optimized.validIn
fft_data_re[15][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][0]
fft_data_re[15][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][1]
fft_data_re[15][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][2]
fft_data_re[15][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][3]
fft_data_re[15][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][4]
fft_data_re[15][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][5]
fft_data_re[15][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][6]
fft_data_re[15][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][7]
fft_data_re[15][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][8]
fft_data_re[15][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][9]
fft_data_re[15][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][10]
fft_data_re[15][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[15][11]
fft_data_re[14][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][0]
fft_data_re[14][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][1]
fft_data_re[14][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][2]
fft_data_re[14][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][3]
fft_data_re[14][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][4]
fft_data_re[14][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][5]
fft_data_re[14][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][6]
fft_data_re[14][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][7]
fft_data_re[14][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][8]
fft_data_re[14][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][9]
fft_data_re[14][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][10]
fft_data_re[14][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[14][11]
fft_data_re[13][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][0]
fft_data_re[13][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][1]
fft_data_re[13][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][2]
fft_data_re[13][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][3]
fft_data_re[13][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][4]
fft_data_re[13][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][5]
fft_data_re[13][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][6]
fft_data_re[13][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][7]
fft_data_re[13][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][8]
fft_data_re[13][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][9]
fft_data_re[13][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][10]
fft_data_re[13][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[13][11]
fft_data_re[12][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][0]
fft_data_re[12][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][1]
fft_data_re[12][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][2]
fft_data_re[12][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][3]
fft_data_re[12][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][4]
fft_data_re[12][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][5]
fft_data_re[12][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][6]
fft_data_re[12][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][7]
fft_data_re[12][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][8]
fft_data_re[12][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][9]
fft_data_re[12][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][10]
fft_data_re[12][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[12][11]
fft_data_re[11][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][0]
fft_data_re[11][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][1]
fft_data_re[11][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][2]
fft_data_re[11][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][3]
fft_data_re[11][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][4]
fft_data_re[11][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][5]
fft_data_re[11][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][6]
fft_data_re[11][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][7]
fft_data_re[11][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][8]
fft_data_re[11][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][9]
fft_data_re[11][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][10]
fft_data_re[11][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[11][11]
fft_data_re[10][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][0]
fft_data_re[10][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][1]
fft_data_re[10][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][2]
fft_data_re[10][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][3]
fft_data_re[10][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][4]
fft_data_re[10][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][5]
fft_data_re[10][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][6]
fft_data_re[10][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][7]
fft_data_re[10][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][8]
fft_data_re[10][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][9]
fft_data_re[10][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][10]
fft_data_re[10][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[10][11]
fft_data_re[9][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][0]
fft_data_re[9][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][1]
fft_data_re[9][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][2]
fft_data_re[9][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][3]
fft_data_re[9][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][4]
fft_data_re[9][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][5]
fft_data_re[9][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][6]
fft_data_re[9][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][7]
fft_data_re[9][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][8]
fft_data_re[9][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][9]
fft_data_re[9][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][10]
fft_data_re[9][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[9][11]
fft_data_re[8][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][0]
fft_data_re[8][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][1]
fft_data_re[8][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][2]
fft_data_re[8][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][3]
fft_data_re[8][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][4]
fft_data_re[8][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][5]
fft_data_re[8][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][6]
fft_data_re[8][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][7]
fft_data_re[8][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][8]
fft_data_re[8][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][9]
fft_data_re[8][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][10]
fft_data_re[8][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[8][11]
fft_data_re[7][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][0]
fft_data_re[7][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][1]
fft_data_re[7][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][2]
fft_data_re[7][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][3]
fft_data_re[7][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][4]
fft_data_re[7][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][5]
fft_data_re[7][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][6]
fft_data_re[7][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][7]
fft_data_re[7][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][8]
fft_data_re[7][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][9]
fft_data_re[7][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][10]
fft_data_re[7][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[7][11]
fft_data_re[6][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][0]
fft_data_re[6][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][1]
fft_data_re[6][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][2]
fft_data_re[6][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][3]
fft_data_re[6][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][4]
fft_data_re[6][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][5]
fft_data_re[6][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][6]
fft_data_re[6][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][7]
fft_data_re[6][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][8]
fft_data_re[6][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][9]
fft_data_re[6][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][10]
fft_data_re[6][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[6][11]
fft_data_re[5][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][0]
fft_data_re[5][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][1]
fft_data_re[5][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][2]
fft_data_re[5][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][3]
fft_data_re[5][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][4]
fft_data_re[5][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][5]
fft_data_re[5][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][6]
fft_data_re[5][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][7]
fft_data_re[5][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][8]
fft_data_re[5][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][9]
fft_data_re[5][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][10]
fft_data_re[5][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[5][11]
fft_data_re[4][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][0]
fft_data_re[4][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][1]
fft_data_re[4][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][2]
fft_data_re[4][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][3]
fft_data_re[4][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][4]
fft_data_re[4][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][5]
fft_data_re[4][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][6]
fft_data_re[4][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][7]
fft_data_re[4][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][8]
fft_data_re[4][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][9]
fft_data_re[4][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][10]
fft_data_re[4][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[4][11]
fft_data_re[3][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][0]
fft_data_re[3][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][1]
fft_data_re[3][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][2]
fft_data_re[3][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][3]
fft_data_re[3][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][4]
fft_data_re[3][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][5]
fft_data_re[3][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][6]
fft_data_re[3][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][7]
fft_data_re[3][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][8]
fft_data_re[3][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][9]
fft_data_re[3][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][10]
fft_data_re[3][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[3][11]
fft_data_re[2][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][0]
fft_data_re[2][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][1]
fft_data_re[2][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][2]
fft_data_re[2][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][3]
fft_data_re[2][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][4]
fft_data_re[2][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][5]
fft_data_re[2][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][6]
fft_data_re[2][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][7]
fft_data_re[2][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][8]
fft_data_re[2][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][9]
fft_data_re[2][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][10]
fft_data_re[2][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[2][11]
fft_data_re[1][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][0]
fft_data_re[1][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][1]
fft_data_re[1][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][2]
fft_data_re[1][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][3]
fft_data_re[1][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][4]
fft_data_re[1][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][5]
fft_data_re[1][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][6]
fft_data_re[1][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][7]
fft_data_re[1][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][8]
fft_data_re[1][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][9]
fft_data_re[1][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][10]
fft_data_re[1][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[1][11]
fft_data_re[0][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][0]
fft_data_re[0][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][1]
fft_data_re[0][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][2]
fft_data_re[0][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][3]
fft_data_re[0][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][4]
fft_data_re[0][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][5]
fft_data_re[0][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][6]
fft_data_re[0][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][7]
fft_data_re[0][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][8]
fft_data_re[0][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][9]
fft_data_re[0][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][10]
fft_data_re[0][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_re[0][11]
fft_data_im[15][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][0]
fft_data_im[15][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][1]
fft_data_im[15][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][2]
fft_data_im[15][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][3]
fft_data_im[15][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][4]
fft_data_im[15][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][5]
fft_data_im[15][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][6]
fft_data_im[15][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][7]
fft_data_im[15][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][8]
fft_data_im[15][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][9]
fft_data_im[15][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][10]
fft_data_im[15][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[15][11]
fft_data_im[14][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][0]
fft_data_im[14][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][1]
fft_data_im[14][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][2]
fft_data_im[14][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][3]
fft_data_im[14][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][4]
fft_data_im[14][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][5]
fft_data_im[14][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][6]
fft_data_im[14][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][7]
fft_data_im[14][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][8]
fft_data_im[14][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][9]
fft_data_im[14][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][10]
fft_data_im[14][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[14][11]
fft_data_im[13][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][0]
fft_data_im[13][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][1]
fft_data_im[13][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][2]
fft_data_im[13][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][3]
fft_data_im[13][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][4]
fft_data_im[13][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][5]
fft_data_im[13][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][6]
fft_data_im[13][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][7]
fft_data_im[13][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][8]
fft_data_im[13][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][9]
fft_data_im[13][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][10]
fft_data_im[13][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[13][11]
fft_data_im[12][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][0]
fft_data_im[12][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][1]
fft_data_im[12][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][2]
fft_data_im[12][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][3]
fft_data_im[12][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][4]
fft_data_im[12][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][5]
fft_data_im[12][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][6]
fft_data_im[12][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][7]
fft_data_im[12][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][8]
fft_data_im[12][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][9]
fft_data_im[12][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][10]
fft_data_im[12][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[12][11]
fft_data_im[11][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][0]
fft_data_im[11][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][1]
fft_data_im[11][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][2]
fft_data_im[11][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][3]
fft_data_im[11][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][4]
fft_data_im[11][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][5]
fft_data_im[11][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][6]
fft_data_im[11][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][7]
fft_data_im[11][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][8]
fft_data_im[11][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][9]
fft_data_im[11][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][10]
fft_data_im[11][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[11][11]
fft_data_im[10][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][0]
fft_data_im[10][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][1]
fft_data_im[10][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][2]
fft_data_im[10][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][3]
fft_data_im[10][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][4]
fft_data_im[10][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][5]
fft_data_im[10][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][6]
fft_data_im[10][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][7]
fft_data_im[10][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][8]
fft_data_im[10][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][9]
fft_data_im[10][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][10]
fft_data_im[10][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[10][11]
fft_data_im[9][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][0]
fft_data_im[9][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][1]
fft_data_im[9][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][2]
fft_data_im[9][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][3]
fft_data_im[9][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][4]
fft_data_im[9][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][5]
fft_data_im[9][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][6]
fft_data_im[9][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][7]
fft_data_im[9][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][8]
fft_data_im[9][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][9]
fft_data_im[9][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][10]
fft_data_im[9][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[9][11]
fft_data_im[8][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][0]
fft_data_im[8][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][1]
fft_data_im[8][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][2]
fft_data_im[8][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][3]
fft_data_im[8][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][4]
fft_data_im[8][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][5]
fft_data_im[8][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][6]
fft_data_im[8][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][7]
fft_data_im[8][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][8]
fft_data_im[8][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][9]
fft_data_im[8][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][10]
fft_data_im[8][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[8][11]
fft_data_im[7][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][0]
fft_data_im[7][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][1]
fft_data_im[7][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][2]
fft_data_im[7][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][3]
fft_data_im[7][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][4]
fft_data_im[7][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][5]
fft_data_im[7][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][6]
fft_data_im[7][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][7]
fft_data_im[7][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][8]
fft_data_im[7][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][9]
fft_data_im[7][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][10]
fft_data_im[7][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[7][11]
fft_data_im[6][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][0]
fft_data_im[6][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][1]
fft_data_im[6][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][2]
fft_data_im[6][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][3]
fft_data_im[6][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][4]
fft_data_im[6][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][5]
fft_data_im[6][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][6]
fft_data_im[6][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][7]
fft_data_im[6][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][8]
fft_data_im[6][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][9]
fft_data_im[6][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][10]
fft_data_im[6][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[6][11]
fft_data_im[5][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][0]
fft_data_im[5][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][1]
fft_data_im[5][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][2]
fft_data_im[5][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][3]
fft_data_im[5][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][4]
fft_data_im[5][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][5]
fft_data_im[5][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][6]
fft_data_im[5][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][7]
fft_data_im[5][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][8]
fft_data_im[5][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][9]
fft_data_im[5][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][10]
fft_data_im[5][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[5][11]
fft_data_im[4][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][0]
fft_data_im[4][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][1]
fft_data_im[4][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][2]
fft_data_im[4][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][3]
fft_data_im[4][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][4]
fft_data_im[4][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][5]
fft_data_im[4][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][6]
fft_data_im[4][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][7]
fft_data_im[4][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][8]
fft_data_im[4][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][9]
fft_data_im[4][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][10]
fft_data_im[4][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[4][11]
fft_data_im[3][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][0]
fft_data_im[3][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][1]
fft_data_im[3][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][2]
fft_data_im[3][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][3]
fft_data_im[3][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][4]
fft_data_im[3][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][5]
fft_data_im[3][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][6]
fft_data_im[3][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][7]
fft_data_im[3][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][8]
fft_data_im[3][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][9]
fft_data_im[3][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][10]
fft_data_im[3][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[3][11]
fft_data_im[2][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][0]
fft_data_im[2][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][1]
fft_data_im[2][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][2]
fft_data_im[2][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][3]
fft_data_im[2][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][4]
fft_data_im[2][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][5]
fft_data_im[2][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][6]
fft_data_im[2][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][7]
fft_data_im[2][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][8]
fft_data_im[2][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][9]
fft_data_im[2][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][10]
fft_data_im[2][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[2][11]
fft_data_im[1][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][0]
fft_data_im[1][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][1]
fft_data_im[1][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][2]
fft_data_im[1][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][3]
fft_data_im[1][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][4]
fft_data_im[1][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][5]
fft_data_im[1][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][6]
fft_data_im[1][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][7]
fft_data_im[1][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][8]
fft_data_im[1][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][9]
fft_data_im[1][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][10]
fft_data_im[1][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[1][11]
fft_data_im[0][0] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][0]
fft_data_im[0][1] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][1]
fft_data_im[0][2] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][2]
fft_data_im[0][3] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][3]
fft_data_im[0][4] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][4]
fft_data_im[0][5] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][5]
fft_data_im[0][6] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][6]
fft_data_im[0][7] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][7]
fft_data_im[0][8] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][8]
fft_data_im[0][9] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][9]
fft_data_im[0][10] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][10]
fft_data_im[0][11] <= fft_hdl_optimized:u_FFT_HDL_Optimized.dataOut_im[0][11]
valid <= fft_hdl_optimized:u_FFT_HDL_Optimized.validOut


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized
clk => radix22fft_sdnf1_1:u_SDNF1_1_1.clk
clk => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.clk
clk => radix22fft_sdnf2_2:u_SDNF2_2_1.clk
clk => radix22fft_sdnf1_1_block:u_SDNF1_1_3.clk
clk => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.clk
clk => radix22fft_sdnf2_2_block:u_SDNF2_2_3.clk
clk => twdlrom_3_2:u_twdlROM_3_2.clk
clk => twdlmult_sdnf1_3:u_TWDLMULT_SDNF1_3_1.clk
clk => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.clk
clk => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.clk
clk => radix22fft_sdnf2_2_block1:u_SDNF2_2_5.clk
clk => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.clk
clk => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.clk
clk => radix22fft_sdnf2_2_block2:u_SDNF2_2_7.clk
clk => twdlrom_3_3:u_twdlROM_3_3.clk
clk => twdlrom_3_4:u_twdlROM_3_4.clk
clk => twdlmult_sdnf1_3_block:u_TWDLMULT_SDNF1_3_3.clk
clk => radix22fft_sdnf1_3:u_SDNF1_3_1.clk
clk => radix22fft_sdnf1_3_block:u_SDNF1_3_3.clk
clk => radix22fft_sdnf2_4:u_SDNF2_4_1.clk
clk => radix22fft_sdnf2_2_block3:u_SDNF2_2_9.clk
clk => radix22fft_sdnf2_2_block4:u_SDNF2_2_11.clk
clk => twdlrom_3_10:u_twdlROM_3_10.clk
clk => twdlmult_sdnf1_3_block3:u_TWDLMULT_SDNF1_3_9.clk
clk => radix22fft_sdnf2_2_block5:u_SDNF2_2_13.clk
clk => radix22fft_sdnf2_2_block6:u_SDNF2_2_15.clk
clk => twdlrom_3_11:u_twdlROM_3_11.clk
clk => twdlrom_3_12:u_twdlROM_3_12.clk
clk => twdlmult_sdnf1_3_block4:u_TWDLMULT_SDNF1_3_11.clk
clk => radix22fft_sdnf1_3_block3:u_SDNF1_3_9.clk
clk => radix22fft_sdnf1_3_block4:u_SDNF1_3_11.clk
clk => radix22fft_sdnf2_4_block3:u_SDNF2_4_9.clk
clk => twdlrom_3_6:u_twdlROM_3_6.clk
clk => twdlmult_sdnf1_3_block1:u_TWDLMULT_SDNF1_3_5.clk
clk => twdlrom_3_7:u_twdlROM_3_7.clk
clk => twdlrom_3_8:u_twdlROM_3_8.clk
clk => twdlmult_sdnf1_3_block2:u_TWDLMULT_SDNF1_3_7.clk
clk => radix22fft_sdnf1_3_block1:u_SDNF1_3_5.clk
clk => radix22fft_sdnf1_3_block2:u_SDNF1_3_7.clk
clk => radix22fft_sdnf2_4_block1:u_SDNF2_4_5.clk
clk => twdlrom_3_14:u_twdlROM_3_14.clk
clk => twdlmult_sdnf1_3_block5:u_TWDLMULT_SDNF1_3_13.clk
clk => twdlrom_3_15:u_twdlROM_3_15.clk
clk => twdlrom_3_16:u_twdlROM_3_16.clk
clk => twdlmult_sdnf1_3_block6:u_TWDLMULT_SDNF1_3_15.clk
clk => radix22fft_sdnf1_3_block5:u_SDNF1_3_13.clk
clk => radix22fft_sdnf1_3_block6:u_SDNF1_3_15.clk
clk => radix22fft_sdnf2_4_block5:u_SDNF2_4_13.clk
clk => radix22fft_sdnf2_4_block:u_SDNF2_4_3.clk
clk => radix22fft_sdnf2_4_block4:u_SDNF2_4_11.clk
clk => radix22fft_sdnf2_4_block2:u_SDNF2_4_7.clk
clk => radix22fft_sdnf2_4_block6:u_SDNF2_4_15.clk
reset => radix22fft_sdnf1_1:u_SDNF1_1_1.reset
reset => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.reset
reset => radix22fft_sdnf2_2:u_SDNF2_2_1.reset
reset => radix22fft_sdnf1_1_block:u_SDNF1_1_3.reset
reset => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.reset
reset => radix22fft_sdnf2_2_block:u_SDNF2_2_3.reset
reset => twdlrom_3_2:u_twdlROM_3_2.reset
reset => twdlmult_sdnf1_3:u_TWDLMULT_SDNF1_3_1.reset
reset => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.reset
reset => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.reset
reset => radix22fft_sdnf2_2_block1:u_SDNF2_2_5.reset
reset => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.reset
reset => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.reset
reset => radix22fft_sdnf2_2_block2:u_SDNF2_2_7.reset
reset => twdlrom_3_3:u_twdlROM_3_3.reset
reset => twdlrom_3_4:u_twdlROM_3_4.reset
reset => twdlmult_sdnf1_3_block:u_TWDLMULT_SDNF1_3_3.reset
reset => radix22fft_sdnf1_3:u_SDNF1_3_1.reset
reset => radix22fft_sdnf1_3_block:u_SDNF1_3_3.reset
reset => radix22fft_sdnf2_4:u_SDNF2_4_1.reset
reset => radix22fft_sdnf2_2_block3:u_SDNF2_2_9.reset
reset => radix22fft_sdnf2_2_block4:u_SDNF2_2_11.reset
reset => twdlrom_3_10:u_twdlROM_3_10.reset
reset => twdlmult_sdnf1_3_block3:u_TWDLMULT_SDNF1_3_9.reset
reset => radix22fft_sdnf2_2_block5:u_SDNF2_2_13.reset
reset => radix22fft_sdnf2_2_block6:u_SDNF2_2_15.reset
reset => twdlrom_3_11:u_twdlROM_3_11.reset
reset => twdlrom_3_12:u_twdlROM_3_12.reset
reset => twdlmult_sdnf1_3_block4:u_TWDLMULT_SDNF1_3_11.reset
reset => radix22fft_sdnf1_3_block3:u_SDNF1_3_9.reset
reset => radix22fft_sdnf1_3_block4:u_SDNF1_3_11.reset
reset => radix22fft_sdnf2_4_block3:u_SDNF2_4_9.reset
reset => twdlrom_3_6:u_twdlROM_3_6.reset
reset => twdlmult_sdnf1_3_block1:u_TWDLMULT_SDNF1_3_5.reset
reset => twdlrom_3_7:u_twdlROM_3_7.reset
reset => twdlrom_3_8:u_twdlROM_3_8.reset
reset => twdlmult_sdnf1_3_block2:u_TWDLMULT_SDNF1_3_7.reset
reset => radix22fft_sdnf1_3_block1:u_SDNF1_3_5.reset
reset => radix22fft_sdnf1_3_block2:u_SDNF1_3_7.reset
reset => radix22fft_sdnf2_4_block1:u_SDNF2_4_5.reset
reset => twdlrom_3_14:u_twdlROM_3_14.reset
reset => twdlmult_sdnf1_3_block5:u_TWDLMULT_SDNF1_3_13.reset
reset => twdlrom_3_15:u_twdlROM_3_15.reset
reset => twdlrom_3_16:u_twdlROM_3_16.reset
reset => twdlmult_sdnf1_3_block6:u_TWDLMULT_SDNF1_3_15.reset
reset => radix22fft_sdnf1_3_block5:u_SDNF1_3_13.reset
reset => radix22fft_sdnf1_3_block6:u_SDNF1_3_15.reset
reset => radix22fft_sdnf2_4_block5:u_SDNF2_4_13.reset
reset => radix22fft_sdnf2_4_block:u_SDNF2_4_3.reset
reset => radix22fft_sdnf2_4_block4:u_SDNF2_4_11.reset
reset => radix22fft_sdnf2_4_block2:u_SDNF2_4_7.reset
reset => radix22fft_sdnf2_4_block6:u_SDNF2_4_15.reset
enb_1_16_0 => radix22fft_sdnf1_1:u_SDNF1_1_1.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_2:u_SDNF2_2_1.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_1_block:u_SDNF1_1_3.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_2_block:u_SDNF2_2_3.enb_1_16_0
enb_1_16_0 => twdlrom_3_2:u_twdlROM_3_2.enb_1_16_0
enb_1_16_0 => twdlmult_sdnf1_3:u_TWDLMULT_SDNF1_3_1.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_2_block1:u_SDNF2_2_5.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_2_block2:u_SDNF2_2_7.enb_1_16_0
enb_1_16_0 => twdlrom_3_3:u_twdlROM_3_3.enb_1_16_0
enb_1_16_0 => twdlrom_3_4:u_twdlROM_3_4.enb_1_16_0
enb_1_16_0 => twdlmult_sdnf1_3_block:u_TWDLMULT_SDNF1_3_3.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_3:u_SDNF1_3_1.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_3_block:u_SDNF1_3_3.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_4:u_SDNF2_4_1.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_2_block3:u_SDNF2_2_9.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_2_block4:u_SDNF2_2_11.enb_1_16_0
enb_1_16_0 => twdlrom_3_10:u_twdlROM_3_10.enb_1_16_0
enb_1_16_0 => twdlmult_sdnf1_3_block3:u_TWDLMULT_SDNF1_3_9.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_2_block5:u_SDNF2_2_13.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_2_block6:u_SDNF2_2_15.enb_1_16_0
enb_1_16_0 => twdlrom_3_11:u_twdlROM_3_11.enb_1_16_0
enb_1_16_0 => twdlrom_3_12:u_twdlROM_3_12.enb_1_16_0
enb_1_16_0 => twdlmult_sdnf1_3_block4:u_TWDLMULT_SDNF1_3_11.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_3_block3:u_SDNF1_3_9.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_3_block4:u_SDNF1_3_11.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_4_block3:u_SDNF2_4_9.enb_1_16_0
enb_1_16_0 => twdlrom_3_6:u_twdlROM_3_6.enb_1_16_0
enb_1_16_0 => twdlmult_sdnf1_3_block1:u_TWDLMULT_SDNF1_3_5.enb_1_16_0
enb_1_16_0 => twdlrom_3_7:u_twdlROM_3_7.enb_1_16_0
enb_1_16_0 => twdlrom_3_8:u_twdlROM_3_8.enb_1_16_0
enb_1_16_0 => twdlmult_sdnf1_3_block2:u_TWDLMULT_SDNF1_3_7.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_3_block1:u_SDNF1_3_5.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_3_block2:u_SDNF1_3_7.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_4_block1:u_SDNF2_4_5.enb_1_16_0
enb_1_16_0 => twdlrom_3_14:u_twdlROM_3_14.enb_1_16_0
enb_1_16_0 => twdlmult_sdnf1_3_block5:u_TWDLMULT_SDNF1_3_13.enb_1_16_0
enb_1_16_0 => twdlrom_3_15:u_twdlROM_3_15.enb_1_16_0
enb_1_16_0 => twdlrom_3_16:u_twdlROM_3_16.enb_1_16_0
enb_1_16_0 => twdlmult_sdnf1_3_block6:u_TWDLMULT_SDNF1_3_15.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_3_block5:u_SDNF1_3_13.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf1_3_block6:u_SDNF1_3_15.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_4_block5:u_SDNF2_4_13.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_4_block:u_SDNF2_4_3.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_4_block4:u_SDNF2_4_11.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_4_block2:u_SDNF2_4_7.enb_1_16_0
enb_1_16_0 => radix22fft_sdnf2_4_block6:u_SDNF2_4_15.enb_1_16_0
dataIn_re[15][0] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[0]
dataIn_re[15][1] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[1]
dataIn_re[15][2] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[2]
dataIn_re[15][3] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[3]
dataIn_re[15][4] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[4]
dataIn_re[15][5] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[5]
dataIn_re[15][6] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[6]
dataIn_re[15][7] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[7]
dataIn_re[15][8] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[8]
dataIn_re[15][9] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[9]
dataIn_re[15][10] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[10]
dataIn_re[15][11] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_re[11]
dataIn_re[14][0] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[0]
dataIn_re[14][1] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[1]
dataIn_re[14][2] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[2]
dataIn_re[14][3] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[3]
dataIn_re[14][4] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[4]
dataIn_re[14][5] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[5]
dataIn_re[14][6] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[6]
dataIn_re[14][7] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[7]
dataIn_re[14][8] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[8]
dataIn_re[14][9] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[9]
dataIn_re[14][10] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[10]
dataIn_re[14][11] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_re[11]
dataIn_re[13][0] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[0]
dataIn_re[13][1] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[1]
dataIn_re[13][2] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[2]
dataIn_re[13][3] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[3]
dataIn_re[13][4] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[4]
dataIn_re[13][5] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[5]
dataIn_re[13][6] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[6]
dataIn_re[13][7] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[7]
dataIn_re[13][8] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[8]
dataIn_re[13][9] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[9]
dataIn_re[13][10] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[10]
dataIn_re[13][11] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_re[11]
dataIn_re[12][0] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[0]
dataIn_re[12][1] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[1]
dataIn_re[12][2] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[2]
dataIn_re[12][3] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[3]
dataIn_re[12][4] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[4]
dataIn_re[12][5] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[5]
dataIn_re[12][6] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[6]
dataIn_re[12][7] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[7]
dataIn_re[12][8] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[8]
dataIn_re[12][9] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[9]
dataIn_re[12][10] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[10]
dataIn_re[12][11] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_re[11]
dataIn_re[11][0] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[0]
dataIn_re[11][1] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[1]
dataIn_re[11][2] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[2]
dataIn_re[11][3] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[3]
dataIn_re[11][4] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[4]
dataIn_re[11][5] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[5]
dataIn_re[11][6] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[6]
dataIn_re[11][7] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[7]
dataIn_re[11][8] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[8]
dataIn_re[11][9] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[9]
dataIn_re[11][10] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[10]
dataIn_re[11][11] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_re[11]
dataIn_re[10][0] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[0]
dataIn_re[10][1] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[1]
dataIn_re[10][2] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[2]
dataIn_re[10][3] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[3]
dataIn_re[10][4] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[4]
dataIn_re[10][5] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[5]
dataIn_re[10][6] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[6]
dataIn_re[10][7] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[7]
dataIn_re[10][8] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[8]
dataIn_re[10][9] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[9]
dataIn_re[10][10] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[10]
dataIn_re[10][11] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_re[11]
dataIn_re[9][0] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[0]
dataIn_re[9][1] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[1]
dataIn_re[9][2] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[2]
dataIn_re[9][3] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[3]
dataIn_re[9][4] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[4]
dataIn_re[9][5] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[5]
dataIn_re[9][6] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[6]
dataIn_re[9][7] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[7]
dataIn_re[9][8] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[8]
dataIn_re[9][9] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[9]
dataIn_re[9][10] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[10]
dataIn_re[9][11] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_re[11]
dataIn_re[8][0] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[0]
dataIn_re[8][1] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[1]
dataIn_re[8][2] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[2]
dataIn_re[8][3] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[3]
dataIn_re[8][4] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[4]
dataIn_re[8][5] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[5]
dataIn_re[8][6] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[6]
dataIn_re[8][7] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[7]
dataIn_re[8][8] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[8]
dataIn_re[8][9] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[9]
dataIn_re[8][10] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[10]
dataIn_re[8][11] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_re[11]
dataIn_re[7][0] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[0]
dataIn_re[7][1] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[1]
dataIn_re[7][2] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[2]
dataIn_re[7][3] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[3]
dataIn_re[7][4] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[4]
dataIn_re[7][5] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[5]
dataIn_re[7][6] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[6]
dataIn_re[7][7] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[7]
dataIn_re[7][8] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[8]
dataIn_re[7][9] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[9]
dataIn_re[7][10] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[10]
dataIn_re[7][11] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_re[11]
dataIn_re[6][0] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[0]
dataIn_re[6][1] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[1]
dataIn_re[6][2] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[2]
dataIn_re[6][3] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[3]
dataIn_re[6][4] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[4]
dataIn_re[6][5] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[5]
dataIn_re[6][6] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[6]
dataIn_re[6][7] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[7]
dataIn_re[6][8] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[8]
dataIn_re[6][9] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[9]
dataIn_re[6][10] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[10]
dataIn_re[6][11] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_re[11]
dataIn_re[5][0] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[0]
dataIn_re[5][1] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[1]
dataIn_re[5][2] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[2]
dataIn_re[5][3] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[3]
dataIn_re[5][4] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[4]
dataIn_re[5][5] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[5]
dataIn_re[5][6] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[6]
dataIn_re[5][7] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[7]
dataIn_re[5][8] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[8]
dataIn_re[5][9] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[9]
dataIn_re[5][10] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[10]
dataIn_re[5][11] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_re[11]
dataIn_re[4][0] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[0]
dataIn_re[4][1] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[1]
dataIn_re[4][2] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[2]
dataIn_re[4][3] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[3]
dataIn_re[4][4] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[4]
dataIn_re[4][5] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[5]
dataIn_re[4][6] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[6]
dataIn_re[4][7] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[7]
dataIn_re[4][8] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[8]
dataIn_re[4][9] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[9]
dataIn_re[4][10] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[10]
dataIn_re[4][11] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_re[11]
dataIn_re[3][0] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[0]
dataIn_re[3][1] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[1]
dataIn_re[3][2] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[2]
dataIn_re[3][3] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[3]
dataIn_re[3][4] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[4]
dataIn_re[3][5] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[5]
dataIn_re[3][6] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[6]
dataIn_re[3][7] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[7]
dataIn_re[3][8] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[8]
dataIn_re[3][9] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[9]
dataIn_re[3][10] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[10]
dataIn_re[3][11] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_re[11]
dataIn_re[2][0] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[0]
dataIn_re[2][1] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[1]
dataIn_re[2][2] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[2]
dataIn_re[2][3] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[3]
dataIn_re[2][4] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[4]
dataIn_re[2][5] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[5]
dataIn_re[2][6] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[6]
dataIn_re[2][7] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[7]
dataIn_re[2][8] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[8]
dataIn_re[2][9] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[9]
dataIn_re[2][10] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[10]
dataIn_re[2][11] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_re[11]
dataIn_re[1][0] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[0]
dataIn_re[1][1] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[1]
dataIn_re[1][2] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[2]
dataIn_re[1][3] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[3]
dataIn_re[1][4] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[4]
dataIn_re[1][5] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[5]
dataIn_re[1][6] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[6]
dataIn_re[1][7] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[7]
dataIn_re[1][8] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[8]
dataIn_re[1][9] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[9]
dataIn_re[1][10] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[10]
dataIn_re[1][11] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_re[11]
dataIn_re[0][0] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[0]
dataIn_re[0][1] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[1]
dataIn_re[0][2] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[2]
dataIn_re[0][3] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[3]
dataIn_re[0][4] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[4]
dataIn_re[0][5] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[5]
dataIn_re[0][6] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[6]
dataIn_re[0][7] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[7]
dataIn_re[0][8] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[8]
dataIn_re[0][9] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[9]
dataIn_re[0][10] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[10]
dataIn_re[0][11] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_re[11]
dataIn_im[15][0] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[0]
dataIn_im[15][1] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[1]
dataIn_im[15][2] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[2]
dataIn_im[15][3] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[3]
dataIn_im[15][4] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[4]
dataIn_im[15][5] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[5]
dataIn_im[15][6] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[6]
dataIn_im[15][7] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[7]
dataIn_im[15][8] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[8]
dataIn_im[15][9] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[9]
dataIn_im[15][10] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[10]
dataIn_im[15][11] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_16_im[11]
dataIn_im[14][0] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[0]
dataIn_im[14][1] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[1]
dataIn_im[14][2] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[2]
dataIn_im[14][3] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[3]
dataIn_im[14][4] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[4]
dataIn_im[14][5] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[5]
dataIn_im[14][6] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[6]
dataIn_im[14][7] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[7]
dataIn_im[14][8] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[8]
dataIn_im[14][9] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[9]
dataIn_im[14][10] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[10]
dataIn_im[14][11] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_15_im[11]
dataIn_im[13][0] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[0]
dataIn_im[13][1] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[1]
dataIn_im[13][2] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[2]
dataIn_im[13][3] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[3]
dataIn_im[13][4] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[4]
dataIn_im[13][5] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[5]
dataIn_im[13][6] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[6]
dataIn_im[13][7] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[7]
dataIn_im[13][8] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[8]
dataIn_im[13][9] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[9]
dataIn_im[13][10] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[10]
dataIn_im[13][11] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_14_im[11]
dataIn_im[12][0] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[0]
dataIn_im[12][1] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[1]
dataIn_im[12][2] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[2]
dataIn_im[12][3] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[3]
dataIn_im[12][4] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[4]
dataIn_im[12][5] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[5]
dataIn_im[12][6] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[6]
dataIn_im[12][7] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[7]
dataIn_im[12][8] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[8]
dataIn_im[12][9] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[9]
dataIn_im[12][10] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[10]
dataIn_im[12][11] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_13_im[11]
dataIn_im[11][0] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[0]
dataIn_im[11][1] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[1]
dataIn_im[11][2] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[2]
dataIn_im[11][3] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[3]
dataIn_im[11][4] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[4]
dataIn_im[11][5] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[5]
dataIn_im[11][6] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[6]
dataIn_im[11][7] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[7]
dataIn_im[11][8] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[8]
dataIn_im[11][9] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[9]
dataIn_im[11][10] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[10]
dataIn_im[11][11] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_12_im[11]
dataIn_im[10][0] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[0]
dataIn_im[10][1] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[1]
dataIn_im[10][2] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[2]
dataIn_im[10][3] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[3]
dataIn_im[10][4] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[4]
dataIn_im[10][5] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[5]
dataIn_im[10][6] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[6]
dataIn_im[10][7] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[7]
dataIn_im[10][8] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[8]
dataIn_im[10][9] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[9]
dataIn_im[10][10] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[10]
dataIn_im[10][11] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_11_im[11]
dataIn_im[9][0] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[0]
dataIn_im[9][1] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[1]
dataIn_im[9][2] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[2]
dataIn_im[9][3] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[3]
dataIn_im[9][4] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[4]
dataIn_im[9][5] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[5]
dataIn_im[9][6] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[6]
dataIn_im[9][7] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[7]
dataIn_im[9][8] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[8]
dataIn_im[9][9] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[9]
dataIn_im[9][10] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[10]
dataIn_im[9][11] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_10_im[11]
dataIn_im[8][0] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[0]
dataIn_im[8][1] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[1]
dataIn_im[8][2] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[2]
dataIn_im[8][3] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[3]
dataIn_im[8][4] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[4]
dataIn_im[8][5] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[5]
dataIn_im[8][6] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[6]
dataIn_im[8][7] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[7]
dataIn_im[8][8] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[8]
dataIn_im[8][9] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[9]
dataIn_im[8][10] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[10]
dataIn_im[8][11] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_9_im[11]
dataIn_im[7][0] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[0]
dataIn_im[7][1] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[1]
dataIn_im[7][2] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[2]
dataIn_im[7][3] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[3]
dataIn_im[7][4] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[4]
dataIn_im[7][5] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[5]
dataIn_im[7][6] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[6]
dataIn_im[7][7] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[7]
dataIn_im[7][8] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[8]
dataIn_im[7][9] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[9]
dataIn_im[7][10] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[10]
dataIn_im[7][11] => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_8_im[11]
dataIn_im[6][0] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[0]
dataIn_im[6][1] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[1]
dataIn_im[6][2] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[2]
dataIn_im[6][3] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[3]
dataIn_im[6][4] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[4]
dataIn_im[6][5] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[5]
dataIn_im[6][6] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[6]
dataIn_im[6][7] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[7]
dataIn_im[6][8] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[8]
dataIn_im[6][9] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[9]
dataIn_im[6][10] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[10]
dataIn_im[6][11] => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_7_im[11]
dataIn_im[5][0] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[0]
dataIn_im[5][1] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[1]
dataIn_im[5][2] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[2]
dataIn_im[5][3] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[3]
dataIn_im[5][4] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[4]
dataIn_im[5][5] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[5]
dataIn_im[5][6] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[6]
dataIn_im[5][7] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[7]
dataIn_im[5][8] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[8]
dataIn_im[5][9] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[9]
dataIn_im[5][10] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[10]
dataIn_im[5][11] => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_6_im[11]
dataIn_im[4][0] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[0]
dataIn_im[4][1] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[1]
dataIn_im[4][2] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[2]
dataIn_im[4][3] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[3]
dataIn_im[4][4] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[4]
dataIn_im[4][5] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[5]
dataIn_im[4][6] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[6]
dataIn_im[4][7] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[7]
dataIn_im[4][8] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[8]
dataIn_im[4][9] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[9]
dataIn_im[4][10] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[10]
dataIn_im[4][11] => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_5_im[11]
dataIn_im[3][0] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[0]
dataIn_im[3][1] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[1]
dataIn_im[3][2] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[2]
dataIn_im[3][3] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[3]
dataIn_im[3][4] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[4]
dataIn_im[3][5] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[5]
dataIn_im[3][6] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[6]
dataIn_im[3][7] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[7]
dataIn_im[3][8] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[8]
dataIn_im[3][9] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[9]
dataIn_im[3][10] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[10]
dataIn_im[3][11] => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_4_im[11]
dataIn_im[2][0] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[0]
dataIn_im[2][1] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[1]
dataIn_im[2][2] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[2]
dataIn_im[2][3] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[3]
dataIn_im[2][4] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[4]
dataIn_im[2][5] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[5]
dataIn_im[2][6] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[6]
dataIn_im[2][7] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[7]
dataIn_im[2][8] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[8]
dataIn_im[2][9] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[9]
dataIn_im[2][10] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[10]
dataIn_im[2][11] => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_3_im[11]
dataIn_im[1][0] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[0]
dataIn_im[1][1] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[1]
dataIn_im[1][2] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[2]
dataIn_im[1][3] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[3]
dataIn_im[1][4] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[4]
dataIn_im[1][5] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[5]
dataIn_im[1][6] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[6]
dataIn_im[1][7] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[7]
dataIn_im[1][8] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[8]
dataIn_im[1][9] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[9]
dataIn_im[1][10] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[10]
dataIn_im[1][11] => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_2_im[11]
dataIn_im[0][0] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[0]
dataIn_im[0][1] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[1]
dataIn_im[0][2] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[2]
dataIn_im[0][3] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[3]
dataIn_im[0][4] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[4]
dataIn_im[0][5] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[5]
dataIn_im[0][6] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[6]
dataIn_im[0][7] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[7]
dataIn_im[0][8] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[8]
dataIn_im[0][9] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[9]
dataIn_im[0][10] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[10]
dataIn_im[0][11] => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_im[11]
validIn => radix22fft_sdnf1_1:u_SDNF1_1_1.twdlXdin_1_vld
validIn => radix22fft_sdnf1_1_block3:u_SDNF1_1_9.twdlXdin_1_vld
validIn => radix22fft_sdnf1_1_block:u_SDNF1_1_3.twdlXdin_1_vld
validIn => radix22fft_sdnf1_1_block4:u_SDNF1_1_11.twdlXdin_1_vld
validIn => radix22fft_sdnf1_1_block1:u_SDNF1_1_5.twdlXdin_1_vld
validIn => radix22fft_sdnf1_1_block5:u_SDNF1_1_13.twdlXdin_1_vld
validIn => radix22fft_sdnf1_1_block2:u_SDNF1_1_7.twdlXdin_1_vld
validIn => radix22fft_sdnf1_1_block6:u_SDNF1_1_15.twdlXdin_1_vld
dataOut_re[15][0] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[0]
dataOut_re[15][1] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[1]
dataOut_re[15][2] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[2]
dataOut_re[15][3] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[3]
dataOut_re[15][4] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[4]
dataOut_re[15][5] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[5]
dataOut_re[15][6] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[6]
dataOut_re[15][7] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[7]
dataOut_re[15][8] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[8]
dataOut_re[15][9] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[9]
dataOut_re[15][10] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[10]
dataOut_re[15][11] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_re_1[11]
dataOut_re[14][0] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[0]
dataOut_re[14][1] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[1]
dataOut_re[14][2] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[2]
dataOut_re[14][3] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[3]
dataOut_re[14][4] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[4]
dataOut_re[14][5] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[5]
dataOut_re[14][6] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[6]
dataOut_re[14][7] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[7]
dataOut_re[14][8] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[8]
dataOut_re[14][9] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[9]
dataOut_re[14][10] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[10]
dataOut_re[14][11] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_re_1[11]
dataOut_re[13][0] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[0]
dataOut_re[13][1] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[1]
dataOut_re[13][2] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[2]
dataOut_re[13][3] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[3]
dataOut_re[13][4] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[4]
dataOut_re[13][5] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[5]
dataOut_re[13][6] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[6]
dataOut_re[13][7] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[7]
dataOut_re[13][8] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[8]
dataOut_re[13][9] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[9]
dataOut_re[13][10] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[10]
dataOut_re[13][11] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_re_1[11]
dataOut_re[12][0] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[0]
dataOut_re[12][1] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[1]
dataOut_re[12][2] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[2]
dataOut_re[12][3] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[3]
dataOut_re[12][4] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[4]
dataOut_re[12][5] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[5]
dataOut_re[12][6] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[6]
dataOut_re[12][7] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[7]
dataOut_re[12][8] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[8]
dataOut_re[12][9] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[9]
dataOut_re[12][10] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[10]
dataOut_re[12][11] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_re_1[11]
dataOut_re[11][0] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[0]
dataOut_re[11][1] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[1]
dataOut_re[11][2] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[2]
dataOut_re[11][3] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[3]
dataOut_re[11][4] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[4]
dataOut_re[11][5] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[5]
dataOut_re[11][6] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[6]
dataOut_re[11][7] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[7]
dataOut_re[11][8] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[8]
dataOut_re[11][9] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[9]
dataOut_re[11][10] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[10]
dataOut_re[11][11] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_re[11]
dataOut_re[10][0] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[0]
dataOut_re[10][1] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[1]
dataOut_re[10][2] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[2]
dataOut_re[10][3] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[3]
dataOut_re[10][4] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[4]
dataOut_re[10][5] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[5]
dataOut_re[10][6] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[6]
dataOut_re[10][7] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[7]
dataOut_re[10][8] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[8]
dataOut_re[10][9] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[9]
dataOut_re[10][10] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[10]
dataOut_re[10][11] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_re[11]
dataOut_re[9][0] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[0]
dataOut_re[9][1] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[1]
dataOut_re[9][2] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[2]
dataOut_re[9][3] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[3]
dataOut_re[9][4] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[4]
dataOut_re[9][5] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[5]
dataOut_re[9][6] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[6]
dataOut_re[9][7] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[7]
dataOut_re[9][8] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[8]
dataOut_re[9][9] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[9]
dataOut_re[9][10] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[10]
dataOut_re[9][11] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_re[11]
dataOut_re[8][0] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[0]
dataOut_re[8][1] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[1]
dataOut_re[8][2] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[2]
dataOut_re[8][3] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[3]
dataOut_re[8][4] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[4]
dataOut_re[8][5] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[5]
dataOut_re[8][6] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[6]
dataOut_re[8][7] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[7]
dataOut_re[8][8] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[8]
dataOut_re[8][9] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[9]
dataOut_re[8][10] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[10]
dataOut_re[8][11] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_re[11]
dataOut_re[7][0] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[0]
dataOut_re[7][1] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[1]
dataOut_re[7][2] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[2]
dataOut_re[7][3] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[3]
dataOut_re[7][4] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[4]
dataOut_re[7][5] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[5]
dataOut_re[7][6] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[6]
dataOut_re[7][7] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[7]
dataOut_re[7][8] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[8]
dataOut_re[7][9] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[9]
dataOut_re[7][10] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[10]
dataOut_re[7][11] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_re[11]
dataOut_re[6][0] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[0]
dataOut_re[6][1] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[1]
dataOut_re[6][2] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[2]
dataOut_re[6][3] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[3]
dataOut_re[6][4] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[4]
dataOut_re[6][5] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[5]
dataOut_re[6][6] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[6]
dataOut_re[6][7] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[7]
dataOut_re[6][8] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[8]
dataOut_re[6][9] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[9]
dataOut_re[6][10] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[10]
dataOut_re[6][11] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_re[11]
dataOut_re[5][0] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[0]
dataOut_re[5][1] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[1]
dataOut_re[5][2] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[2]
dataOut_re[5][3] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[3]
dataOut_re[5][4] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[4]
dataOut_re[5][5] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[5]
dataOut_re[5][6] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[6]
dataOut_re[5][7] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[7]
dataOut_re[5][8] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[8]
dataOut_re[5][9] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[9]
dataOut_re[5][10] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[10]
dataOut_re[5][11] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_re[11]
dataOut_re[4][0] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[0]
dataOut_re[4][1] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[1]
dataOut_re[4][2] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[2]
dataOut_re[4][3] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[3]
dataOut_re[4][4] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[4]
dataOut_re[4][5] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[5]
dataOut_re[4][6] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[6]
dataOut_re[4][7] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[7]
dataOut_re[4][8] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[8]
dataOut_re[4][9] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[9]
dataOut_re[4][10] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[10]
dataOut_re[4][11] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_re[11]
dataOut_re[3][0] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[0]
dataOut_re[3][1] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[1]
dataOut_re[3][2] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[2]
dataOut_re[3][3] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[3]
dataOut_re[3][4] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[4]
dataOut_re[3][5] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[5]
dataOut_re[3][6] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[6]
dataOut_re[3][7] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[7]
dataOut_re[3][8] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[8]
dataOut_re[3][9] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[9]
dataOut_re[3][10] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[10]
dataOut_re[3][11] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_re_1[11]
dataOut_re[2][0] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[0]
dataOut_re[2][1] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[1]
dataOut_re[2][2] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[2]
dataOut_re[2][3] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[3]
dataOut_re[2][4] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[4]
dataOut_re[2][5] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[5]
dataOut_re[2][6] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[6]
dataOut_re[2][7] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[7]
dataOut_re[2][8] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[8]
dataOut_re[2][9] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[9]
dataOut_re[2][10] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[10]
dataOut_re[2][11] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_re_1[11]
dataOut_re[1][0] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[0]
dataOut_re[1][1] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[1]
dataOut_re[1][2] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[2]
dataOut_re[1][3] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[3]
dataOut_re[1][4] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[4]
dataOut_re[1][5] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[5]
dataOut_re[1][6] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[6]
dataOut_re[1][7] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[7]
dataOut_re[1][8] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[8]
dataOut_re[1][9] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[9]
dataOut_re[1][10] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[10]
dataOut_re[1][11] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_re_1[11]
dataOut_re[0][0] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[0]
dataOut_re[0][1] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[1]
dataOut_re[0][2] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[2]
dataOut_re[0][3] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[3]
dataOut_re[0][4] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[4]
dataOut_re[0][5] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[5]
dataOut_re[0][6] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[6]
dataOut_re[0][7] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[7]
dataOut_re[0][8] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[8]
dataOut_re[0][9] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[9]
dataOut_re[0][10] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[10]
dataOut_re[0][11] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_re_1[11]
dataOut_im[15][0] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[0]
dataOut_im[15][1] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[1]
dataOut_im[15][2] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[2]
dataOut_im[15][3] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[3]
dataOut_im[15][4] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[4]
dataOut_im[15][5] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[5]
dataOut_im[15][6] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[6]
dataOut_im[15][7] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[7]
dataOut_im[15][8] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[8]
dataOut_im[15][9] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[9]
dataOut_im[15][10] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[10]
dataOut_im[15][11] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_16_im_1[11]
dataOut_im[14][0] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[0]
dataOut_im[14][1] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[1]
dataOut_im[14][2] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[2]
dataOut_im[14][3] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[3]
dataOut_im[14][4] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[4]
dataOut_im[14][5] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[5]
dataOut_im[14][6] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[6]
dataOut_im[14][7] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[7]
dataOut_im[14][8] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[8]
dataOut_im[14][9] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[9]
dataOut_im[14][10] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[10]
dataOut_im[14][11] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_8_im_1[11]
dataOut_im[13][0] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[0]
dataOut_im[13][1] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[1]
dataOut_im[13][2] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[2]
dataOut_im[13][3] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[3]
dataOut_im[13][4] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[4]
dataOut_im[13][5] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[5]
dataOut_im[13][6] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[6]
dataOut_im[13][7] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[7]
dataOut_im[13][8] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[8]
dataOut_im[13][9] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[9]
dataOut_im[13][10] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[10]
dataOut_im[13][11] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_12_im_1[11]
dataOut_im[12][0] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[0]
dataOut_im[12][1] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[1]
dataOut_im[12][2] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[2]
dataOut_im[12][3] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[3]
dataOut_im[12][4] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[4]
dataOut_im[12][5] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[5]
dataOut_im[12][6] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[6]
dataOut_im[12][7] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[7]
dataOut_im[12][8] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[8]
dataOut_im[12][9] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[9]
dataOut_im[12][10] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[10]
dataOut_im[12][11] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_4_im_1[11]
dataOut_im[11][0] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[0]
dataOut_im[11][1] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[1]
dataOut_im[11][2] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[2]
dataOut_im[11][3] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[3]
dataOut_im[11][4] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[4]
dataOut_im[11][5] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[5]
dataOut_im[11][6] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[6]
dataOut_im[11][7] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[7]
dataOut_im[11][8] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[8]
dataOut_im[11][9] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[9]
dataOut_im[11][10] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[10]
dataOut_im[11][11] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_14_im[11]
dataOut_im[10][0] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[0]
dataOut_im[10][1] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[1]
dataOut_im[10][2] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[2]
dataOut_im[10][3] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[3]
dataOut_im[10][4] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[4]
dataOut_im[10][5] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[5]
dataOut_im[10][6] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[6]
dataOut_im[10][7] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[7]
dataOut_im[10][8] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[8]
dataOut_im[10][9] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[9]
dataOut_im[10][10] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[10]
dataOut_im[10][11] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_6_im[11]
dataOut_im[9][0] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[0]
dataOut_im[9][1] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[1]
dataOut_im[9][2] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[2]
dataOut_im[9][3] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[3]
dataOut_im[9][4] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[4]
dataOut_im[9][5] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[5]
dataOut_im[9][6] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[6]
dataOut_im[9][7] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[7]
dataOut_im[9][8] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[8]
dataOut_im[9][9] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[9]
dataOut_im[9][10] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[10]
dataOut_im[9][11] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_10_im[11]
dataOut_im[8][0] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[0]
dataOut_im[8][1] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[1]
dataOut_im[8][2] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[2]
dataOut_im[8][3] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[3]
dataOut_im[8][4] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[4]
dataOut_im[8][5] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[5]
dataOut_im[8][6] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[6]
dataOut_im[8][7] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[7]
dataOut_im[8][8] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[8]
dataOut_im[8][9] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[9]
dataOut_im[8][10] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[10]
dataOut_im[8][11] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_2_im[11]
dataOut_im[7][0] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[0]
dataOut_im[7][1] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[1]
dataOut_im[7][2] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[2]
dataOut_im[7][3] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[3]
dataOut_im[7][4] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[4]
dataOut_im[7][5] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[5]
dataOut_im[7][6] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[6]
dataOut_im[7][7] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[7]
dataOut_im[7][8] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[8]
dataOut_im[7][9] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[9]
dataOut_im[7][10] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[10]
dataOut_im[7][11] <= radix22fft_sdnf2_4_block6:u_SDNF2_4_15.dout_15_im[11]
dataOut_im[6][0] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[0]
dataOut_im[6][1] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[1]
dataOut_im[6][2] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[2]
dataOut_im[6][3] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[3]
dataOut_im[6][4] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[4]
dataOut_im[6][5] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[5]
dataOut_im[6][6] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[6]
dataOut_im[6][7] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[7]
dataOut_im[6][8] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[8]
dataOut_im[6][9] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[9]
dataOut_im[6][10] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[10]
dataOut_im[6][11] <= radix22fft_sdnf2_4_block2:u_SDNF2_4_7.dout_7_im[11]
dataOut_im[5][0] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[0]
dataOut_im[5][1] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[1]
dataOut_im[5][2] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[2]
dataOut_im[5][3] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[3]
dataOut_im[5][4] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[4]
dataOut_im[5][5] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[5]
dataOut_im[5][6] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[6]
dataOut_im[5][7] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[7]
dataOut_im[5][8] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[8]
dataOut_im[5][9] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[9]
dataOut_im[5][10] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[10]
dataOut_im[5][11] <= radix22fft_sdnf2_4_block4:u_SDNF2_4_11.dout_11_im[11]
dataOut_im[4][0] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[0]
dataOut_im[4][1] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[1]
dataOut_im[4][2] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[2]
dataOut_im[4][3] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[3]
dataOut_im[4][4] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[4]
dataOut_im[4][5] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[5]
dataOut_im[4][6] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[6]
dataOut_im[4][7] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[7]
dataOut_im[4][8] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[8]
dataOut_im[4][9] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[9]
dataOut_im[4][10] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[10]
dataOut_im[4][11] <= radix22fft_sdnf2_4_block:u_SDNF2_4_3.dout_3_im[11]
dataOut_im[3][0] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[0]
dataOut_im[3][1] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[1]
dataOut_im[3][2] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[2]
dataOut_im[3][3] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[3]
dataOut_im[3][4] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[4]
dataOut_im[3][5] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[5]
dataOut_im[3][6] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[6]
dataOut_im[3][7] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[7]
dataOut_im[3][8] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[8]
dataOut_im[3][9] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[9]
dataOut_im[3][10] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[10]
dataOut_im[3][11] <= radix22fft_sdnf2_4_block5:u_SDNF2_4_13.dout_13_im_1[11]
dataOut_im[2][0] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[0]
dataOut_im[2][1] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[1]
dataOut_im[2][2] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[2]
dataOut_im[2][3] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[3]
dataOut_im[2][4] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[4]
dataOut_im[2][5] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[5]
dataOut_im[2][6] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[6]
dataOut_im[2][7] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[7]
dataOut_im[2][8] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[8]
dataOut_im[2][9] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[9]
dataOut_im[2][10] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[10]
dataOut_im[2][11] <= radix22fft_sdnf2_4_block1:u_SDNF2_4_5.dout_5_im_1[11]
dataOut_im[1][0] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[0]
dataOut_im[1][1] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[1]
dataOut_im[1][2] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[2]
dataOut_im[1][3] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[3]
dataOut_im[1][4] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[4]
dataOut_im[1][5] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[5]
dataOut_im[1][6] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[6]
dataOut_im[1][7] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[7]
dataOut_im[1][8] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[8]
dataOut_im[1][9] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[9]
dataOut_im[1][10] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[10]
dataOut_im[1][11] <= radix22fft_sdnf2_4_block3:u_SDNF2_4_9.dout_9_im_1[11]
dataOut_im[0][0] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[0]
dataOut_im[0][1] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[1]
dataOut_im[0][2] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[2]
dataOut_im[0][3] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[3]
dataOut_im[0][4] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[4]
dataOut_im[0][5] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[5]
dataOut_im[0][6] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[6]
dataOut_im[0][7] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[7]
dataOut_im[0][8] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[8]
dataOut_im[0][9] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[9]
dataOut_im[0][10] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[10]
dataOut_im[0][11] <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_1_im_1[11]
validOut <= radix22fft_sdnf2_4:u_SDNF2_4_1.dout_4_vld


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_1_re[0] => Add0.IN13
twdlXdin_1_re[0] => Add1.IN26
twdlXdin_1_re[1] => Add0.IN12
twdlXdin_1_re[1] => Add1.IN25
twdlXdin_1_re[2] => Add0.IN11
twdlXdin_1_re[2] => Add1.IN24
twdlXdin_1_re[3] => Add0.IN10
twdlXdin_1_re[3] => Add1.IN23
twdlXdin_1_re[4] => Add0.IN9
twdlXdin_1_re[4] => Add1.IN22
twdlXdin_1_re[5] => Add0.IN8
twdlXdin_1_re[5] => Add1.IN21
twdlXdin_1_re[6] => Add0.IN7
twdlXdin_1_re[6] => Add1.IN20
twdlXdin_1_re[7] => Add0.IN6
twdlXdin_1_re[7] => Add1.IN19
twdlXdin_1_re[8] => Add0.IN5
twdlXdin_1_re[8] => Add1.IN18
twdlXdin_1_re[9] => Add0.IN4
twdlXdin_1_re[9] => Add1.IN17
twdlXdin_1_re[10] => Add0.IN3
twdlXdin_1_re[10] => Add1.IN16
twdlXdin_1_re[11] => Add0.IN1
twdlXdin_1_re[11] => Add0.IN2
twdlXdin_1_re[11] => Add1.IN14
twdlXdin_1_re[11] => Add1.IN15
twdlXdin_1_im[0] => Add2.IN13
twdlXdin_1_im[0] => Add3.IN26
twdlXdin_1_im[1] => Add2.IN12
twdlXdin_1_im[1] => Add3.IN25
twdlXdin_1_im[2] => Add2.IN11
twdlXdin_1_im[2] => Add3.IN24
twdlXdin_1_im[3] => Add2.IN10
twdlXdin_1_im[3] => Add3.IN23
twdlXdin_1_im[4] => Add2.IN9
twdlXdin_1_im[4] => Add3.IN22
twdlXdin_1_im[5] => Add2.IN8
twdlXdin_1_im[5] => Add3.IN21
twdlXdin_1_im[6] => Add2.IN7
twdlXdin_1_im[6] => Add3.IN20
twdlXdin_1_im[7] => Add2.IN6
twdlXdin_1_im[7] => Add3.IN19
twdlXdin_1_im[8] => Add2.IN5
twdlXdin_1_im[8] => Add3.IN18
twdlXdin_1_im[9] => Add2.IN4
twdlXdin_1_im[9] => Add3.IN17
twdlXdin_1_im[10] => Add2.IN3
twdlXdin_1_im[10] => Add3.IN16
twdlXdin_1_im[11] => Add2.IN1
twdlXdin_1_im[11] => Add2.IN2
twdlXdin_1_im[11] => Add3.IN14
twdlXdin_1_im[11] => Add3.IN15
twdlXdin_9_re[0] => Add0.IN26
twdlXdin_9_re[0] => Add1.IN13
twdlXdin_9_re[1] => Add0.IN25
twdlXdin_9_re[1] => Add1.IN12
twdlXdin_9_re[2] => Add0.IN24
twdlXdin_9_re[2] => Add1.IN11
twdlXdin_9_re[3] => Add0.IN23
twdlXdin_9_re[3] => Add1.IN10
twdlXdin_9_re[4] => Add0.IN22
twdlXdin_9_re[4] => Add1.IN9
twdlXdin_9_re[5] => Add0.IN21
twdlXdin_9_re[5] => Add1.IN8
twdlXdin_9_re[6] => Add0.IN20
twdlXdin_9_re[6] => Add1.IN7
twdlXdin_9_re[7] => Add0.IN19
twdlXdin_9_re[7] => Add1.IN6
twdlXdin_9_re[8] => Add0.IN18
twdlXdin_9_re[8] => Add1.IN5
twdlXdin_9_re[9] => Add0.IN17
twdlXdin_9_re[9] => Add1.IN4
twdlXdin_9_re[10] => Add0.IN16
twdlXdin_9_re[10] => Add1.IN3
twdlXdin_9_re[11] => Add0.IN14
twdlXdin_9_re[11] => Add0.IN15
twdlXdin_9_re[11] => Add1.IN1
twdlXdin_9_re[11] => Add1.IN2
twdlXdin_9_im[0] => Add2.IN26
twdlXdin_9_im[0] => Add3.IN13
twdlXdin_9_im[1] => Add2.IN25
twdlXdin_9_im[1] => Add3.IN12
twdlXdin_9_im[2] => Add2.IN24
twdlXdin_9_im[2] => Add3.IN11
twdlXdin_9_im[3] => Add2.IN23
twdlXdin_9_im[3] => Add3.IN10
twdlXdin_9_im[4] => Add2.IN22
twdlXdin_9_im[4] => Add3.IN9
twdlXdin_9_im[5] => Add2.IN21
twdlXdin_9_im[5] => Add3.IN8
twdlXdin_9_im[6] => Add2.IN20
twdlXdin_9_im[6] => Add3.IN7
twdlXdin_9_im[7] => Add2.IN19
twdlXdin_9_im[7] => Add3.IN6
twdlXdin_9_im[8] => Add2.IN18
twdlXdin_9_im[8] => Add3.IN5
twdlXdin_9_im[9] => Add2.IN17
twdlXdin_9_im[9] => Add3.IN4
twdlXdin_9_im[10] => Add2.IN16
twdlXdin_9_im[10] => Add3.IN3
twdlXdin_9_im[11] => Add2.IN14
twdlXdin_9_im[11] => Add2.IN15
twdlXdin_9_im[11] => Add3.IN1
twdlXdin_9_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_1_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_1_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_5_re[0] => Add0.IN13
twdlXdin_5_re[0] => Add1.IN26
twdlXdin_5_re[1] => Add0.IN12
twdlXdin_5_re[1] => Add1.IN25
twdlXdin_5_re[2] => Add0.IN11
twdlXdin_5_re[2] => Add1.IN24
twdlXdin_5_re[3] => Add0.IN10
twdlXdin_5_re[3] => Add1.IN23
twdlXdin_5_re[4] => Add0.IN9
twdlXdin_5_re[4] => Add1.IN22
twdlXdin_5_re[5] => Add0.IN8
twdlXdin_5_re[5] => Add1.IN21
twdlXdin_5_re[6] => Add0.IN7
twdlXdin_5_re[6] => Add1.IN20
twdlXdin_5_re[7] => Add0.IN6
twdlXdin_5_re[7] => Add1.IN19
twdlXdin_5_re[8] => Add0.IN5
twdlXdin_5_re[8] => Add1.IN18
twdlXdin_5_re[9] => Add0.IN4
twdlXdin_5_re[9] => Add1.IN17
twdlXdin_5_re[10] => Add0.IN3
twdlXdin_5_re[10] => Add1.IN16
twdlXdin_5_re[11] => Add0.IN1
twdlXdin_5_re[11] => Add0.IN2
twdlXdin_5_re[11] => Add1.IN14
twdlXdin_5_re[11] => Add1.IN15
twdlXdin_5_im[0] => Add2.IN13
twdlXdin_5_im[0] => Add3.IN26
twdlXdin_5_im[1] => Add2.IN12
twdlXdin_5_im[1] => Add3.IN25
twdlXdin_5_im[2] => Add2.IN11
twdlXdin_5_im[2] => Add3.IN24
twdlXdin_5_im[3] => Add2.IN10
twdlXdin_5_im[3] => Add3.IN23
twdlXdin_5_im[4] => Add2.IN9
twdlXdin_5_im[4] => Add3.IN22
twdlXdin_5_im[5] => Add2.IN8
twdlXdin_5_im[5] => Add3.IN21
twdlXdin_5_im[6] => Add2.IN7
twdlXdin_5_im[6] => Add3.IN20
twdlXdin_5_im[7] => Add2.IN6
twdlXdin_5_im[7] => Add3.IN19
twdlXdin_5_im[8] => Add2.IN5
twdlXdin_5_im[8] => Add3.IN18
twdlXdin_5_im[9] => Add2.IN4
twdlXdin_5_im[9] => Add3.IN17
twdlXdin_5_im[10] => Add2.IN3
twdlXdin_5_im[10] => Add3.IN16
twdlXdin_5_im[11] => Add2.IN1
twdlXdin_5_im[11] => Add2.IN2
twdlXdin_5_im[11] => Add3.IN14
twdlXdin_5_im[11] => Add3.IN15
twdlXdin_13_re[0] => Add0.IN26
twdlXdin_13_re[0] => Add1.IN13
twdlXdin_13_re[1] => Add0.IN25
twdlXdin_13_re[1] => Add1.IN12
twdlXdin_13_re[2] => Add0.IN24
twdlXdin_13_re[2] => Add1.IN11
twdlXdin_13_re[3] => Add0.IN23
twdlXdin_13_re[3] => Add1.IN10
twdlXdin_13_re[4] => Add0.IN22
twdlXdin_13_re[4] => Add1.IN9
twdlXdin_13_re[5] => Add0.IN21
twdlXdin_13_re[5] => Add1.IN8
twdlXdin_13_re[6] => Add0.IN20
twdlXdin_13_re[6] => Add1.IN7
twdlXdin_13_re[7] => Add0.IN19
twdlXdin_13_re[7] => Add1.IN6
twdlXdin_13_re[8] => Add0.IN18
twdlXdin_13_re[8] => Add1.IN5
twdlXdin_13_re[9] => Add0.IN17
twdlXdin_13_re[9] => Add1.IN4
twdlXdin_13_re[10] => Add0.IN16
twdlXdin_13_re[10] => Add1.IN3
twdlXdin_13_re[11] => Add0.IN14
twdlXdin_13_re[11] => Add0.IN15
twdlXdin_13_re[11] => Add1.IN1
twdlXdin_13_re[11] => Add1.IN2
twdlXdin_13_im[0] => Add2.IN26
twdlXdin_13_im[0] => Add3.IN13
twdlXdin_13_im[1] => Add2.IN25
twdlXdin_13_im[1] => Add3.IN12
twdlXdin_13_im[2] => Add2.IN24
twdlXdin_13_im[2] => Add3.IN11
twdlXdin_13_im[3] => Add2.IN23
twdlXdin_13_im[3] => Add3.IN10
twdlXdin_13_im[4] => Add2.IN22
twdlXdin_13_im[4] => Add3.IN9
twdlXdin_13_im[5] => Add2.IN21
twdlXdin_13_im[5] => Add3.IN8
twdlXdin_13_im[6] => Add2.IN20
twdlXdin_13_im[6] => Add3.IN7
twdlXdin_13_im[7] => Add2.IN19
twdlXdin_13_im[7] => Add3.IN6
twdlXdin_13_im[8] => Add2.IN18
twdlXdin_13_im[8] => Add3.IN5
twdlXdin_13_im[9] => Add2.IN17
twdlXdin_13_im[9] => Add3.IN4
twdlXdin_13_im[10] => Add2.IN16
twdlXdin_13_im[10] => Add3.IN3
twdlXdin_13_im[11] => Add2.IN14
twdlXdin_13_im[11] => Add2.IN15
twdlXdin_13_im[11] => Add3.IN1
twdlXdin_13_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_9_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_9_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2:u_SDNF2_2_1
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_1_re[0] => Add0.IN13
dout_1_re[0] => Add1.IN26
dout_1_re[0] => Add4.IN13
dout_1_re[0] => Add5.IN26
dout_1_re[1] => Add0.IN12
dout_1_re[1] => Add1.IN25
dout_1_re[1] => Add4.IN12
dout_1_re[1] => Add5.IN25
dout_1_re[2] => Add0.IN11
dout_1_re[2] => Add1.IN24
dout_1_re[2] => Add4.IN11
dout_1_re[2] => Add5.IN24
dout_1_re[3] => Add0.IN10
dout_1_re[3] => Add1.IN23
dout_1_re[3] => Add4.IN10
dout_1_re[3] => Add5.IN23
dout_1_re[4] => Add0.IN9
dout_1_re[4] => Add1.IN22
dout_1_re[4] => Add4.IN9
dout_1_re[4] => Add5.IN22
dout_1_re[5] => Add0.IN8
dout_1_re[5] => Add1.IN21
dout_1_re[5] => Add4.IN8
dout_1_re[5] => Add5.IN21
dout_1_re[6] => Add0.IN7
dout_1_re[6] => Add1.IN20
dout_1_re[6] => Add4.IN7
dout_1_re[6] => Add5.IN20
dout_1_re[7] => Add0.IN6
dout_1_re[7] => Add1.IN19
dout_1_re[7] => Add4.IN6
dout_1_re[7] => Add5.IN19
dout_1_re[8] => Add0.IN5
dout_1_re[8] => Add1.IN18
dout_1_re[8] => Add4.IN5
dout_1_re[8] => Add5.IN18
dout_1_re[9] => Add0.IN4
dout_1_re[9] => Add1.IN17
dout_1_re[9] => Add4.IN4
dout_1_re[9] => Add5.IN17
dout_1_re[10] => Add0.IN3
dout_1_re[10] => Add1.IN16
dout_1_re[10] => Add4.IN3
dout_1_re[10] => Add5.IN16
dout_1_re[11] => Add0.IN1
dout_1_re[11] => Add0.IN2
dout_1_re[11] => Add1.IN14
dout_1_re[11] => Add1.IN15
dout_1_re[11] => Add4.IN1
dout_1_re[11] => Add4.IN2
dout_1_re[11] => Add5.IN14
dout_1_re[11] => Add5.IN15
dout_1_im[0] => Add2.IN13
dout_1_im[0] => Add3.IN26
dout_1_im[0] => Add6.IN13
dout_1_im[0] => Add7.IN26
dout_1_im[1] => Add2.IN12
dout_1_im[1] => Add3.IN25
dout_1_im[1] => Add6.IN12
dout_1_im[1] => Add7.IN25
dout_1_im[2] => Add2.IN11
dout_1_im[2] => Add3.IN24
dout_1_im[2] => Add6.IN11
dout_1_im[2] => Add7.IN24
dout_1_im[3] => Add2.IN10
dout_1_im[3] => Add3.IN23
dout_1_im[3] => Add6.IN10
dout_1_im[3] => Add7.IN23
dout_1_im[4] => Add2.IN9
dout_1_im[4] => Add3.IN22
dout_1_im[4] => Add6.IN9
dout_1_im[4] => Add7.IN22
dout_1_im[5] => Add2.IN8
dout_1_im[5] => Add3.IN21
dout_1_im[5] => Add6.IN8
dout_1_im[5] => Add7.IN21
dout_1_im[6] => Add2.IN7
dout_1_im[6] => Add3.IN20
dout_1_im[6] => Add6.IN7
dout_1_im[6] => Add7.IN20
dout_1_im[7] => Add2.IN6
dout_1_im[7] => Add3.IN19
dout_1_im[7] => Add6.IN6
dout_1_im[7] => Add7.IN19
dout_1_im[8] => Add2.IN5
dout_1_im[8] => Add3.IN18
dout_1_im[8] => Add6.IN5
dout_1_im[8] => Add7.IN18
dout_1_im[9] => Add2.IN4
dout_1_im[9] => Add3.IN17
dout_1_im[9] => Add6.IN4
dout_1_im[9] => Add7.IN17
dout_1_im[10] => Add2.IN3
dout_1_im[10] => Add3.IN16
dout_1_im[10] => Add6.IN3
dout_1_im[10] => Add7.IN16
dout_1_im[11] => Add2.IN1
dout_1_im[11] => Add2.IN2
dout_1_im[11] => Add3.IN14
dout_1_im[11] => Add3.IN15
dout_1_im[11] => Add6.IN1
dout_1_im[11] => Add6.IN2
dout_1_im[11] => Add7.IN14
dout_1_im[11] => Add7.IN15
dout_9_re[0] => Add2.IN26
dout_9_re[0] => Add4.IN26
dout_9_re[0] => Add3.IN13
dout_9_re[0] => Add5.IN13
dout_9_re[1] => Add2.IN25
dout_9_re[1] => Add4.IN25
dout_9_re[1] => Add3.IN12
dout_9_re[1] => Add5.IN12
dout_9_re[2] => Add2.IN24
dout_9_re[2] => Add4.IN24
dout_9_re[2] => Add3.IN11
dout_9_re[2] => Add5.IN11
dout_9_re[3] => Add2.IN23
dout_9_re[3] => Add4.IN23
dout_9_re[3] => Add3.IN10
dout_9_re[3] => Add5.IN10
dout_9_re[4] => Add2.IN22
dout_9_re[4] => Add4.IN22
dout_9_re[4] => Add3.IN9
dout_9_re[4] => Add5.IN9
dout_9_re[5] => Add2.IN21
dout_9_re[5] => Add4.IN21
dout_9_re[5] => Add3.IN8
dout_9_re[5] => Add5.IN8
dout_9_re[6] => Add2.IN20
dout_9_re[6] => Add4.IN20
dout_9_re[6] => Add3.IN7
dout_9_re[6] => Add5.IN7
dout_9_re[7] => Add2.IN19
dout_9_re[7] => Add4.IN19
dout_9_re[7] => Add3.IN6
dout_9_re[7] => Add5.IN6
dout_9_re[8] => Add2.IN18
dout_9_re[8] => Add4.IN18
dout_9_re[8] => Add3.IN5
dout_9_re[8] => Add5.IN5
dout_9_re[9] => Add2.IN17
dout_9_re[9] => Add4.IN17
dout_9_re[9] => Add3.IN4
dout_9_re[9] => Add5.IN4
dout_9_re[10] => Add2.IN16
dout_9_re[10] => Add4.IN16
dout_9_re[10] => Add3.IN3
dout_9_re[10] => Add5.IN3
dout_9_re[11] => Add2.IN14
dout_9_re[11] => Add2.IN15
dout_9_re[11] => Add4.IN14
dout_9_re[11] => Add4.IN15
dout_9_re[11] => Add3.IN1
dout_9_re[11] => Add3.IN2
dout_9_re[11] => Add5.IN1
dout_9_re[11] => Add5.IN2
dout_9_im[0] => Add0.IN26
dout_9_im[0] => Add6.IN26
dout_9_im[0] => Add1.IN13
dout_9_im[0] => Add7.IN13
dout_9_im[1] => Add0.IN25
dout_9_im[1] => Add6.IN25
dout_9_im[1] => Add1.IN12
dout_9_im[1] => Add7.IN12
dout_9_im[2] => Add0.IN24
dout_9_im[2] => Add6.IN24
dout_9_im[2] => Add1.IN11
dout_9_im[2] => Add7.IN11
dout_9_im[3] => Add0.IN23
dout_9_im[3] => Add6.IN23
dout_9_im[3] => Add1.IN10
dout_9_im[3] => Add7.IN10
dout_9_im[4] => Add0.IN22
dout_9_im[4] => Add6.IN22
dout_9_im[4] => Add1.IN9
dout_9_im[4] => Add7.IN9
dout_9_im[5] => Add0.IN21
dout_9_im[5] => Add6.IN21
dout_9_im[5] => Add1.IN8
dout_9_im[5] => Add7.IN8
dout_9_im[6] => Add0.IN20
dout_9_im[6] => Add6.IN20
dout_9_im[6] => Add1.IN7
dout_9_im[6] => Add7.IN7
dout_9_im[7] => Add0.IN19
dout_9_im[7] => Add6.IN19
dout_9_im[7] => Add1.IN6
dout_9_im[7] => Add7.IN6
dout_9_im[8] => Add0.IN18
dout_9_im[8] => Add6.IN18
dout_9_im[8] => Add1.IN5
dout_9_im[8] => Add7.IN5
dout_9_im[9] => Add0.IN17
dout_9_im[9] => Add6.IN17
dout_9_im[9] => Add1.IN4
dout_9_im[9] => Add7.IN4
dout_9_im[10] => Add0.IN16
dout_9_im[10] => Add6.IN16
dout_9_im[10] => Add1.IN3
dout_9_im[10] => Add7.IN3
dout_9_im[11] => Add0.IN14
dout_9_im[11] => Add0.IN15
dout_9_im[11] => Add6.IN14
dout_9_im[11] => Add6.IN15
dout_9_im[11] => Add1.IN1
dout_9_im[11] => Add1.IN2
dout_9_im[11] => Add7.IN1
dout_9_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_1_re_1[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_2_re[0] => Add0.IN13
twdlXdin_2_re[0] => Add1.IN26
twdlXdin_2_re[1] => Add0.IN12
twdlXdin_2_re[1] => Add1.IN25
twdlXdin_2_re[2] => Add0.IN11
twdlXdin_2_re[2] => Add1.IN24
twdlXdin_2_re[3] => Add0.IN10
twdlXdin_2_re[3] => Add1.IN23
twdlXdin_2_re[4] => Add0.IN9
twdlXdin_2_re[4] => Add1.IN22
twdlXdin_2_re[5] => Add0.IN8
twdlXdin_2_re[5] => Add1.IN21
twdlXdin_2_re[6] => Add0.IN7
twdlXdin_2_re[6] => Add1.IN20
twdlXdin_2_re[7] => Add0.IN6
twdlXdin_2_re[7] => Add1.IN19
twdlXdin_2_re[8] => Add0.IN5
twdlXdin_2_re[8] => Add1.IN18
twdlXdin_2_re[9] => Add0.IN4
twdlXdin_2_re[9] => Add1.IN17
twdlXdin_2_re[10] => Add0.IN3
twdlXdin_2_re[10] => Add1.IN16
twdlXdin_2_re[11] => Add0.IN1
twdlXdin_2_re[11] => Add0.IN2
twdlXdin_2_re[11] => Add1.IN14
twdlXdin_2_re[11] => Add1.IN15
twdlXdin_2_im[0] => Add2.IN13
twdlXdin_2_im[0] => Add3.IN26
twdlXdin_2_im[1] => Add2.IN12
twdlXdin_2_im[1] => Add3.IN25
twdlXdin_2_im[2] => Add2.IN11
twdlXdin_2_im[2] => Add3.IN24
twdlXdin_2_im[3] => Add2.IN10
twdlXdin_2_im[3] => Add3.IN23
twdlXdin_2_im[4] => Add2.IN9
twdlXdin_2_im[4] => Add3.IN22
twdlXdin_2_im[5] => Add2.IN8
twdlXdin_2_im[5] => Add3.IN21
twdlXdin_2_im[6] => Add2.IN7
twdlXdin_2_im[6] => Add3.IN20
twdlXdin_2_im[7] => Add2.IN6
twdlXdin_2_im[7] => Add3.IN19
twdlXdin_2_im[8] => Add2.IN5
twdlXdin_2_im[8] => Add3.IN18
twdlXdin_2_im[9] => Add2.IN4
twdlXdin_2_im[9] => Add3.IN17
twdlXdin_2_im[10] => Add2.IN3
twdlXdin_2_im[10] => Add3.IN16
twdlXdin_2_im[11] => Add2.IN1
twdlXdin_2_im[11] => Add2.IN2
twdlXdin_2_im[11] => Add3.IN14
twdlXdin_2_im[11] => Add3.IN15
twdlXdin_10_re[0] => Add0.IN26
twdlXdin_10_re[0] => Add1.IN13
twdlXdin_10_re[1] => Add0.IN25
twdlXdin_10_re[1] => Add1.IN12
twdlXdin_10_re[2] => Add0.IN24
twdlXdin_10_re[2] => Add1.IN11
twdlXdin_10_re[3] => Add0.IN23
twdlXdin_10_re[3] => Add1.IN10
twdlXdin_10_re[4] => Add0.IN22
twdlXdin_10_re[4] => Add1.IN9
twdlXdin_10_re[5] => Add0.IN21
twdlXdin_10_re[5] => Add1.IN8
twdlXdin_10_re[6] => Add0.IN20
twdlXdin_10_re[6] => Add1.IN7
twdlXdin_10_re[7] => Add0.IN19
twdlXdin_10_re[7] => Add1.IN6
twdlXdin_10_re[8] => Add0.IN18
twdlXdin_10_re[8] => Add1.IN5
twdlXdin_10_re[9] => Add0.IN17
twdlXdin_10_re[9] => Add1.IN4
twdlXdin_10_re[10] => Add0.IN16
twdlXdin_10_re[10] => Add1.IN3
twdlXdin_10_re[11] => Add0.IN14
twdlXdin_10_re[11] => Add0.IN15
twdlXdin_10_re[11] => Add1.IN1
twdlXdin_10_re[11] => Add1.IN2
twdlXdin_10_im[0] => Add2.IN26
twdlXdin_10_im[0] => Add3.IN13
twdlXdin_10_im[1] => Add2.IN25
twdlXdin_10_im[1] => Add3.IN12
twdlXdin_10_im[2] => Add2.IN24
twdlXdin_10_im[2] => Add3.IN11
twdlXdin_10_im[3] => Add2.IN23
twdlXdin_10_im[3] => Add3.IN10
twdlXdin_10_im[4] => Add2.IN22
twdlXdin_10_im[4] => Add3.IN9
twdlXdin_10_im[5] => Add2.IN21
twdlXdin_10_im[5] => Add3.IN8
twdlXdin_10_im[6] => Add2.IN20
twdlXdin_10_im[6] => Add3.IN7
twdlXdin_10_im[7] => Add2.IN19
twdlXdin_10_im[7] => Add3.IN6
twdlXdin_10_im[8] => Add2.IN18
twdlXdin_10_im[8] => Add3.IN5
twdlXdin_10_im[9] => Add2.IN17
twdlXdin_10_im[9] => Add3.IN4
twdlXdin_10_im[10] => Add2.IN16
twdlXdin_10_im[10] => Add3.IN3
twdlXdin_10_im[11] => Add2.IN14
twdlXdin_10_im[11] => Add2.IN15
twdlXdin_10_im[11] => Add3.IN1
twdlXdin_10_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_3_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_3_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_6_re[0] => Add0.IN13
twdlXdin_6_re[0] => Add1.IN26
twdlXdin_6_re[1] => Add0.IN12
twdlXdin_6_re[1] => Add1.IN25
twdlXdin_6_re[2] => Add0.IN11
twdlXdin_6_re[2] => Add1.IN24
twdlXdin_6_re[3] => Add0.IN10
twdlXdin_6_re[3] => Add1.IN23
twdlXdin_6_re[4] => Add0.IN9
twdlXdin_6_re[4] => Add1.IN22
twdlXdin_6_re[5] => Add0.IN8
twdlXdin_6_re[5] => Add1.IN21
twdlXdin_6_re[6] => Add0.IN7
twdlXdin_6_re[6] => Add1.IN20
twdlXdin_6_re[7] => Add0.IN6
twdlXdin_6_re[7] => Add1.IN19
twdlXdin_6_re[8] => Add0.IN5
twdlXdin_6_re[8] => Add1.IN18
twdlXdin_6_re[9] => Add0.IN4
twdlXdin_6_re[9] => Add1.IN17
twdlXdin_6_re[10] => Add0.IN3
twdlXdin_6_re[10] => Add1.IN16
twdlXdin_6_re[11] => Add0.IN1
twdlXdin_6_re[11] => Add0.IN2
twdlXdin_6_re[11] => Add1.IN14
twdlXdin_6_re[11] => Add1.IN15
twdlXdin_6_im[0] => Add2.IN13
twdlXdin_6_im[0] => Add3.IN26
twdlXdin_6_im[1] => Add2.IN12
twdlXdin_6_im[1] => Add3.IN25
twdlXdin_6_im[2] => Add2.IN11
twdlXdin_6_im[2] => Add3.IN24
twdlXdin_6_im[3] => Add2.IN10
twdlXdin_6_im[3] => Add3.IN23
twdlXdin_6_im[4] => Add2.IN9
twdlXdin_6_im[4] => Add3.IN22
twdlXdin_6_im[5] => Add2.IN8
twdlXdin_6_im[5] => Add3.IN21
twdlXdin_6_im[6] => Add2.IN7
twdlXdin_6_im[6] => Add3.IN20
twdlXdin_6_im[7] => Add2.IN6
twdlXdin_6_im[7] => Add3.IN19
twdlXdin_6_im[8] => Add2.IN5
twdlXdin_6_im[8] => Add3.IN18
twdlXdin_6_im[9] => Add2.IN4
twdlXdin_6_im[9] => Add3.IN17
twdlXdin_6_im[10] => Add2.IN3
twdlXdin_6_im[10] => Add3.IN16
twdlXdin_6_im[11] => Add2.IN1
twdlXdin_6_im[11] => Add2.IN2
twdlXdin_6_im[11] => Add3.IN14
twdlXdin_6_im[11] => Add3.IN15
twdlXdin_14_re[0] => Add0.IN26
twdlXdin_14_re[0] => Add1.IN13
twdlXdin_14_re[1] => Add0.IN25
twdlXdin_14_re[1] => Add1.IN12
twdlXdin_14_re[2] => Add0.IN24
twdlXdin_14_re[2] => Add1.IN11
twdlXdin_14_re[3] => Add0.IN23
twdlXdin_14_re[3] => Add1.IN10
twdlXdin_14_re[4] => Add0.IN22
twdlXdin_14_re[4] => Add1.IN9
twdlXdin_14_re[5] => Add0.IN21
twdlXdin_14_re[5] => Add1.IN8
twdlXdin_14_re[6] => Add0.IN20
twdlXdin_14_re[6] => Add1.IN7
twdlXdin_14_re[7] => Add0.IN19
twdlXdin_14_re[7] => Add1.IN6
twdlXdin_14_re[8] => Add0.IN18
twdlXdin_14_re[8] => Add1.IN5
twdlXdin_14_re[9] => Add0.IN17
twdlXdin_14_re[9] => Add1.IN4
twdlXdin_14_re[10] => Add0.IN16
twdlXdin_14_re[10] => Add1.IN3
twdlXdin_14_re[11] => Add0.IN14
twdlXdin_14_re[11] => Add0.IN15
twdlXdin_14_re[11] => Add1.IN1
twdlXdin_14_re[11] => Add1.IN2
twdlXdin_14_im[0] => Add2.IN26
twdlXdin_14_im[0] => Add3.IN13
twdlXdin_14_im[1] => Add2.IN25
twdlXdin_14_im[1] => Add3.IN12
twdlXdin_14_im[2] => Add2.IN24
twdlXdin_14_im[2] => Add3.IN11
twdlXdin_14_im[3] => Add2.IN23
twdlXdin_14_im[3] => Add3.IN10
twdlXdin_14_im[4] => Add2.IN22
twdlXdin_14_im[4] => Add3.IN9
twdlXdin_14_im[5] => Add2.IN21
twdlXdin_14_im[5] => Add3.IN8
twdlXdin_14_im[6] => Add2.IN20
twdlXdin_14_im[6] => Add3.IN7
twdlXdin_14_im[7] => Add2.IN19
twdlXdin_14_im[7] => Add3.IN6
twdlXdin_14_im[8] => Add2.IN18
twdlXdin_14_im[8] => Add3.IN5
twdlXdin_14_im[9] => Add2.IN17
twdlXdin_14_im[9] => Add3.IN4
twdlXdin_14_im[10] => Add2.IN16
twdlXdin_14_im[10] => Add3.IN3
twdlXdin_14_im[11] => Add2.IN14
twdlXdin_14_im[11] => Add2.IN15
twdlXdin_14_im[11] => Add3.IN1
twdlXdin_14_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_11_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_11_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_3_re[0] => Add0.IN13
dout_3_re[0] => Add1.IN26
dout_3_re[0] => Add4.IN13
dout_3_re[0] => Add5.IN26
dout_3_re[1] => Add0.IN12
dout_3_re[1] => Add1.IN25
dout_3_re[1] => Add4.IN12
dout_3_re[1] => Add5.IN25
dout_3_re[2] => Add0.IN11
dout_3_re[2] => Add1.IN24
dout_3_re[2] => Add4.IN11
dout_3_re[2] => Add5.IN24
dout_3_re[3] => Add0.IN10
dout_3_re[3] => Add1.IN23
dout_3_re[3] => Add4.IN10
dout_3_re[3] => Add5.IN23
dout_3_re[4] => Add0.IN9
dout_3_re[4] => Add1.IN22
dout_3_re[4] => Add4.IN9
dout_3_re[4] => Add5.IN22
dout_3_re[5] => Add0.IN8
dout_3_re[5] => Add1.IN21
dout_3_re[5] => Add4.IN8
dout_3_re[5] => Add5.IN21
dout_3_re[6] => Add0.IN7
dout_3_re[6] => Add1.IN20
dout_3_re[6] => Add4.IN7
dout_3_re[6] => Add5.IN20
dout_3_re[7] => Add0.IN6
dout_3_re[7] => Add1.IN19
dout_3_re[7] => Add4.IN6
dout_3_re[7] => Add5.IN19
dout_3_re[8] => Add0.IN5
dout_3_re[8] => Add1.IN18
dout_3_re[8] => Add4.IN5
dout_3_re[8] => Add5.IN18
dout_3_re[9] => Add0.IN4
dout_3_re[9] => Add1.IN17
dout_3_re[9] => Add4.IN4
dout_3_re[9] => Add5.IN17
dout_3_re[10] => Add0.IN3
dout_3_re[10] => Add1.IN16
dout_3_re[10] => Add4.IN3
dout_3_re[10] => Add5.IN16
dout_3_re[11] => Add0.IN1
dout_3_re[11] => Add0.IN2
dout_3_re[11] => Add1.IN14
dout_3_re[11] => Add1.IN15
dout_3_re[11] => Add4.IN1
dout_3_re[11] => Add4.IN2
dout_3_re[11] => Add5.IN14
dout_3_re[11] => Add5.IN15
dout_3_im[0] => Add2.IN13
dout_3_im[0] => Add3.IN26
dout_3_im[0] => Add6.IN13
dout_3_im[0] => Add7.IN26
dout_3_im[1] => Add2.IN12
dout_3_im[1] => Add3.IN25
dout_3_im[1] => Add6.IN12
dout_3_im[1] => Add7.IN25
dout_3_im[2] => Add2.IN11
dout_3_im[2] => Add3.IN24
dout_3_im[2] => Add6.IN11
dout_3_im[2] => Add7.IN24
dout_3_im[3] => Add2.IN10
dout_3_im[3] => Add3.IN23
dout_3_im[3] => Add6.IN10
dout_3_im[3] => Add7.IN23
dout_3_im[4] => Add2.IN9
dout_3_im[4] => Add3.IN22
dout_3_im[4] => Add6.IN9
dout_3_im[4] => Add7.IN22
dout_3_im[5] => Add2.IN8
dout_3_im[5] => Add3.IN21
dout_3_im[5] => Add6.IN8
dout_3_im[5] => Add7.IN21
dout_3_im[6] => Add2.IN7
dout_3_im[6] => Add3.IN20
dout_3_im[6] => Add6.IN7
dout_3_im[6] => Add7.IN20
dout_3_im[7] => Add2.IN6
dout_3_im[7] => Add3.IN19
dout_3_im[7] => Add6.IN6
dout_3_im[7] => Add7.IN19
dout_3_im[8] => Add2.IN5
dout_3_im[8] => Add3.IN18
dout_3_im[8] => Add6.IN5
dout_3_im[8] => Add7.IN18
dout_3_im[9] => Add2.IN4
dout_3_im[9] => Add3.IN17
dout_3_im[9] => Add6.IN4
dout_3_im[9] => Add7.IN17
dout_3_im[10] => Add2.IN3
dout_3_im[10] => Add3.IN16
dout_3_im[10] => Add6.IN3
dout_3_im[10] => Add7.IN16
dout_3_im[11] => Add2.IN1
dout_3_im[11] => Add2.IN2
dout_3_im[11] => Add3.IN14
dout_3_im[11] => Add3.IN15
dout_3_im[11] => Add6.IN1
dout_3_im[11] => Add6.IN2
dout_3_im[11] => Add7.IN14
dout_3_im[11] => Add7.IN15
dout_11_re[0] => Add2.IN26
dout_11_re[0] => Add4.IN26
dout_11_re[0] => Add3.IN13
dout_11_re[0] => Add5.IN13
dout_11_re[1] => Add2.IN25
dout_11_re[1] => Add4.IN25
dout_11_re[1] => Add3.IN12
dout_11_re[1] => Add5.IN12
dout_11_re[2] => Add2.IN24
dout_11_re[2] => Add4.IN24
dout_11_re[2] => Add3.IN11
dout_11_re[2] => Add5.IN11
dout_11_re[3] => Add2.IN23
dout_11_re[3] => Add4.IN23
dout_11_re[3] => Add3.IN10
dout_11_re[3] => Add5.IN10
dout_11_re[4] => Add2.IN22
dout_11_re[4] => Add4.IN22
dout_11_re[4] => Add3.IN9
dout_11_re[4] => Add5.IN9
dout_11_re[5] => Add2.IN21
dout_11_re[5] => Add4.IN21
dout_11_re[5] => Add3.IN8
dout_11_re[5] => Add5.IN8
dout_11_re[6] => Add2.IN20
dout_11_re[6] => Add4.IN20
dout_11_re[6] => Add3.IN7
dout_11_re[6] => Add5.IN7
dout_11_re[7] => Add2.IN19
dout_11_re[7] => Add4.IN19
dout_11_re[7] => Add3.IN6
dout_11_re[7] => Add5.IN6
dout_11_re[8] => Add2.IN18
dout_11_re[8] => Add4.IN18
dout_11_re[8] => Add3.IN5
dout_11_re[8] => Add5.IN5
dout_11_re[9] => Add2.IN17
dout_11_re[9] => Add4.IN17
dout_11_re[9] => Add3.IN4
dout_11_re[9] => Add5.IN4
dout_11_re[10] => Add2.IN16
dout_11_re[10] => Add4.IN16
dout_11_re[10] => Add3.IN3
dout_11_re[10] => Add5.IN3
dout_11_re[11] => Add2.IN14
dout_11_re[11] => Add2.IN15
dout_11_re[11] => Add4.IN14
dout_11_re[11] => Add4.IN15
dout_11_re[11] => Add3.IN1
dout_11_re[11] => Add3.IN2
dout_11_re[11] => Add5.IN1
dout_11_re[11] => Add5.IN2
dout_11_im[0] => Add0.IN26
dout_11_im[0] => Add6.IN26
dout_11_im[0] => Add1.IN13
dout_11_im[0] => Add7.IN13
dout_11_im[1] => Add0.IN25
dout_11_im[1] => Add6.IN25
dout_11_im[1] => Add1.IN12
dout_11_im[1] => Add7.IN12
dout_11_im[2] => Add0.IN24
dout_11_im[2] => Add6.IN24
dout_11_im[2] => Add1.IN11
dout_11_im[2] => Add7.IN11
dout_11_im[3] => Add0.IN23
dout_11_im[3] => Add6.IN23
dout_11_im[3] => Add1.IN10
dout_11_im[3] => Add7.IN10
dout_11_im[4] => Add0.IN22
dout_11_im[4] => Add6.IN22
dout_11_im[4] => Add1.IN9
dout_11_im[4] => Add7.IN9
dout_11_im[5] => Add0.IN21
dout_11_im[5] => Add6.IN21
dout_11_im[5] => Add1.IN8
dout_11_im[5] => Add7.IN8
dout_11_im[6] => Add0.IN20
dout_11_im[6] => Add6.IN20
dout_11_im[6] => Add1.IN7
dout_11_im[6] => Add7.IN7
dout_11_im[7] => Add0.IN19
dout_11_im[7] => Add6.IN19
dout_11_im[7] => Add1.IN6
dout_11_im[7] => Add7.IN6
dout_11_im[8] => Add0.IN18
dout_11_im[8] => Add6.IN18
dout_11_im[8] => Add1.IN5
dout_11_im[8] => Add7.IN5
dout_11_im[9] => Add0.IN17
dout_11_im[9] => Add6.IN17
dout_11_im[9] => Add1.IN4
dout_11_im[9] => Add7.IN4
dout_11_im[10] => Add0.IN16
dout_11_im[10] => Add6.IN16
dout_11_im[10] => Add1.IN3
dout_11_im[10] => Add7.IN3
dout_11_im[11] => Add0.IN14
dout_11_im[11] => Add0.IN15
dout_11_im[11] => Add6.IN14
dout_11_im[11] => Add6.IN15
dout_11_im[11] => Add1.IN1
dout_11_im[11] => Add1.IN2
dout_11_im[11] => Add7.IN1
dout_11_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_3_re_1[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re_1[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re_1[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re_1[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re_1[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re_1[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re_1[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re_1[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re_1[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re_1[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re_1[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re_1[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im_1[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_2:u_twdlROM_3_2
clk => twdl_3_2_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_2_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].ACLR
reset => Radix22TwdlMapping_phase[1].ACLR
reset => Radix22TwdlMapping_cnt[0].PRESET
reset => Radix22TwdlMapping_cnt[1].ACLR
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_2_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_2_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_2_vld <= twdl_3_2_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1
clk => di2_vld_dly3.CLK
clk => di2_vld_dly2.CLK
clk => di2_vld_dly1.CLK
clk => din2_im_dly3[0].CLK
clk => din2_im_dly3[1].CLK
clk => din2_im_dly3[2].CLK
clk => din2_im_dly3[3].CLK
clk => din2_im_dly3[4].CLK
clk => din2_im_dly3[5].CLK
clk => din2_im_dly3[6].CLK
clk => din2_im_dly3[7].CLK
clk => din2_im_dly3[8].CLK
clk => din2_im_dly3[9].CLK
clk => din2_im_dly3[10].CLK
clk => din2_im_dly3[11].CLK
clk => din2_re_dly3[0].CLK
clk => din2_re_dly3[1].CLK
clk => din2_re_dly3[2].CLK
clk => din2_re_dly3[3].CLK
clk => din2_re_dly3[4].CLK
clk => din2_re_dly3[5].CLK
clk => din2_re_dly3[6].CLK
clk => din2_re_dly3[7].CLK
clk => din2_re_dly3[8].CLK
clk => din2_re_dly3[9].CLK
clk => din2_re_dly3[10].CLK
clk => din2_re_dly3[11].CLK
clk => din2_im_dly2[0].CLK
clk => din2_im_dly2[1].CLK
clk => din2_im_dly2[2].CLK
clk => din2_im_dly2[3].CLK
clk => din2_im_dly2[4].CLK
clk => din2_im_dly2[5].CLK
clk => din2_im_dly2[6].CLK
clk => din2_im_dly2[7].CLK
clk => din2_im_dly2[8].CLK
clk => din2_im_dly2[9].CLK
clk => din2_im_dly2[10].CLK
clk => din2_im_dly2[11].CLK
clk => din2_im_dly1[0].CLK
clk => din2_im_dly1[1].CLK
clk => din2_im_dly1[2].CLK
clk => din2_im_dly1[3].CLK
clk => din2_im_dly1[4].CLK
clk => din2_im_dly1[5].CLK
clk => din2_im_dly1[6].CLK
clk => din2_im_dly1[7].CLK
clk => din2_im_dly1[8].CLK
clk => din2_im_dly1[9].CLK
clk => din2_im_dly1[10].CLK
clk => din2_im_dly1[11].CLK
clk => din2_re_dly2[0].CLK
clk => din2_re_dly2[1].CLK
clk => din2_re_dly2[2].CLK
clk => din2_re_dly2[3].CLK
clk => din2_re_dly2[4].CLK
clk => din2_re_dly2[5].CLK
clk => din2_re_dly2[6].CLK
clk => din2_re_dly2[7].CLK
clk => din2_re_dly2[8].CLK
clk => din2_re_dly2[9].CLK
clk => din2_re_dly2[10].CLK
clk => din2_re_dly2[11].CLK
clk => din2_re_dly1[0].CLK
clk => din2_re_dly1[1].CLK
clk => din2_re_dly1[2].CLK
clk => din2_re_dly1[3].CLK
clk => din2_re_dly1[4].CLK
clk => din2_re_dly1[5].CLK
clk => din2_re_dly1[6].CLK
clk => din2_re_dly1[7].CLK
clk => din2_re_dly1[8].CLK
clk => din2_re_dly1[9].CLK
clk => din2_re_dly1[10].CLK
clk => din2_re_dly1[11].CLK
clk => din1_im_dly9[0].CLK
clk => din1_im_dly9[1].CLK
clk => din1_im_dly9[2].CLK
clk => din1_im_dly9[3].CLK
clk => din1_im_dly9[4].CLK
clk => din1_im_dly9[5].CLK
clk => din1_im_dly9[6].CLK
clk => din1_im_dly9[7].CLK
clk => din1_im_dly9[8].CLK
clk => din1_im_dly9[9].CLK
clk => din1_im_dly9[10].CLK
clk => din1_im_dly9[11].CLK
clk => din1_im_dly8[0].CLK
clk => din1_im_dly8[1].CLK
clk => din1_im_dly8[2].CLK
clk => din1_im_dly8[3].CLK
clk => din1_im_dly8[4].CLK
clk => din1_im_dly8[5].CLK
clk => din1_im_dly8[6].CLK
clk => din1_im_dly8[7].CLK
clk => din1_im_dly8[8].CLK
clk => din1_im_dly8[9].CLK
clk => din1_im_dly8[10].CLK
clk => din1_im_dly8[11].CLK
clk => din1_im_dly7[0].CLK
clk => din1_im_dly7[1].CLK
clk => din1_im_dly7[2].CLK
clk => din1_im_dly7[3].CLK
clk => din1_im_dly7[4].CLK
clk => din1_im_dly7[5].CLK
clk => din1_im_dly7[6].CLK
clk => din1_im_dly7[7].CLK
clk => din1_im_dly7[8].CLK
clk => din1_im_dly7[9].CLK
clk => din1_im_dly7[10].CLK
clk => din1_im_dly7[11].CLK
clk => din1_im_dly6[0].CLK
clk => din1_im_dly6[1].CLK
clk => din1_im_dly6[2].CLK
clk => din1_im_dly6[3].CLK
clk => din1_im_dly6[4].CLK
clk => din1_im_dly6[5].CLK
clk => din1_im_dly6[6].CLK
clk => din1_im_dly6[7].CLK
clk => din1_im_dly6[8].CLK
clk => din1_im_dly6[9].CLK
clk => din1_im_dly6[10].CLK
clk => din1_im_dly6[11].CLK
clk => din1_im_dly5[0].CLK
clk => din1_im_dly5[1].CLK
clk => din1_im_dly5[2].CLK
clk => din1_im_dly5[3].CLK
clk => din1_im_dly5[4].CLK
clk => din1_im_dly5[5].CLK
clk => din1_im_dly5[6].CLK
clk => din1_im_dly5[7].CLK
clk => din1_im_dly5[8].CLK
clk => din1_im_dly5[9].CLK
clk => din1_im_dly5[10].CLK
clk => din1_im_dly5[11].CLK
clk => din1_im_dly4[0].CLK
clk => din1_im_dly4[1].CLK
clk => din1_im_dly4[2].CLK
clk => din1_im_dly4[3].CLK
clk => din1_im_dly4[4].CLK
clk => din1_im_dly4[5].CLK
clk => din1_im_dly4[6].CLK
clk => din1_im_dly4[7].CLK
clk => din1_im_dly4[8].CLK
clk => din1_im_dly4[9].CLK
clk => din1_im_dly4[10].CLK
clk => din1_im_dly4[11].CLK
clk => din1_im_dly3[0].CLK
clk => din1_im_dly3[1].CLK
clk => din1_im_dly3[2].CLK
clk => din1_im_dly3[3].CLK
clk => din1_im_dly3[4].CLK
clk => din1_im_dly3[5].CLK
clk => din1_im_dly3[6].CLK
clk => din1_im_dly3[7].CLK
clk => din1_im_dly3[8].CLK
clk => din1_im_dly3[9].CLK
clk => din1_im_dly3[10].CLK
clk => din1_im_dly3[11].CLK
clk => din1_im_dly2[0].CLK
clk => din1_im_dly2[1].CLK
clk => din1_im_dly2[2].CLK
clk => din1_im_dly2[3].CLK
clk => din1_im_dly2[4].CLK
clk => din1_im_dly2[5].CLK
clk => din1_im_dly2[6].CLK
clk => din1_im_dly2[7].CLK
clk => din1_im_dly2[8].CLK
clk => din1_im_dly2[9].CLK
clk => din1_im_dly2[10].CLK
clk => din1_im_dly2[11].CLK
clk => din1_im_dly1[0].CLK
clk => din1_im_dly1[1].CLK
clk => din1_im_dly1[2].CLK
clk => din1_im_dly1[3].CLK
clk => din1_im_dly1[4].CLK
clk => din1_im_dly1[5].CLK
clk => din1_im_dly1[6].CLK
clk => din1_im_dly1[7].CLK
clk => din1_im_dly1[8].CLK
clk => din1_im_dly1[9].CLK
clk => din1_im_dly1[10].CLK
clk => din1_im_dly1[11].CLK
clk => din1_re_dly9[0].CLK
clk => din1_re_dly9[1].CLK
clk => din1_re_dly9[2].CLK
clk => din1_re_dly9[3].CLK
clk => din1_re_dly9[4].CLK
clk => din1_re_dly9[5].CLK
clk => din1_re_dly9[6].CLK
clk => din1_re_dly9[7].CLK
clk => din1_re_dly9[8].CLK
clk => din1_re_dly9[9].CLK
clk => din1_re_dly9[10].CLK
clk => din1_re_dly9[11].CLK
clk => din1_re_dly8[0].CLK
clk => din1_re_dly8[1].CLK
clk => din1_re_dly8[2].CLK
clk => din1_re_dly8[3].CLK
clk => din1_re_dly8[4].CLK
clk => din1_re_dly8[5].CLK
clk => din1_re_dly8[6].CLK
clk => din1_re_dly8[7].CLK
clk => din1_re_dly8[8].CLK
clk => din1_re_dly8[9].CLK
clk => din1_re_dly8[10].CLK
clk => din1_re_dly8[11].CLK
clk => din1_re_dly7[0].CLK
clk => din1_re_dly7[1].CLK
clk => din1_re_dly7[2].CLK
clk => din1_re_dly7[3].CLK
clk => din1_re_dly7[4].CLK
clk => din1_re_dly7[5].CLK
clk => din1_re_dly7[6].CLK
clk => din1_re_dly7[7].CLK
clk => din1_re_dly7[8].CLK
clk => din1_re_dly7[9].CLK
clk => din1_re_dly7[10].CLK
clk => din1_re_dly7[11].CLK
clk => din1_re_dly6[0].CLK
clk => din1_re_dly6[1].CLK
clk => din1_re_dly6[2].CLK
clk => din1_re_dly6[3].CLK
clk => din1_re_dly6[4].CLK
clk => din1_re_dly6[5].CLK
clk => din1_re_dly6[6].CLK
clk => din1_re_dly6[7].CLK
clk => din1_re_dly6[8].CLK
clk => din1_re_dly6[9].CLK
clk => din1_re_dly6[10].CLK
clk => din1_re_dly6[11].CLK
clk => din1_re_dly5[0].CLK
clk => din1_re_dly5[1].CLK
clk => din1_re_dly5[2].CLK
clk => din1_re_dly5[3].CLK
clk => din1_re_dly5[4].CLK
clk => din1_re_dly5[5].CLK
clk => din1_re_dly5[6].CLK
clk => din1_re_dly5[7].CLK
clk => din1_re_dly5[8].CLK
clk => din1_re_dly5[9].CLK
clk => din1_re_dly5[10].CLK
clk => din1_re_dly5[11].CLK
clk => din1_re_dly4[0].CLK
clk => din1_re_dly4[1].CLK
clk => din1_re_dly4[2].CLK
clk => din1_re_dly4[3].CLK
clk => din1_re_dly4[4].CLK
clk => din1_re_dly4[5].CLK
clk => din1_re_dly4[6].CLK
clk => din1_re_dly4[7].CLK
clk => din1_re_dly4[8].CLK
clk => din1_re_dly4[9].CLK
clk => din1_re_dly4[10].CLK
clk => din1_re_dly4[11].CLK
clk => din1_re_dly3[0].CLK
clk => din1_re_dly3[1].CLK
clk => din1_re_dly3[2].CLK
clk => din1_re_dly3[3].CLK
clk => din1_re_dly3[4].CLK
clk => din1_re_dly3[5].CLK
clk => din1_re_dly3[6].CLK
clk => din1_re_dly3[7].CLK
clk => din1_re_dly3[8].CLK
clk => din1_re_dly3[9].CLK
clk => din1_re_dly3[10].CLK
clk => din1_re_dly3[11].CLK
clk => din1_re_dly2[0].CLK
clk => din1_re_dly2[1].CLK
clk => din1_re_dly2[2].CLK
clk => din1_re_dly2[3].CLK
clk => din1_re_dly2[4].CLK
clk => din1_re_dly2[5].CLK
clk => din1_re_dly2[6].CLK
clk => din1_re_dly2[7].CLK
clk => din1_re_dly2[8].CLK
clk => din1_re_dly2[9].CLK
clk => din1_re_dly2[10].CLK
clk => din1_re_dly2[11].CLK
clk => din1_re_dly1[0].CLK
clk => din1_re_dly1[1].CLK
clk => din1_re_dly1[2].CLK
clk => din1_re_dly1[3].CLK
clk => din1_re_dly1[4].CLK
clk => din1_re_dly1[5].CLK
clk => din1_re_dly1[6].CLK
clk => din1_re_dly1[7].CLK
clk => din1_re_dly1[8].CLK
clk => din1_re_dly1[9].CLK
clk => din1_re_dly1[10].CLK
clk => din1_re_dly1[11].CLK
clk => complex4multiply:u_MUL4_2.clk
reset => di2_vld_dly3.ACLR
reset => di2_vld_dly2.ACLR
reset => di2_vld_dly1.ACLR
reset => din2_im_dly3[0].ACLR
reset => din2_im_dly3[1].ACLR
reset => din2_im_dly3[2].ACLR
reset => din2_im_dly3[3].ACLR
reset => din2_im_dly3[4].ACLR
reset => din2_im_dly3[5].ACLR
reset => din2_im_dly3[6].ACLR
reset => din2_im_dly3[7].ACLR
reset => din2_im_dly3[8].ACLR
reset => din2_im_dly3[9].ACLR
reset => din2_im_dly3[10].ACLR
reset => din2_im_dly3[11].ACLR
reset => din2_re_dly3[0].ACLR
reset => din2_re_dly3[1].ACLR
reset => din2_re_dly3[2].ACLR
reset => din2_re_dly3[3].ACLR
reset => din2_re_dly3[4].ACLR
reset => din2_re_dly3[5].ACLR
reset => din2_re_dly3[6].ACLR
reset => din2_re_dly3[7].ACLR
reset => din2_re_dly3[8].ACLR
reset => din2_re_dly3[9].ACLR
reset => din2_re_dly3[10].ACLR
reset => din2_re_dly3[11].ACLR
reset => din2_im_dly2[0].ACLR
reset => din2_im_dly2[1].ACLR
reset => din2_im_dly2[2].ACLR
reset => din2_im_dly2[3].ACLR
reset => din2_im_dly2[4].ACLR
reset => din2_im_dly2[5].ACLR
reset => din2_im_dly2[6].ACLR
reset => din2_im_dly2[7].ACLR
reset => din2_im_dly2[8].ACLR
reset => din2_im_dly2[9].ACLR
reset => din2_im_dly2[10].ACLR
reset => din2_im_dly2[11].ACLR
reset => din2_im_dly1[0].ACLR
reset => din2_im_dly1[1].ACLR
reset => din2_im_dly1[2].ACLR
reset => din2_im_dly1[3].ACLR
reset => din2_im_dly1[4].ACLR
reset => din2_im_dly1[5].ACLR
reset => din2_im_dly1[6].ACLR
reset => din2_im_dly1[7].ACLR
reset => din2_im_dly1[8].ACLR
reset => din2_im_dly1[9].ACLR
reset => din2_im_dly1[10].ACLR
reset => din2_im_dly1[11].ACLR
reset => din2_re_dly2[0].ACLR
reset => din2_re_dly2[1].ACLR
reset => din2_re_dly2[2].ACLR
reset => din2_re_dly2[3].ACLR
reset => din2_re_dly2[4].ACLR
reset => din2_re_dly2[5].ACLR
reset => din2_re_dly2[6].ACLR
reset => din2_re_dly2[7].ACLR
reset => din2_re_dly2[8].ACLR
reset => din2_re_dly2[9].ACLR
reset => din2_re_dly2[10].ACLR
reset => din2_re_dly2[11].ACLR
reset => din2_re_dly1[0].ACLR
reset => din2_re_dly1[1].ACLR
reset => din2_re_dly1[2].ACLR
reset => din2_re_dly1[3].ACLR
reset => din2_re_dly1[4].ACLR
reset => din2_re_dly1[5].ACLR
reset => din2_re_dly1[6].ACLR
reset => din2_re_dly1[7].ACLR
reset => din2_re_dly1[8].ACLR
reset => din2_re_dly1[9].ACLR
reset => din2_re_dly1[10].ACLR
reset => din2_re_dly1[11].ACLR
reset => din1_im_dly9[0].ACLR
reset => din1_im_dly9[1].ACLR
reset => din1_im_dly9[2].ACLR
reset => din1_im_dly9[3].ACLR
reset => din1_im_dly9[4].ACLR
reset => din1_im_dly9[5].ACLR
reset => din1_im_dly9[6].ACLR
reset => din1_im_dly9[7].ACLR
reset => din1_im_dly9[8].ACLR
reset => din1_im_dly9[9].ACLR
reset => din1_im_dly9[10].ACLR
reset => din1_im_dly9[11].ACLR
reset => din1_im_dly8[0].ACLR
reset => din1_im_dly8[1].ACLR
reset => din1_im_dly8[2].ACLR
reset => din1_im_dly8[3].ACLR
reset => din1_im_dly8[4].ACLR
reset => din1_im_dly8[5].ACLR
reset => din1_im_dly8[6].ACLR
reset => din1_im_dly8[7].ACLR
reset => din1_im_dly8[8].ACLR
reset => din1_im_dly8[9].ACLR
reset => din1_im_dly8[10].ACLR
reset => din1_im_dly8[11].ACLR
reset => din1_im_dly7[0].ACLR
reset => din1_im_dly7[1].ACLR
reset => din1_im_dly7[2].ACLR
reset => din1_im_dly7[3].ACLR
reset => din1_im_dly7[4].ACLR
reset => din1_im_dly7[5].ACLR
reset => din1_im_dly7[6].ACLR
reset => din1_im_dly7[7].ACLR
reset => din1_im_dly7[8].ACLR
reset => din1_im_dly7[9].ACLR
reset => din1_im_dly7[10].ACLR
reset => din1_im_dly7[11].ACLR
reset => din1_im_dly6[0].ACLR
reset => din1_im_dly6[1].ACLR
reset => din1_im_dly6[2].ACLR
reset => din1_im_dly6[3].ACLR
reset => din1_im_dly6[4].ACLR
reset => din1_im_dly6[5].ACLR
reset => din1_im_dly6[6].ACLR
reset => din1_im_dly6[7].ACLR
reset => din1_im_dly6[8].ACLR
reset => din1_im_dly6[9].ACLR
reset => din1_im_dly6[10].ACLR
reset => din1_im_dly6[11].ACLR
reset => din1_im_dly5[0].ACLR
reset => din1_im_dly5[1].ACLR
reset => din1_im_dly5[2].ACLR
reset => din1_im_dly5[3].ACLR
reset => din1_im_dly5[4].ACLR
reset => din1_im_dly5[5].ACLR
reset => din1_im_dly5[6].ACLR
reset => din1_im_dly5[7].ACLR
reset => din1_im_dly5[8].ACLR
reset => din1_im_dly5[9].ACLR
reset => din1_im_dly5[10].ACLR
reset => din1_im_dly5[11].ACLR
reset => din1_im_dly4[0].ACLR
reset => din1_im_dly4[1].ACLR
reset => din1_im_dly4[2].ACLR
reset => din1_im_dly4[3].ACLR
reset => din1_im_dly4[4].ACLR
reset => din1_im_dly4[5].ACLR
reset => din1_im_dly4[6].ACLR
reset => din1_im_dly4[7].ACLR
reset => din1_im_dly4[8].ACLR
reset => din1_im_dly4[9].ACLR
reset => din1_im_dly4[10].ACLR
reset => din1_im_dly4[11].ACLR
reset => din1_im_dly3[0].ACLR
reset => din1_im_dly3[1].ACLR
reset => din1_im_dly3[2].ACLR
reset => din1_im_dly3[3].ACLR
reset => din1_im_dly3[4].ACLR
reset => din1_im_dly3[5].ACLR
reset => din1_im_dly3[6].ACLR
reset => din1_im_dly3[7].ACLR
reset => din1_im_dly3[8].ACLR
reset => din1_im_dly3[9].ACLR
reset => din1_im_dly3[10].ACLR
reset => din1_im_dly3[11].ACLR
reset => din1_im_dly2[0].ACLR
reset => din1_im_dly2[1].ACLR
reset => din1_im_dly2[2].ACLR
reset => din1_im_dly2[3].ACLR
reset => din1_im_dly2[4].ACLR
reset => din1_im_dly2[5].ACLR
reset => din1_im_dly2[6].ACLR
reset => din1_im_dly2[7].ACLR
reset => din1_im_dly2[8].ACLR
reset => din1_im_dly2[9].ACLR
reset => din1_im_dly2[10].ACLR
reset => din1_im_dly2[11].ACLR
reset => din1_im_dly1[0].ACLR
reset => din1_im_dly1[1].ACLR
reset => din1_im_dly1[2].ACLR
reset => din1_im_dly1[3].ACLR
reset => din1_im_dly1[4].ACLR
reset => din1_im_dly1[5].ACLR
reset => din1_im_dly1[6].ACLR
reset => din1_im_dly1[7].ACLR
reset => din1_im_dly1[8].ACLR
reset => din1_im_dly1[9].ACLR
reset => din1_im_dly1[10].ACLR
reset => din1_im_dly1[11].ACLR
reset => din1_re_dly9[0].ACLR
reset => din1_re_dly9[1].ACLR
reset => din1_re_dly9[2].ACLR
reset => din1_re_dly9[3].ACLR
reset => din1_re_dly9[4].ACLR
reset => din1_re_dly9[5].ACLR
reset => din1_re_dly9[6].ACLR
reset => din1_re_dly9[7].ACLR
reset => din1_re_dly9[8].ACLR
reset => din1_re_dly9[9].ACLR
reset => din1_re_dly9[10].ACLR
reset => din1_re_dly9[11].ACLR
reset => din1_re_dly8[0].ACLR
reset => din1_re_dly8[1].ACLR
reset => din1_re_dly8[2].ACLR
reset => din1_re_dly8[3].ACLR
reset => din1_re_dly8[4].ACLR
reset => din1_re_dly8[5].ACLR
reset => din1_re_dly8[6].ACLR
reset => din1_re_dly8[7].ACLR
reset => din1_re_dly8[8].ACLR
reset => din1_re_dly8[9].ACLR
reset => din1_re_dly8[10].ACLR
reset => din1_re_dly8[11].ACLR
reset => din1_re_dly7[0].ACLR
reset => din1_re_dly7[1].ACLR
reset => din1_re_dly7[2].ACLR
reset => din1_re_dly7[3].ACLR
reset => din1_re_dly7[4].ACLR
reset => din1_re_dly7[5].ACLR
reset => din1_re_dly7[6].ACLR
reset => din1_re_dly7[7].ACLR
reset => din1_re_dly7[8].ACLR
reset => din1_re_dly7[9].ACLR
reset => din1_re_dly7[10].ACLR
reset => din1_re_dly7[11].ACLR
reset => din1_re_dly6[0].ACLR
reset => din1_re_dly6[1].ACLR
reset => din1_re_dly6[2].ACLR
reset => din1_re_dly6[3].ACLR
reset => din1_re_dly6[4].ACLR
reset => din1_re_dly6[5].ACLR
reset => din1_re_dly6[6].ACLR
reset => din1_re_dly6[7].ACLR
reset => din1_re_dly6[8].ACLR
reset => din1_re_dly6[9].ACLR
reset => din1_re_dly6[10].ACLR
reset => din1_re_dly6[11].ACLR
reset => din1_re_dly5[0].ACLR
reset => din1_re_dly5[1].ACLR
reset => din1_re_dly5[2].ACLR
reset => din1_re_dly5[3].ACLR
reset => din1_re_dly5[4].ACLR
reset => din1_re_dly5[5].ACLR
reset => din1_re_dly5[6].ACLR
reset => din1_re_dly5[7].ACLR
reset => din1_re_dly5[8].ACLR
reset => din1_re_dly5[9].ACLR
reset => din1_re_dly5[10].ACLR
reset => din1_re_dly5[11].ACLR
reset => din1_re_dly4[0].ACLR
reset => din1_re_dly4[1].ACLR
reset => din1_re_dly4[2].ACLR
reset => din1_re_dly4[3].ACLR
reset => din1_re_dly4[4].ACLR
reset => din1_re_dly4[5].ACLR
reset => din1_re_dly4[6].ACLR
reset => din1_re_dly4[7].ACLR
reset => din1_re_dly4[8].ACLR
reset => din1_re_dly4[9].ACLR
reset => din1_re_dly4[10].ACLR
reset => din1_re_dly4[11].ACLR
reset => din1_re_dly3[0].ACLR
reset => din1_re_dly3[1].ACLR
reset => din1_re_dly3[2].ACLR
reset => din1_re_dly3[3].ACLR
reset => din1_re_dly3[4].ACLR
reset => din1_re_dly3[5].ACLR
reset => din1_re_dly3[6].ACLR
reset => din1_re_dly3[7].ACLR
reset => din1_re_dly3[8].ACLR
reset => din1_re_dly3[9].ACLR
reset => din1_re_dly3[10].ACLR
reset => din1_re_dly3[11].ACLR
reset => din1_re_dly2[0].ACLR
reset => din1_re_dly2[1].ACLR
reset => din1_re_dly2[2].ACLR
reset => din1_re_dly2[3].ACLR
reset => din1_re_dly2[4].ACLR
reset => din1_re_dly2[5].ACLR
reset => din1_re_dly2[6].ACLR
reset => din1_re_dly2[7].ACLR
reset => din1_re_dly2[8].ACLR
reset => din1_re_dly2[9].ACLR
reset => din1_re_dly2[10].ACLR
reset => din1_re_dly2[11].ACLR
reset => din1_re_dly1[0].ACLR
reset => din1_re_dly1[1].ACLR
reset => din1_re_dly1[2].ACLR
reset => din1_re_dly1[3].ACLR
reset => din1_re_dly1[4].ACLR
reset => din1_re_dly1[5].ACLR
reset => din1_re_dly1[6].ACLR
reset => din1_re_dly1[7].ACLR
reset => din1_re_dly1[8].ACLR
reset => din1_re_dly1[9].ACLR
reset => din1_re_dly1[10].ACLR
reset => din1_re_dly1[11].ACLR
reset => complex4multiply:u_MUL4_2.reset
enb_1_16_0 => complex4multiply:u_MUL4_2.enb_1_16_0
enb_1_16_0 => di2_vld_dly3.ENA
enb_1_16_0 => din1_re_dly1[11].ENA
enb_1_16_0 => din1_re_dly1[10].ENA
enb_1_16_0 => din1_re_dly1[9].ENA
enb_1_16_0 => din1_re_dly1[8].ENA
enb_1_16_0 => din1_re_dly1[7].ENA
enb_1_16_0 => din1_re_dly1[6].ENA
enb_1_16_0 => din1_re_dly1[5].ENA
enb_1_16_0 => din1_re_dly1[4].ENA
enb_1_16_0 => din1_re_dly1[3].ENA
enb_1_16_0 => din1_re_dly1[2].ENA
enb_1_16_0 => din1_re_dly1[1].ENA
enb_1_16_0 => din1_re_dly1[0].ENA
enb_1_16_0 => din1_re_dly2[11].ENA
enb_1_16_0 => din1_re_dly2[10].ENA
enb_1_16_0 => din1_re_dly2[9].ENA
enb_1_16_0 => din1_re_dly2[8].ENA
enb_1_16_0 => din1_re_dly2[7].ENA
enb_1_16_0 => din1_re_dly2[6].ENA
enb_1_16_0 => din1_re_dly2[5].ENA
enb_1_16_0 => din1_re_dly2[4].ENA
enb_1_16_0 => din1_re_dly2[3].ENA
enb_1_16_0 => din1_re_dly2[2].ENA
enb_1_16_0 => din1_re_dly2[1].ENA
enb_1_16_0 => din1_re_dly2[0].ENA
enb_1_16_0 => din1_re_dly3[11].ENA
enb_1_16_0 => din1_re_dly3[10].ENA
enb_1_16_0 => din1_re_dly3[9].ENA
enb_1_16_0 => din1_re_dly3[8].ENA
enb_1_16_0 => din1_re_dly3[7].ENA
enb_1_16_0 => din1_re_dly3[6].ENA
enb_1_16_0 => din1_re_dly3[5].ENA
enb_1_16_0 => din1_re_dly3[4].ENA
enb_1_16_0 => din1_re_dly3[3].ENA
enb_1_16_0 => din1_re_dly3[2].ENA
enb_1_16_0 => din1_re_dly3[1].ENA
enb_1_16_0 => din1_re_dly3[0].ENA
enb_1_16_0 => din1_re_dly4[11].ENA
enb_1_16_0 => din1_re_dly4[10].ENA
enb_1_16_0 => din1_re_dly4[9].ENA
enb_1_16_0 => din1_re_dly4[8].ENA
enb_1_16_0 => din1_re_dly4[7].ENA
enb_1_16_0 => din1_re_dly4[6].ENA
enb_1_16_0 => din1_re_dly4[5].ENA
enb_1_16_0 => din1_re_dly4[4].ENA
enb_1_16_0 => din1_re_dly4[3].ENA
enb_1_16_0 => din1_re_dly4[2].ENA
enb_1_16_0 => din1_re_dly4[1].ENA
enb_1_16_0 => din1_re_dly4[0].ENA
enb_1_16_0 => din1_re_dly5[11].ENA
enb_1_16_0 => din1_re_dly5[10].ENA
enb_1_16_0 => din1_re_dly5[9].ENA
enb_1_16_0 => din1_re_dly5[8].ENA
enb_1_16_0 => din1_re_dly5[7].ENA
enb_1_16_0 => din1_re_dly5[6].ENA
enb_1_16_0 => din1_re_dly5[5].ENA
enb_1_16_0 => din1_re_dly5[4].ENA
enb_1_16_0 => din1_re_dly5[3].ENA
enb_1_16_0 => din1_re_dly5[2].ENA
enb_1_16_0 => din1_re_dly5[1].ENA
enb_1_16_0 => din1_re_dly5[0].ENA
enb_1_16_0 => din1_re_dly6[11].ENA
enb_1_16_0 => din1_re_dly6[10].ENA
enb_1_16_0 => din1_re_dly6[9].ENA
enb_1_16_0 => din1_re_dly6[8].ENA
enb_1_16_0 => din1_re_dly6[7].ENA
enb_1_16_0 => din1_re_dly6[6].ENA
enb_1_16_0 => din1_re_dly6[5].ENA
enb_1_16_0 => din1_re_dly6[4].ENA
enb_1_16_0 => din1_re_dly6[3].ENA
enb_1_16_0 => din1_re_dly6[2].ENA
enb_1_16_0 => din1_re_dly6[1].ENA
enb_1_16_0 => din1_re_dly6[0].ENA
enb_1_16_0 => din1_re_dly7[11].ENA
enb_1_16_0 => din1_re_dly7[10].ENA
enb_1_16_0 => din1_re_dly7[9].ENA
enb_1_16_0 => din1_re_dly7[8].ENA
enb_1_16_0 => din1_re_dly7[7].ENA
enb_1_16_0 => din1_re_dly7[6].ENA
enb_1_16_0 => din1_re_dly7[5].ENA
enb_1_16_0 => din1_re_dly7[4].ENA
enb_1_16_0 => din1_re_dly7[3].ENA
enb_1_16_0 => din1_re_dly7[2].ENA
enb_1_16_0 => din1_re_dly7[1].ENA
enb_1_16_0 => din1_re_dly7[0].ENA
enb_1_16_0 => din1_re_dly8[11].ENA
enb_1_16_0 => din1_re_dly8[10].ENA
enb_1_16_0 => din1_re_dly8[9].ENA
enb_1_16_0 => din1_re_dly8[8].ENA
enb_1_16_0 => din1_re_dly8[7].ENA
enb_1_16_0 => din1_re_dly8[6].ENA
enb_1_16_0 => din1_re_dly8[5].ENA
enb_1_16_0 => din1_re_dly8[4].ENA
enb_1_16_0 => din1_re_dly8[3].ENA
enb_1_16_0 => din1_re_dly8[2].ENA
enb_1_16_0 => din1_re_dly8[1].ENA
enb_1_16_0 => din1_re_dly8[0].ENA
enb_1_16_0 => din1_re_dly9[11].ENA
enb_1_16_0 => din1_re_dly9[10].ENA
enb_1_16_0 => din1_re_dly9[9].ENA
enb_1_16_0 => din1_re_dly9[8].ENA
enb_1_16_0 => din1_re_dly9[7].ENA
enb_1_16_0 => din1_re_dly9[6].ENA
enb_1_16_0 => din1_re_dly9[5].ENA
enb_1_16_0 => din1_re_dly9[4].ENA
enb_1_16_0 => din1_re_dly9[3].ENA
enb_1_16_0 => din1_re_dly9[2].ENA
enb_1_16_0 => din1_re_dly9[1].ENA
enb_1_16_0 => din1_re_dly9[0].ENA
enb_1_16_0 => din1_im_dly1[11].ENA
enb_1_16_0 => din1_im_dly1[10].ENA
enb_1_16_0 => din1_im_dly1[9].ENA
enb_1_16_0 => din1_im_dly1[8].ENA
enb_1_16_0 => din1_im_dly1[7].ENA
enb_1_16_0 => din1_im_dly1[6].ENA
enb_1_16_0 => din1_im_dly1[5].ENA
enb_1_16_0 => din1_im_dly1[4].ENA
enb_1_16_0 => din1_im_dly1[3].ENA
enb_1_16_0 => din1_im_dly1[2].ENA
enb_1_16_0 => din1_im_dly1[1].ENA
enb_1_16_0 => din1_im_dly1[0].ENA
enb_1_16_0 => din1_im_dly2[11].ENA
enb_1_16_0 => din1_im_dly2[10].ENA
enb_1_16_0 => din1_im_dly2[9].ENA
enb_1_16_0 => din1_im_dly2[8].ENA
enb_1_16_0 => din1_im_dly2[7].ENA
enb_1_16_0 => din1_im_dly2[6].ENA
enb_1_16_0 => din1_im_dly2[5].ENA
enb_1_16_0 => din1_im_dly2[4].ENA
enb_1_16_0 => din1_im_dly2[3].ENA
enb_1_16_0 => din1_im_dly2[2].ENA
enb_1_16_0 => din1_im_dly2[1].ENA
enb_1_16_0 => din1_im_dly2[0].ENA
enb_1_16_0 => din1_im_dly3[11].ENA
enb_1_16_0 => din1_im_dly3[10].ENA
enb_1_16_0 => din1_im_dly3[9].ENA
enb_1_16_0 => din1_im_dly3[8].ENA
enb_1_16_0 => din1_im_dly3[7].ENA
enb_1_16_0 => din1_im_dly3[6].ENA
enb_1_16_0 => din1_im_dly3[5].ENA
enb_1_16_0 => din1_im_dly3[4].ENA
enb_1_16_0 => din1_im_dly3[3].ENA
enb_1_16_0 => din1_im_dly3[2].ENA
enb_1_16_0 => din1_im_dly3[1].ENA
enb_1_16_0 => din1_im_dly3[0].ENA
enb_1_16_0 => din1_im_dly4[11].ENA
enb_1_16_0 => din1_im_dly4[10].ENA
enb_1_16_0 => din1_im_dly4[9].ENA
enb_1_16_0 => din1_im_dly4[8].ENA
enb_1_16_0 => din1_im_dly4[7].ENA
enb_1_16_0 => din1_im_dly4[6].ENA
enb_1_16_0 => din1_im_dly4[5].ENA
enb_1_16_0 => din1_im_dly4[4].ENA
enb_1_16_0 => din1_im_dly4[3].ENA
enb_1_16_0 => din1_im_dly4[2].ENA
enb_1_16_0 => din1_im_dly4[1].ENA
enb_1_16_0 => din1_im_dly4[0].ENA
enb_1_16_0 => din1_im_dly5[11].ENA
enb_1_16_0 => din1_im_dly5[10].ENA
enb_1_16_0 => din1_im_dly5[9].ENA
enb_1_16_0 => din1_im_dly5[8].ENA
enb_1_16_0 => din1_im_dly5[7].ENA
enb_1_16_0 => din1_im_dly5[6].ENA
enb_1_16_0 => din1_im_dly5[5].ENA
enb_1_16_0 => din1_im_dly5[4].ENA
enb_1_16_0 => din1_im_dly5[3].ENA
enb_1_16_0 => din1_im_dly5[2].ENA
enb_1_16_0 => din1_im_dly5[1].ENA
enb_1_16_0 => din1_im_dly5[0].ENA
enb_1_16_0 => din1_im_dly6[11].ENA
enb_1_16_0 => din1_im_dly6[10].ENA
enb_1_16_0 => din1_im_dly6[9].ENA
enb_1_16_0 => din1_im_dly6[8].ENA
enb_1_16_0 => din1_im_dly6[7].ENA
enb_1_16_0 => din1_im_dly6[6].ENA
enb_1_16_0 => din1_im_dly6[5].ENA
enb_1_16_0 => din1_im_dly6[4].ENA
enb_1_16_0 => din1_im_dly6[3].ENA
enb_1_16_0 => din1_im_dly6[2].ENA
enb_1_16_0 => din1_im_dly6[1].ENA
enb_1_16_0 => din1_im_dly6[0].ENA
enb_1_16_0 => din1_im_dly7[11].ENA
enb_1_16_0 => din1_im_dly7[10].ENA
enb_1_16_0 => din1_im_dly7[9].ENA
enb_1_16_0 => din1_im_dly7[8].ENA
enb_1_16_0 => din1_im_dly7[7].ENA
enb_1_16_0 => din1_im_dly7[6].ENA
enb_1_16_0 => din1_im_dly7[5].ENA
enb_1_16_0 => din1_im_dly7[4].ENA
enb_1_16_0 => din1_im_dly7[3].ENA
enb_1_16_0 => din1_im_dly7[2].ENA
enb_1_16_0 => din1_im_dly7[1].ENA
enb_1_16_0 => din1_im_dly7[0].ENA
enb_1_16_0 => din1_im_dly8[11].ENA
enb_1_16_0 => din1_im_dly8[10].ENA
enb_1_16_0 => din1_im_dly8[9].ENA
enb_1_16_0 => din1_im_dly8[8].ENA
enb_1_16_0 => din1_im_dly8[7].ENA
enb_1_16_0 => din1_im_dly8[6].ENA
enb_1_16_0 => din1_im_dly8[5].ENA
enb_1_16_0 => din1_im_dly8[4].ENA
enb_1_16_0 => din1_im_dly8[3].ENA
enb_1_16_0 => din1_im_dly8[2].ENA
enb_1_16_0 => din1_im_dly8[1].ENA
enb_1_16_0 => din1_im_dly8[0].ENA
enb_1_16_0 => din1_im_dly9[11].ENA
enb_1_16_0 => din1_im_dly9[10].ENA
enb_1_16_0 => din1_im_dly9[9].ENA
enb_1_16_0 => din1_im_dly9[8].ENA
enb_1_16_0 => din1_im_dly9[7].ENA
enb_1_16_0 => din1_im_dly9[6].ENA
enb_1_16_0 => din1_im_dly9[5].ENA
enb_1_16_0 => din1_im_dly9[4].ENA
enb_1_16_0 => din1_im_dly9[3].ENA
enb_1_16_0 => din1_im_dly9[2].ENA
enb_1_16_0 => din1_im_dly9[1].ENA
enb_1_16_0 => din1_im_dly9[0].ENA
enb_1_16_0 => din2_re_dly1[11].ENA
enb_1_16_0 => din2_re_dly1[10].ENA
enb_1_16_0 => din2_re_dly1[9].ENA
enb_1_16_0 => din2_re_dly1[8].ENA
enb_1_16_0 => din2_re_dly1[7].ENA
enb_1_16_0 => din2_re_dly1[6].ENA
enb_1_16_0 => din2_re_dly1[5].ENA
enb_1_16_0 => din2_re_dly1[4].ENA
enb_1_16_0 => din2_re_dly1[3].ENA
enb_1_16_0 => din2_re_dly1[2].ENA
enb_1_16_0 => din2_re_dly1[1].ENA
enb_1_16_0 => din2_re_dly1[0].ENA
enb_1_16_0 => din2_re_dly2[11].ENA
enb_1_16_0 => din2_re_dly2[10].ENA
enb_1_16_0 => din2_re_dly2[9].ENA
enb_1_16_0 => din2_re_dly2[8].ENA
enb_1_16_0 => din2_re_dly2[7].ENA
enb_1_16_0 => din2_re_dly2[6].ENA
enb_1_16_0 => din2_re_dly2[5].ENA
enb_1_16_0 => din2_re_dly2[4].ENA
enb_1_16_0 => din2_re_dly2[3].ENA
enb_1_16_0 => din2_re_dly2[2].ENA
enb_1_16_0 => din2_re_dly2[1].ENA
enb_1_16_0 => din2_re_dly2[0].ENA
enb_1_16_0 => din2_im_dly1[11].ENA
enb_1_16_0 => din2_im_dly1[10].ENA
enb_1_16_0 => din2_im_dly1[9].ENA
enb_1_16_0 => din2_im_dly1[8].ENA
enb_1_16_0 => din2_im_dly1[7].ENA
enb_1_16_0 => din2_im_dly1[6].ENA
enb_1_16_0 => din2_im_dly1[5].ENA
enb_1_16_0 => din2_im_dly1[4].ENA
enb_1_16_0 => din2_im_dly1[3].ENA
enb_1_16_0 => din2_im_dly1[2].ENA
enb_1_16_0 => din2_im_dly1[1].ENA
enb_1_16_0 => din2_im_dly1[0].ENA
enb_1_16_0 => din2_im_dly2[11].ENA
enb_1_16_0 => din2_im_dly2[10].ENA
enb_1_16_0 => din2_im_dly2[9].ENA
enb_1_16_0 => din2_im_dly2[8].ENA
enb_1_16_0 => din2_im_dly2[7].ENA
enb_1_16_0 => din2_im_dly2[6].ENA
enb_1_16_0 => din2_im_dly2[5].ENA
enb_1_16_0 => din2_im_dly2[4].ENA
enb_1_16_0 => din2_im_dly2[3].ENA
enb_1_16_0 => din2_im_dly2[2].ENA
enb_1_16_0 => din2_im_dly2[1].ENA
enb_1_16_0 => din2_im_dly2[0].ENA
enb_1_16_0 => din2_re_dly3[11].ENA
enb_1_16_0 => din2_re_dly3[10].ENA
enb_1_16_0 => din2_re_dly3[9].ENA
enb_1_16_0 => din2_re_dly3[8].ENA
enb_1_16_0 => din2_re_dly3[7].ENA
enb_1_16_0 => din2_re_dly3[6].ENA
enb_1_16_0 => din2_re_dly3[5].ENA
enb_1_16_0 => din2_re_dly3[4].ENA
enb_1_16_0 => din2_re_dly3[3].ENA
enb_1_16_0 => din2_re_dly3[2].ENA
enb_1_16_0 => din2_re_dly3[1].ENA
enb_1_16_0 => din2_re_dly3[0].ENA
enb_1_16_0 => din2_im_dly3[11].ENA
enb_1_16_0 => din2_im_dly3[10].ENA
enb_1_16_0 => din2_im_dly3[9].ENA
enb_1_16_0 => din2_im_dly3[8].ENA
enb_1_16_0 => din2_im_dly3[7].ENA
enb_1_16_0 => din2_im_dly3[6].ENA
enb_1_16_0 => din2_im_dly3[5].ENA
enb_1_16_0 => din2_im_dly3[4].ENA
enb_1_16_0 => din2_im_dly3[3].ENA
enb_1_16_0 => din2_im_dly3[2].ENA
enb_1_16_0 => din2_im_dly3[1].ENA
enb_1_16_0 => din2_im_dly3[0].ENA
enb_1_16_0 => di2_vld_dly1.ENA
enb_1_16_0 => di2_vld_dly2.ENA
dout_1_re[0] => din1_re_dly1[0].DATAIN
dout_1_re[1] => din1_re_dly1[1].DATAIN
dout_1_re[2] => din1_re_dly1[2].DATAIN
dout_1_re[3] => din1_re_dly1[3].DATAIN
dout_1_re[4] => din1_re_dly1[4].DATAIN
dout_1_re[5] => din1_re_dly1[5].DATAIN
dout_1_re[6] => din1_re_dly1[6].DATAIN
dout_1_re[7] => din1_re_dly1[7].DATAIN
dout_1_re[8] => din1_re_dly1[8].DATAIN
dout_1_re[9] => din1_re_dly1[9].DATAIN
dout_1_re[10] => din1_re_dly1[10].DATAIN
dout_1_re[11] => din1_re_dly1[11].DATAIN
dout_1_im[0] => din1_im_dly1[0].DATAIN
dout_1_im[1] => din1_im_dly1[1].DATAIN
dout_1_im[2] => din1_im_dly1[2].DATAIN
dout_1_im[3] => din1_im_dly1[3].DATAIN
dout_1_im[4] => din1_im_dly1[4].DATAIN
dout_1_im[5] => din1_im_dly1[5].DATAIN
dout_1_im[6] => din1_im_dly1[6].DATAIN
dout_1_im[7] => din1_im_dly1[7].DATAIN
dout_1_im[8] => din1_im_dly1[8].DATAIN
dout_1_im[9] => din1_im_dly1[9].DATAIN
dout_1_im[10] => din1_im_dly1[10].DATAIN
dout_1_im[11] => din1_im_dly1[11].DATAIN
dout_3_re[0] => din2_re_dly1[0].DATAIN
dout_3_re[1] => din2_re_dly1[1].DATAIN
dout_3_re[2] => din2_re_dly1[2].DATAIN
dout_3_re[3] => din2_re_dly1[3].DATAIN
dout_3_re[4] => din2_re_dly1[4].DATAIN
dout_3_re[5] => din2_re_dly1[5].DATAIN
dout_3_re[6] => din2_re_dly1[6].DATAIN
dout_3_re[7] => din2_re_dly1[7].DATAIN
dout_3_re[8] => din2_re_dly1[8].DATAIN
dout_3_re[9] => din2_re_dly1[9].DATAIN
dout_3_re[10] => din2_re_dly1[10].DATAIN
dout_3_re[11] => din2_re_dly1[11].DATAIN
dout_3_im[0] => din2_im_dly1[0].DATAIN
dout_3_im[1] => din2_im_dly1[1].DATAIN
dout_3_im[2] => din2_im_dly1[2].DATAIN
dout_3_im[3] => din2_im_dly1[3].DATAIN
dout_3_im[4] => din2_im_dly1[4].DATAIN
dout_3_im[5] => din2_im_dly1[5].DATAIN
dout_3_im[6] => din2_im_dly1[6].DATAIN
dout_3_im[7] => din2_im_dly1[7].DATAIN
dout_3_im[8] => din2_im_dly1[8].DATAIN
dout_3_im[9] => din2_im_dly1[9].DATAIN
dout_3_im[10] => din2_im_dly1[10].DATAIN
dout_3_im[11] => din2_im_dly1[11].DATAIN
dout_2_vld => di2_vld_dly1.DATAIN
twdl_3_1_re[0] => ~NO_FANOUT~
twdl_3_1_re[1] => ~NO_FANOUT~
twdl_3_1_re[2] => ~NO_FANOUT~
twdl_3_1_re[3] => ~NO_FANOUT~
twdl_3_1_re[4] => ~NO_FANOUT~
twdl_3_1_re[5] => ~NO_FANOUT~
twdl_3_1_re[6] => ~NO_FANOUT~
twdl_3_1_re[7] => ~NO_FANOUT~
twdl_3_1_re[8] => ~NO_FANOUT~
twdl_3_1_re[9] => ~NO_FANOUT~
twdl_3_1_re[10] => ~NO_FANOUT~
twdl_3_1_re[11] => ~NO_FANOUT~
twdl_3_1_im[0] => ~NO_FANOUT~
twdl_3_1_im[1] => ~NO_FANOUT~
twdl_3_1_im[2] => ~NO_FANOUT~
twdl_3_1_im[3] => ~NO_FANOUT~
twdl_3_1_im[4] => ~NO_FANOUT~
twdl_3_1_im[5] => ~NO_FANOUT~
twdl_3_1_im[6] => ~NO_FANOUT~
twdl_3_1_im[7] => ~NO_FANOUT~
twdl_3_1_im[8] => ~NO_FANOUT~
twdl_3_1_im[9] => ~NO_FANOUT~
twdl_3_1_im[10] => ~NO_FANOUT~
twdl_3_1_im[11] => ~NO_FANOUT~
twdl_3_2_re[0] => complex4multiply:u_MUL4_2.twdl_3_2_re[0]
twdl_3_2_re[1] => complex4multiply:u_MUL4_2.twdl_3_2_re[1]
twdl_3_2_re[2] => complex4multiply:u_MUL4_2.twdl_3_2_re[2]
twdl_3_2_re[3] => complex4multiply:u_MUL4_2.twdl_3_2_re[3]
twdl_3_2_re[4] => complex4multiply:u_MUL4_2.twdl_3_2_re[4]
twdl_3_2_re[5] => complex4multiply:u_MUL4_2.twdl_3_2_re[5]
twdl_3_2_re[6] => complex4multiply:u_MUL4_2.twdl_3_2_re[6]
twdl_3_2_re[7] => complex4multiply:u_MUL4_2.twdl_3_2_re[7]
twdl_3_2_re[8] => complex4multiply:u_MUL4_2.twdl_3_2_re[8]
twdl_3_2_re[9] => complex4multiply:u_MUL4_2.twdl_3_2_re[9]
twdl_3_2_re[10] => complex4multiply:u_MUL4_2.twdl_3_2_re[10]
twdl_3_2_re[11] => complex4multiply:u_MUL4_2.twdl_3_2_re[11]
twdl_3_2_im[0] => complex4multiply:u_MUL4_2.twdl_3_2_im[0]
twdl_3_2_im[1] => complex4multiply:u_MUL4_2.twdl_3_2_im[1]
twdl_3_2_im[2] => complex4multiply:u_MUL4_2.twdl_3_2_im[2]
twdl_3_2_im[3] => complex4multiply:u_MUL4_2.twdl_3_2_im[3]
twdl_3_2_im[4] => complex4multiply:u_MUL4_2.twdl_3_2_im[4]
twdl_3_2_im[5] => complex4multiply:u_MUL4_2.twdl_3_2_im[5]
twdl_3_2_im[6] => complex4multiply:u_MUL4_2.twdl_3_2_im[6]
twdl_3_2_im[7] => complex4multiply:u_MUL4_2.twdl_3_2_im[7]
twdl_3_2_im[8] => complex4multiply:u_MUL4_2.twdl_3_2_im[8]
twdl_3_2_im[9] => complex4multiply:u_MUL4_2.twdl_3_2_im[9]
twdl_3_2_im[10] => complex4multiply:u_MUL4_2.twdl_3_2_im[10]
twdl_3_2_im[11] => complex4multiply:u_MUL4_2.twdl_3_2_im[11]
twdl_3_2_vld => ~NO_FANOUT~
softReset => complex4multiply:u_MUL4_2.softReset
twdlXdin_1_re[0] <= din1_re_dly9[0].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_re[1] <= din1_re_dly9[1].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_re[2] <= din1_re_dly9[2].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_re[3] <= din1_re_dly9[3].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_re[4] <= din1_re_dly9[4].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_re[5] <= din1_re_dly9[5].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_re[6] <= din1_re_dly9[6].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_re[7] <= din1_re_dly9[7].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_re[8] <= din1_re_dly9[8].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_re[9] <= din1_re_dly9[9].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_re[10] <= din1_re_dly9[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_re[11] <= din1_re_dly9[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[0] <= din1_im_dly9[0].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[1] <= din1_im_dly9[1].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[2] <= din1_im_dly9[2].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[3] <= din1_im_dly9[3].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[4] <= din1_im_dly9[4].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[5] <= din1_im_dly9[5].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[6] <= din1_im_dly9[6].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[7] <= din1_im_dly9[7].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[8] <= din1_im_dly9[8].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[9] <= din1_im_dly9[9].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[10] <= din1_im_dly9[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_1_im[11] <= din1_im_dly9[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[0] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[0]
twdlXdin_2_re[1] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[1]
twdlXdin_2_re[2] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[2]
twdlXdin_2_re[3] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[3]
twdlXdin_2_re[4] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[4]
twdlXdin_2_re[5] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[5]
twdlXdin_2_re[6] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[6]
twdlXdin_2_re[7] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[7]
twdlXdin_2_re[8] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[8]
twdlXdin_2_re[9] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[9]
twdlXdin_2_re[10] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[10]
twdlXdin_2_re[11] <= complex4multiply:u_MUL4_2.twdlXdin_2_re[11]
twdlXdin_2_im[0] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[0]
twdlXdin_2_im[1] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[1]
twdlXdin_2_im[2] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[2]
twdlXdin_2_im[3] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[3]
twdlXdin_2_im[4] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[4]
twdlXdin_2_im[5] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[5]
twdlXdin_2_im[6] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[6]
twdlXdin_2_im[7] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[7]
twdlXdin_2_im[8] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[8]
twdlXdin_2_im[9] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[9]
twdlXdin_2_im[10] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[10]
twdlXdin_2_im[11] <= complex4multiply:u_MUL4_2.twdlXdin_2_im[11]
twdlXdin_1_vld <= complex4multiply:u_MUL4_2.twdlXdin2_vld


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex4Multiply:u_MUL4_2
clk => twdlXdin2_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin2_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin2_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din2_re_dly3[0] => din_re_reg[0].DATAIN
din2_re_dly3[1] => din_re_reg[1].DATAIN
din2_re_dly3[2] => din_re_reg[2].DATAIN
din2_re_dly3[3] => din_re_reg[3].DATAIN
din2_re_dly3[4] => din_re_reg[4].DATAIN
din2_re_dly3[5] => din_re_reg[5].DATAIN
din2_re_dly3[6] => din_re_reg[6].DATAIN
din2_re_dly3[7] => din_re_reg[7].DATAIN
din2_re_dly3[8] => din_re_reg[8].DATAIN
din2_re_dly3[9] => din_re_reg[9].DATAIN
din2_re_dly3[10] => din_re_reg[10].DATAIN
din2_re_dly3[11] => din_re_reg[11].DATAIN
din2_im_dly3[0] => din_im_reg[0].DATAIN
din2_im_dly3[1] => din_im_reg[1].DATAIN
din2_im_dly3[2] => din_im_reg[2].DATAIN
din2_im_dly3[3] => din_im_reg[3].DATAIN
din2_im_dly3[4] => din_im_reg[4].DATAIN
din2_im_dly3[5] => din_im_reg[5].DATAIN
din2_im_dly3[6] => din_im_reg[6].DATAIN
din2_im_dly3[7] => din_im_reg[7].DATAIN
din2_im_dly3[8] => din_im_reg[8].DATAIN
din2_im_dly3[9] => din_im_reg[9].DATAIN
din2_im_dly3[10] => din_im_reg[10].DATAIN
din2_im_dly3[11] => din_im_reg[11].DATAIN
di2_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_2_re[0] => twdl_re_reg[0].DATAIN
twdl_3_2_re[1] => twdl_re_reg[1].DATAIN
twdl_3_2_re[2] => twdl_re_reg[2].DATAIN
twdl_3_2_re[3] => twdl_re_reg[3].DATAIN
twdl_3_2_re[4] => twdl_re_reg[4].DATAIN
twdl_3_2_re[5] => twdl_re_reg[5].DATAIN
twdl_3_2_re[6] => twdl_re_reg[6].DATAIN
twdl_3_2_re[7] => twdl_re_reg[7].DATAIN
twdl_3_2_re[8] => twdl_re_reg[8].DATAIN
twdl_3_2_re[9] => twdl_re_reg[9].DATAIN
twdl_3_2_re[10] => twdl_re_reg[10].DATAIN
twdl_3_2_re[11] => twdl_re_reg[11].DATAIN
twdl_3_2_im[0] => twdl_im_reg[0].DATAIN
twdl_3_2_im[1] => twdl_im_reg[1].DATAIN
twdl_3_2_im[2] => twdl_im_reg[2].DATAIN
twdl_3_2_im[3] => twdl_im_reg[3].DATAIN
twdl_3_2_im[4] => twdl_im_reg[4].DATAIN
twdl_3_2_im[5] => twdl_im_reg[5].DATAIN
twdl_3_2_im[6] => twdl_im_reg[6].DATAIN
twdl_3_2_im[7] => twdl_im_reg[7].DATAIN
twdl_3_2_im[8] => twdl_im_reg[8].DATAIN
twdl_3_2_im[9] => twdl_im_reg[9].DATAIN
twdl_3_2_im[10] => twdl_im_reg[10].DATAIN
twdl_3_2_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_2_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_2_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin2_vld <= twdlXdin2_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_3_re[0] => Add0.IN13
twdlXdin_3_re[0] => Add1.IN26
twdlXdin_3_re[1] => Add0.IN12
twdlXdin_3_re[1] => Add1.IN25
twdlXdin_3_re[2] => Add0.IN11
twdlXdin_3_re[2] => Add1.IN24
twdlXdin_3_re[3] => Add0.IN10
twdlXdin_3_re[3] => Add1.IN23
twdlXdin_3_re[4] => Add0.IN9
twdlXdin_3_re[4] => Add1.IN22
twdlXdin_3_re[5] => Add0.IN8
twdlXdin_3_re[5] => Add1.IN21
twdlXdin_3_re[6] => Add0.IN7
twdlXdin_3_re[6] => Add1.IN20
twdlXdin_3_re[7] => Add0.IN6
twdlXdin_3_re[7] => Add1.IN19
twdlXdin_3_re[8] => Add0.IN5
twdlXdin_3_re[8] => Add1.IN18
twdlXdin_3_re[9] => Add0.IN4
twdlXdin_3_re[9] => Add1.IN17
twdlXdin_3_re[10] => Add0.IN3
twdlXdin_3_re[10] => Add1.IN16
twdlXdin_3_re[11] => Add0.IN1
twdlXdin_3_re[11] => Add0.IN2
twdlXdin_3_re[11] => Add1.IN14
twdlXdin_3_re[11] => Add1.IN15
twdlXdin_3_im[0] => Add2.IN13
twdlXdin_3_im[0] => Add3.IN26
twdlXdin_3_im[1] => Add2.IN12
twdlXdin_3_im[1] => Add3.IN25
twdlXdin_3_im[2] => Add2.IN11
twdlXdin_3_im[2] => Add3.IN24
twdlXdin_3_im[3] => Add2.IN10
twdlXdin_3_im[3] => Add3.IN23
twdlXdin_3_im[4] => Add2.IN9
twdlXdin_3_im[4] => Add3.IN22
twdlXdin_3_im[5] => Add2.IN8
twdlXdin_3_im[5] => Add3.IN21
twdlXdin_3_im[6] => Add2.IN7
twdlXdin_3_im[6] => Add3.IN20
twdlXdin_3_im[7] => Add2.IN6
twdlXdin_3_im[7] => Add3.IN19
twdlXdin_3_im[8] => Add2.IN5
twdlXdin_3_im[8] => Add3.IN18
twdlXdin_3_im[9] => Add2.IN4
twdlXdin_3_im[9] => Add3.IN17
twdlXdin_3_im[10] => Add2.IN3
twdlXdin_3_im[10] => Add3.IN16
twdlXdin_3_im[11] => Add2.IN1
twdlXdin_3_im[11] => Add2.IN2
twdlXdin_3_im[11] => Add3.IN14
twdlXdin_3_im[11] => Add3.IN15
twdlXdin_11_re[0] => Add0.IN26
twdlXdin_11_re[0] => Add1.IN13
twdlXdin_11_re[1] => Add0.IN25
twdlXdin_11_re[1] => Add1.IN12
twdlXdin_11_re[2] => Add0.IN24
twdlXdin_11_re[2] => Add1.IN11
twdlXdin_11_re[3] => Add0.IN23
twdlXdin_11_re[3] => Add1.IN10
twdlXdin_11_re[4] => Add0.IN22
twdlXdin_11_re[4] => Add1.IN9
twdlXdin_11_re[5] => Add0.IN21
twdlXdin_11_re[5] => Add1.IN8
twdlXdin_11_re[6] => Add0.IN20
twdlXdin_11_re[6] => Add1.IN7
twdlXdin_11_re[7] => Add0.IN19
twdlXdin_11_re[7] => Add1.IN6
twdlXdin_11_re[8] => Add0.IN18
twdlXdin_11_re[8] => Add1.IN5
twdlXdin_11_re[9] => Add0.IN17
twdlXdin_11_re[9] => Add1.IN4
twdlXdin_11_re[10] => Add0.IN16
twdlXdin_11_re[10] => Add1.IN3
twdlXdin_11_re[11] => Add0.IN14
twdlXdin_11_re[11] => Add0.IN15
twdlXdin_11_re[11] => Add1.IN1
twdlXdin_11_re[11] => Add1.IN2
twdlXdin_11_im[0] => Add2.IN26
twdlXdin_11_im[0] => Add3.IN13
twdlXdin_11_im[1] => Add2.IN25
twdlXdin_11_im[1] => Add3.IN12
twdlXdin_11_im[2] => Add2.IN24
twdlXdin_11_im[2] => Add3.IN11
twdlXdin_11_im[3] => Add2.IN23
twdlXdin_11_im[3] => Add3.IN10
twdlXdin_11_im[4] => Add2.IN22
twdlXdin_11_im[4] => Add3.IN9
twdlXdin_11_im[5] => Add2.IN21
twdlXdin_11_im[5] => Add3.IN8
twdlXdin_11_im[6] => Add2.IN20
twdlXdin_11_im[6] => Add3.IN7
twdlXdin_11_im[7] => Add2.IN19
twdlXdin_11_im[7] => Add3.IN6
twdlXdin_11_im[8] => Add2.IN18
twdlXdin_11_im[8] => Add3.IN5
twdlXdin_11_im[9] => Add2.IN17
twdlXdin_11_im[9] => Add3.IN4
twdlXdin_11_im[10] => Add2.IN16
twdlXdin_11_im[10] => Add3.IN3
twdlXdin_11_im[11] => Add2.IN14
twdlXdin_11_im[11] => Add2.IN15
twdlXdin_11_im[11] => Add3.IN1
twdlXdin_11_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_5_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_5_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_7_re[0] => Add0.IN13
twdlXdin_7_re[0] => Add1.IN26
twdlXdin_7_re[1] => Add0.IN12
twdlXdin_7_re[1] => Add1.IN25
twdlXdin_7_re[2] => Add0.IN11
twdlXdin_7_re[2] => Add1.IN24
twdlXdin_7_re[3] => Add0.IN10
twdlXdin_7_re[3] => Add1.IN23
twdlXdin_7_re[4] => Add0.IN9
twdlXdin_7_re[4] => Add1.IN22
twdlXdin_7_re[5] => Add0.IN8
twdlXdin_7_re[5] => Add1.IN21
twdlXdin_7_re[6] => Add0.IN7
twdlXdin_7_re[6] => Add1.IN20
twdlXdin_7_re[7] => Add0.IN6
twdlXdin_7_re[7] => Add1.IN19
twdlXdin_7_re[8] => Add0.IN5
twdlXdin_7_re[8] => Add1.IN18
twdlXdin_7_re[9] => Add0.IN4
twdlXdin_7_re[9] => Add1.IN17
twdlXdin_7_re[10] => Add0.IN3
twdlXdin_7_re[10] => Add1.IN16
twdlXdin_7_re[11] => Add0.IN1
twdlXdin_7_re[11] => Add0.IN2
twdlXdin_7_re[11] => Add1.IN14
twdlXdin_7_re[11] => Add1.IN15
twdlXdin_7_im[0] => Add2.IN13
twdlXdin_7_im[0] => Add3.IN26
twdlXdin_7_im[1] => Add2.IN12
twdlXdin_7_im[1] => Add3.IN25
twdlXdin_7_im[2] => Add2.IN11
twdlXdin_7_im[2] => Add3.IN24
twdlXdin_7_im[3] => Add2.IN10
twdlXdin_7_im[3] => Add3.IN23
twdlXdin_7_im[4] => Add2.IN9
twdlXdin_7_im[4] => Add3.IN22
twdlXdin_7_im[5] => Add2.IN8
twdlXdin_7_im[5] => Add3.IN21
twdlXdin_7_im[6] => Add2.IN7
twdlXdin_7_im[6] => Add3.IN20
twdlXdin_7_im[7] => Add2.IN6
twdlXdin_7_im[7] => Add3.IN19
twdlXdin_7_im[8] => Add2.IN5
twdlXdin_7_im[8] => Add3.IN18
twdlXdin_7_im[9] => Add2.IN4
twdlXdin_7_im[9] => Add3.IN17
twdlXdin_7_im[10] => Add2.IN3
twdlXdin_7_im[10] => Add3.IN16
twdlXdin_7_im[11] => Add2.IN1
twdlXdin_7_im[11] => Add2.IN2
twdlXdin_7_im[11] => Add3.IN14
twdlXdin_7_im[11] => Add3.IN15
twdlXdin_15_re[0] => Add0.IN26
twdlXdin_15_re[0] => Add1.IN13
twdlXdin_15_re[1] => Add0.IN25
twdlXdin_15_re[1] => Add1.IN12
twdlXdin_15_re[2] => Add0.IN24
twdlXdin_15_re[2] => Add1.IN11
twdlXdin_15_re[3] => Add0.IN23
twdlXdin_15_re[3] => Add1.IN10
twdlXdin_15_re[4] => Add0.IN22
twdlXdin_15_re[4] => Add1.IN9
twdlXdin_15_re[5] => Add0.IN21
twdlXdin_15_re[5] => Add1.IN8
twdlXdin_15_re[6] => Add0.IN20
twdlXdin_15_re[6] => Add1.IN7
twdlXdin_15_re[7] => Add0.IN19
twdlXdin_15_re[7] => Add1.IN6
twdlXdin_15_re[8] => Add0.IN18
twdlXdin_15_re[8] => Add1.IN5
twdlXdin_15_re[9] => Add0.IN17
twdlXdin_15_re[9] => Add1.IN4
twdlXdin_15_re[10] => Add0.IN16
twdlXdin_15_re[10] => Add1.IN3
twdlXdin_15_re[11] => Add0.IN14
twdlXdin_15_re[11] => Add0.IN15
twdlXdin_15_re[11] => Add1.IN1
twdlXdin_15_re[11] => Add1.IN2
twdlXdin_15_im[0] => Add2.IN26
twdlXdin_15_im[0] => Add3.IN13
twdlXdin_15_im[1] => Add2.IN25
twdlXdin_15_im[1] => Add3.IN12
twdlXdin_15_im[2] => Add2.IN24
twdlXdin_15_im[2] => Add3.IN11
twdlXdin_15_im[3] => Add2.IN23
twdlXdin_15_im[3] => Add3.IN10
twdlXdin_15_im[4] => Add2.IN22
twdlXdin_15_im[4] => Add3.IN9
twdlXdin_15_im[5] => Add2.IN21
twdlXdin_15_im[5] => Add3.IN8
twdlXdin_15_im[6] => Add2.IN20
twdlXdin_15_im[6] => Add3.IN7
twdlXdin_15_im[7] => Add2.IN19
twdlXdin_15_im[7] => Add3.IN6
twdlXdin_15_im[8] => Add2.IN18
twdlXdin_15_im[8] => Add3.IN5
twdlXdin_15_im[9] => Add2.IN17
twdlXdin_15_im[9] => Add3.IN4
twdlXdin_15_im[10] => Add2.IN16
twdlXdin_15_im[10] => Add3.IN3
twdlXdin_15_im[11] => Add2.IN14
twdlXdin_15_im[11] => Add2.IN15
twdlXdin_15_im[11] => Add3.IN1
twdlXdin_15_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_13_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_13_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_5_re[0] => Add0.IN13
dout_5_re[0] => Add1.IN26
dout_5_re[0] => Add4.IN13
dout_5_re[0] => Add5.IN26
dout_5_re[1] => Add0.IN12
dout_5_re[1] => Add1.IN25
dout_5_re[1] => Add4.IN12
dout_5_re[1] => Add5.IN25
dout_5_re[2] => Add0.IN11
dout_5_re[2] => Add1.IN24
dout_5_re[2] => Add4.IN11
dout_5_re[2] => Add5.IN24
dout_5_re[3] => Add0.IN10
dout_5_re[3] => Add1.IN23
dout_5_re[3] => Add4.IN10
dout_5_re[3] => Add5.IN23
dout_5_re[4] => Add0.IN9
dout_5_re[4] => Add1.IN22
dout_5_re[4] => Add4.IN9
dout_5_re[4] => Add5.IN22
dout_5_re[5] => Add0.IN8
dout_5_re[5] => Add1.IN21
dout_5_re[5] => Add4.IN8
dout_5_re[5] => Add5.IN21
dout_5_re[6] => Add0.IN7
dout_5_re[6] => Add1.IN20
dout_5_re[6] => Add4.IN7
dout_5_re[6] => Add5.IN20
dout_5_re[7] => Add0.IN6
dout_5_re[7] => Add1.IN19
dout_5_re[7] => Add4.IN6
dout_5_re[7] => Add5.IN19
dout_5_re[8] => Add0.IN5
dout_5_re[8] => Add1.IN18
dout_5_re[8] => Add4.IN5
dout_5_re[8] => Add5.IN18
dout_5_re[9] => Add0.IN4
dout_5_re[9] => Add1.IN17
dout_5_re[9] => Add4.IN4
dout_5_re[9] => Add5.IN17
dout_5_re[10] => Add0.IN3
dout_5_re[10] => Add1.IN16
dout_5_re[10] => Add4.IN3
dout_5_re[10] => Add5.IN16
dout_5_re[11] => Add0.IN1
dout_5_re[11] => Add0.IN2
dout_5_re[11] => Add1.IN14
dout_5_re[11] => Add1.IN15
dout_5_re[11] => Add4.IN1
dout_5_re[11] => Add4.IN2
dout_5_re[11] => Add5.IN14
dout_5_re[11] => Add5.IN15
dout_5_im[0] => Add2.IN13
dout_5_im[0] => Add3.IN26
dout_5_im[0] => Add6.IN13
dout_5_im[0] => Add7.IN26
dout_5_im[1] => Add2.IN12
dout_5_im[1] => Add3.IN25
dout_5_im[1] => Add6.IN12
dout_5_im[1] => Add7.IN25
dout_5_im[2] => Add2.IN11
dout_5_im[2] => Add3.IN24
dout_5_im[2] => Add6.IN11
dout_5_im[2] => Add7.IN24
dout_5_im[3] => Add2.IN10
dout_5_im[3] => Add3.IN23
dout_5_im[3] => Add6.IN10
dout_5_im[3] => Add7.IN23
dout_5_im[4] => Add2.IN9
dout_5_im[4] => Add3.IN22
dout_5_im[4] => Add6.IN9
dout_5_im[4] => Add7.IN22
dout_5_im[5] => Add2.IN8
dout_5_im[5] => Add3.IN21
dout_5_im[5] => Add6.IN8
dout_5_im[5] => Add7.IN21
dout_5_im[6] => Add2.IN7
dout_5_im[6] => Add3.IN20
dout_5_im[6] => Add6.IN7
dout_5_im[6] => Add7.IN20
dout_5_im[7] => Add2.IN6
dout_5_im[7] => Add3.IN19
dout_5_im[7] => Add6.IN6
dout_5_im[7] => Add7.IN19
dout_5_im[8] => Add2.IN5
dout_5_im[8] => Add3.IN18
dout_5_im[8] => Add6.IN5
dout_5_im[8] => Add7.IN18
dout_5_im[9] => Add2.IN4
dout_5_im[9] => Add3.IN17
dout_5_im[9] => Add6.IN4
dout_5_im[9] => Add7.IN17
dout_5_im[10] => Add2.IN3
dout_5_im[10] => Add3.IN16
dout_5_im[10] => Add6.IN3
dout_5_im[10] => Add7.IN16
dout_5_im[11] => Add2.IN1
dout_5_im[11] => Add2.IN2
dout_5_im[11] => Add3.IN14
dout_5_im[11] => Add3.IN15
dout_5_im[11] => Add6.IN1
dout_5_im[11] => Add6.IN2
dout_5_im[11] => Add7.IN14
dout_5_im[11] => Add7.IN15
dout_13_re[0] => Add2.IN26
dout_13_re[0] => Add4.IN26
dout_13_re[0] => Add3.IN13
dout_13_re[0] => Add5.IN13
dout_13_re[1] => Add2.IN25
dout_13_re[1] => Add4.IN25
dout_13_re[1] => Add3.IN12
dout_13_re[1] => Add5.IN12
dout_13_re[2] => Add2.IN24
dout_13_re[2] => Add4.IN24
dout_13_re[2] => Add3.IN11
dout_13_re[2] => Add5.IN11
dout_13_re[3] => Add2.IN23
dout_13_re[3] => Add4.IN23
dout_13_re[3] => Add3.IN10
dout_13_re[3] => Add5.IN10
dout_13_re[4] => Add2.IN22
dout_13_re[4] => Add4.IN22
dout_13_re[4] => Add3.IN9
dout_13_re[4] => Add5.IN9
dout_13_re[5] => Add2.IN21
dout_13_re[5] => Add4.IN21
dout_13_re[5] => Add3.IN8
dout_13_re[5] => Add5.IN8
dout_13_re[6] => Add2.IN20
dout_13_re[6] => Add4.IN20
dout_13_re[6] => Add3.IN7
dout_13_re[6] => Add5.IN7
dout_13_re[7] => Add2.IN19
dout_13_re[7] => Add4.IN19
dout_13_re[7] => Add3.IN6
dout_13_re[7] => Add5.IN6
dout_13_re[8] => Add2.IN18
dout_13_re[8] => Add4.IN18
dout_13_re[8] => Add3.IN5
dout_13_re[8] => Add5.IN5
dout_13_re[9] => Add2.IN17
dout_13_re[9] => Add4.IN17
dout_13_re[9] => Add3.IN4
dout_13_re[9] => Add5.IN4
dout_13_re[10] => Add2.IN16
dout_13_re[10] => Add4.IN16
dout_13_re[10] => Add3.IN3
dout_13_re[10] => Add5.IN3
dout_13_re[11] => Add2.IN14
dout_13_re[11] => Add2.IN15
dout_13_re[11] => Add4.IN14
dout_13_re[11] => Add4.IN15
dout_13_re[11] => Add3.IN1
dout_13_re[11] => Add3.IN2
dout_13_re[11] => Add5.IN1
dout_13_re[11] => Add5.IN2
dout_13_im[0] => Add0.IN26
dout_13_im[0] => Add6.IN26
dout_13_im[0] => Add1.IN13
dout_13_im[0] => Add7.IN13
dout_13_im[1] => Add0.IN25
dout_13_im[1] => Add6.IN25
dout_13_im[1] => Add1.IN12
dout_13_im[1] => Add7.IN12
dout_13_im[2] => Add0.IN24
dout_13_im[2] => Add6.IN24
dout_13_im[2] => Add1.IN11
dout_13_im[2] => Add7.IN11
dout_13_im[3] => Add0.IN23
dout_13_im[3] => Add6.IN23
dout_13_im[3] => Add1.IN10
dout_13_im[3] => Add7.IN10
dout_13_im[4] => Add0.IN22
dout_13_im[4] => Add6.IN22
dout_13_im[4] => Add1.IN9
dout_13_im[4] => Add7.IN9
dout_13_im[5] => Add0.IN21
dout_13_im[5] => Add6.IN21
dout_13_im[5] => Add1.IN8
dout_13_im[5] => Add7.IN8
dout_13_im[6] => Add0.IN20
dout_13_im[6] => Add6.IN20
dout_13_im[6] => Add1.IN7
dout_13_im[6] => Add7.IN7
dout_13_im[7] => Add0.IN19
dout_13_im[7] => Add6.IN19
dout_13_im[7] => Add1.IN6
dout_13_im[7] => Add7.IN6
dout_13_im[8] => Add0.IN18
dout_13_im[8] => Add6.IN18
dout_13_im[8] => Add1.IN5
dout_13_im[8] => Add7.IN5
dout_13_im[9] => Add0.IN17
dout_13_im[9] => Add6.IN17
dout_13_im[9] => Add1.IN4
dout_13_im[9] => Add7.IN4
dout_13_im[10] => Add0.IN16
dout_13_im[10] => Add6.IN16
dout_13_im[10] => Add1.IN3
dout_13_im[10] => Add7.IN3
dout_13_im[11] => Add0.IN14
dout_13_im[11] => Add0.IN15
dout_13_im[11] => Add6.IN14
dout_13_im[11] => Add6.IN15
dout_13_im[11] => Add1.IN1
dout_13_im[11] => Add1.IN2
dout_13_im[11] => Add7.IN1
dout_13_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_5_re_1[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_4_re[0] => Add0.IN13
twdlXdin_4_re[0] => Add1.IN26
twdlXdin_4_re[1] => Add0.IN12
twdlXdin_4_re[1] => Add1.IN25
twdlXdin_4_re[2] => Add0.IN11
twdlXdin_4_re[2] => Add1.IN24
twdlXdin_4_re[3] => Add0.IN10
twdlXdin_4_re[3] => Add1.IN23
twdlXdin_4_re[4] => Add0.IN9
twdlXdin_4_re[4] => Add1.IN22
twdlXdin_4_re[5] => Add0.IN8
twdlXdin_4_re[5] => Add1.IN21
twdlXdin_4_re[6] => Add0.IN7
twdlXdin_4_re[6] => Add1.IN20
twdlXdin_4_re[7] => Add0.IN6
twdlXdin_4_re[7] => Add1.IN19
twdlXdin_4_re[8] => Add0.IN5
twdlXdin_4_re[8] => Add1.IN18
twdlXdin_4_re[9] => Add0.IN4
twdlXdin_4_re[9] => Add1.IN17
twdlXdin_4_re[10] => Add0.IN3
twdlXdin_4_re[10] => Add1.IN16
twdlXdin_4_re[11] => Add0.IN1
twdlXdin_4_re[11] => Add0.IN2
twdlXdin_4_re[11] => Add1.IN14
twdlXdin_4_re[11] => Add1.IN15
twdlXdin_4_im[0] => Add2.IN13
twdlXdin_4_im[0] => Add3.IN26
twdlXdin_4_im[1] => Add2.IN12
twdlXdin_4_im[1] => Add3.IN25
twdlXdin_4_im[2] => Add2.IN11
twdlXdin_4_im[2] => Add3.IN24
twdlXdin_4_im[3] => Add2.IN10
twdlXdin_4_im[3] => Add3.IN23
twdlXdin_4_im[4] => Add2.IN9
twdlXdin_4_im[4] => Add3.IN22
twdlXdin_4_im[5] => Add2.IN8
twdlXdin_4_im[5] => Add3.IN21
twdlXdin_4_im[6] => Add2.IN7
twdlXdin_4_im[6] => Add3.IN20
twdlXdin_4_im[7] => Add2.IN6
twdlXdin_4_im[7] => Add3.IN19
twdlXdin_4_im[8] => Add2.IN5
twdlXdin_4_im[8] => Add3.IN18
twdlXdin_4_im[9] => Add2.IN4
twdlXdin_4_im[9] => Add3.IN17
twdlXdin_4_im[10] => Add2.IN3
twdlXdin_4_im[10] => Add3.IN16
twdlXdin_4_im[11] => Add2.IN1
twdlXdin_4_im[11] => Add2.IN2
twdlXdin_4_im[11] => Add3.IN14
twdlXdin_4_im[11] => Add3.IN15
twdlXdin_12_re[0] => Add0.IN26
twdlXdin_12_re[0] => Add1.IN13
twdlXdin_12_re[1] => Add0.IN25
twdlXdin_12_re[1] => Add1.IN12
twdlXdin_12_re[2] => Add0.IN24
twdlXdin_12_re[2] => Add1.IN11
twdlXdin_12_re[3] => Add0.IN23
twdlXdin_12_re[3] => Add1.IN10
twdlXdin_12_re[4] => Add0.IN22
twdlXdin_12_re[4] => Add1.IN9
twdlXdin_12_re[5] => Add0.IN21
twdlXdin_12_re[5] => Add1.IN8
twdlXdin_12_re[6] => Add0.IN20
twdlXdin_12_re[6] => Add1.IN7
twdlXdin_12_re[7] => Add0.IN19
twdlXdin_12_re[7] => Add1.IN6
twdlXdin_12_re[8] => Add0.IN18
twdlXdin_12_re[8] => Add1.IN5
twdlXdin_12_re[9] => Add0.IN17
twdlXdin_12_re[9] => Add1.IN4
twdlXdin_12_re[10] => Add0.IN16
twdlXdin_12_re[10] => Add1.IN3
twdlXdin_12_re[11] => Add0.IN14
twdlXdin_12_re[11] => Add0.IN15
twdlXdin_12_re[11] => Add1.IN1
twdlXdin_12_re[11] => Add1.IN2
twdlXdin_12_im[0] => Add2.IN26
twdlXdin_12_im[0] => Add3.IN13
twdlXdin_12_im[1] => Add2.IN25
twdlXdin_12_im[1] => Add3.IN12
twdlXdin_12_im[2] => Add2.IN24
twdlXdin_12_im[2] => Add3.IN11
twdlXdin_12_im[3] => Add2.IN23
twdlXdin_12_im[3] => Add3.IN10
twdlXdin_12_im[4] => Add2.IN22
twdlXdin_12_im[4] => Add3.IN9
twdlXdin_12_im[5] => Add2.IN21
twdlXdin_12_im[5] => Add3.IN8
twdlXdin_12_im[6] => Add2.IN20
twdlXdin_12_im[6] => Add3.IN7
twdlXdin_12_im[7] => Add2.IN19
twdlXdin_12_im[7] => Add3.IN6
twdlXdin_12_im[8] => Add2.IN18
twdlXdin_12_im[8] => Add3.IN5
twdlXdin_12_im[9] => Add2.IN17
twdlXdin_12_im[9] => Add3.IN4
twdlXdin_12_im[10] => Add2.IN16
twdlXdin_12_im[10] => Add3.IN3
twdlXdin_12_im[11] => Add2.IN14
twdlXdin_12_im[11] => Add2.IN15
twdlXdin_12_im[11] => Add3.IN1
twdlXdin_12_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_7_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_7_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_8_re[0] => Add0.IN13
twdlXdin_8_re[0] => Add1.IN26
twdlXdin_8_re[1] => Add0.IN12
twdlXdin_8_re[1] => Add1.IN25
twdlXdin_8_re[2] => Add0.IN11
twdlXdin_8_re[2] => Add1.IN24
twdlXdin_8_re[3] => Add0.IN10
twdlXdin_8_re[3] => Add1.IN23
twdlXdin_8_re[4] => Add0.IN9
twdlXdin_8_re[4] => Add1.IN22
twdlXdin_8_re[5] => Add0.IN8
twdlXdin_8_re[5] => Add1.IN21
twdlXdin_8_re[6] => Add0.IN7
twdlXdin_8_re[6] => Add1.IN20
twdlXdin_8_re[7] => Add0.IN6
twdlXdin_8_re[7] => Add1.IN19
twdlXdin_8_re[8] => Add0.IN5
twdlXdin_8_re[8] => Add1.IN18
twdlXdin_8_re[9] => Add0.IN4
twdlXdin_8_re[9] => Add1.IN17
twdlXdin_8_re[10] => Add0.IN3
twdlXdin_8_re[10] => Add1.IN16
twdlXdin_8_re[11] => Add0.IN1
twdlXdin_8_re[11] => Add0.IN2
twdlXdin_8_re[11] => Add1.IN14
twdlXdin_8_re[11] => Add1.IN15
twdlXdin_8_im[0] => Add2.IN13
twdlXdin_8_im[0] => Add3.IN26
twdlXdin_8_im[1] => Add2.IN12
twdlXdin_8_im[1] => Add3.IN25
twdlXdin_8_im[2] => Add2.IN11
twdlXdin_8_im[2] => Add3.IN24
twdlXdin_8_im[3] => Add2.IN10
twdlXdin_8_im[3] => Add3.IN23
twdlXdin_8_im[4] => Add2.IN9
twdlXdin_8_im[4] => Add3.IN22
twdlXdin_8_im[5] => Add2.IN8
twdlXdin_8_im[5] => Add3.IN21
twdlXdin_8_im[6] => Add2.IN7
twdlXdin_8_im[6] => Add3.IN20
twdlXdin_8_im[7] => Add2.IN6
twdlXdin_8_im[7] => Add3.IN19
twdlXdin_8_im[8] => Add2.IN5
twdlXdin_8_im[8] => Add3.IN18
twdlXdin_8_im[9] => Add2.IN4
twdlXdin_8_im[9] => Add3.IN17
twdlXdin_8_im[10] => Add2.IN3
twdlXdin_8_im[10] => Add3.IN16
twdlXdin_8_im[11] => Add2.IN1
twdlXdin_8_im[11] => Add2.IN2
twdlXdin_8_im[11] => Add3.IN14
twdlXdin_8_im[11] => Add3.IN15
twdlXdin_16_re[0] => Add0.IN26
twdlXdin_16_re[0] => Add1.IN13
twdlXdin_16_re[1] => Add0.IN25
twdlXdin_16_re[1] => Add1.IN12
twdlXdin_16_re[2] => Add0.IN24
twdlXdin_16_re[2] => Add1.IN11
twdlXdin_16_re[3] => Add0.IN23
twdlXdin_16_re[3] => Add1.IN10
twdlXdin_16_re[4] => Add0.IN22
twdlXdin_16_re[4] => Add1.IN9
twdlXdin_16_re[5] => Add0.IN21
twdlXdin_16_re[5] => Add1.IN8
twdlXdin_16_re[6] => Add0.IN20
twdlXdin_16_re[6] => Add1.IN7
twdlXdin_16_re[7] => Add0.IN19
twdlXdin_16_re[7] => Add1.IN6
twdlXdin_16_re[8] => Add0.IN18
twdlXdin_16_re[8] => Add1.IN5
twdlXdin_16_re[9] => Add0.IN17
twdlXdin_16_re[9] => Add1.IN4
twdlXdin_16_re[10] => Add0.IN16
twdlXdin_16_re[10] => Add1.IN3
twdlXdin_16_re[11] => Add0.IN14
twdlXdin_16_re[11] => Add0.IN15
twdlXdin_16_re[11] => Add1.IN1
twdlXdin_16_re[11] => Add1.IN2
twdlXdin_16_im[0] => Add2.IN26
twdlXdin_16_im[0] => Add3.IN13
twdlXdin_16_im[1] => Add2.IN25
twdlXdin_16_im[1] => Add3.IN12
twdlXdin_16_im[2] => Add2.IN24
twdlXdin_16_im[2] => Add3.IN11
twdlXdin_16_im[3] => Add2.IN23
twdlXdin_16_im[3] => Add3.IN10
twdlXdin_16_im[4] => Add2.IN22
twdlXdin_16_im[4] => Add3.IN9
twdlXdin_16_im[5] => Add2.IN21
twdlXdin_16_im[5] => Add3.IN8
twdlXdin_16_im[6] => Add2.IN20
twdlXdin_16_im[6] => Add3.IN7
twdlXdin_16_im[7] => Add2.IN19
twdlXdin_16_im[7] => Add3.IN6
twdlXdin_16_im[8] => Add2.IN18
twdlXdin_16_im[8] => Add3.IN5
twdlXdin_16_im[9] => Add2.IN17
twdlXdin_16_im[9] => Add3.IN4
twdlXdin_16_im[10] => Add2.IN16
twdlXdin_16_im[10] => Add3.IN3
twdlXdin_16_im[11] => Add2.IN14
twdlXdin_16_im[11] => Add2.IN15
twdlXdin_16_im[11] => Add3.IN1
twdlXdin_16_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_15_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_15_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_7_re[0] => Add0.IN13
dout_7_re[0] => Add1.IN26
dout_7_re[0] => Add4.IN13
dout_7_re[0] => Add5.IN26
dout_7_re[1] => Add0.IN12
dout_7_re[1] => Add1.IN25
dout_7_re[1] => Add4.IN12
dout_7_re[1] => Add5.IN25
dout_7_re[2] => Add0.IN11
dout_7_re[2] => Add1.IN24
dout_7_re[2] => Add4.IN11
dout_7_re[2] => Add5.IN24
dout_7_re[3] => Add0.IN10
dout_7_re[3] => Add1.IN23
dout_7_re[3] => Add4.IN10
dout_7_re[3] => Add5.IN23
dout_7_re[4] => Add0.IN9
dout_7_re[4] => Add1.IN22
dout_7_re[4] => Add4.IN9
dout_7_re[4] => Add5.IN22
dout_7_re[5] => Add0.IN8
dout_7_re[5] => Add1.IN21
dout_7_re[5] => Add4.IN8
dout_7_re[5] => Add5.IN21
dout_7_re[6] => Add0.IN7
dout_7_re[6] => Add1.IN20
dout_7_re[6] => Add4.IN7
dout_7_re[6] => Add5.IN20
dout_7_re[7] => Add0.IN6
dout_7_re[7] => Add1.IN19
dout_7_re[7] => Add4.IN6
dout_7_re[7] => Add5.IN19
dout_7_re[8] => Add0.IN5
dout_7_re[8] => Add1.IN18
dout_7_re[8] => Add4.IN5
dout_7_re[8] => Add5.IN18
dout_7_re[9] => Add0.IN4
dout_7_re[9] => Add1.IN17
dout_7_re[9] => Add4.IN4
dout_7_re[9] => Add5.IN17
dout_7_re[10] => Add0.IN3
dout_7_re[10] => Add1.IN16
dout_7_re[10] => Add4.IN3
dout_7_re[10] => Add5.IN16
dout_7_re[11] => Add0.IN1
dout_7_re[11] => Add0.IN2
dout_7_re[11] => Add1.IN14
dout_7_re[11] => Add1.IN15
dout_7_re[11] => Add4.IN1
dout_7_re[11] => Add4.IN2
dout_7_re[11] => Add5.IN14
dout_7_re[11] => Add5.IN15
dout_7_im[0] => Add2.IN13
dout_7_im[0] => Add3.IN26
dout_7_im[0] => Add6.IN13
dout_7_im[0] => Add7.IN26
dout_7_im[1] => Add2.IN12
dout_7_im[1] => Add3.IN25
dout_7_im[1] => Add6.IN12
dout_7_im[1] => Add7.IN25
dout_7_im[2] => Add2.IN11
dout_7_im[2] => Add3.IN24
dout_7_im[2] => Add6.IN11
dout_7_im[2] => Add7.IN24
dout_7_im[3] => Add2.IN10
dout_7_im[3] => Add3.IN23
dout_7_im[3] => Add6.IN10
dout_7_im[3] => Add7.IN23
dout_7_im[4] => Add2.IN9
dout_7_im[4] => Add3.IN22
dout_7_im[4] => Add6.IN9
dout_7_im[4] => Add7.IN22
dout_7_im[5] => Add2.IN8
dout_7_im[5] => Add3.IN21
dout_7_im[5] => Add6.IN8
dout_7_im[5] => Add7.IN21
dout_7_im[6] => Add2.IN7
dout_7_im[6] => Add3.IN20
dout_7_im[6] => Add6.IN7
dout_7_im[6] => Add7.IN20
dout_7_im[7] => Add2.IN6
dout_7_im[7] => Add3.IN19
dout_7_im[7] => Add6.IN6
dout_7_im[7] => Add7.IN19
dout_7_im[8] => Add2.IN5
dout_7_im[8] => Add3.IN18
dout_7_im[8] => Add6.IN5
dout_7_im[8] => Add7.IN18
dout_7_im[9] => Add2.IN4
dout_7_im[9] => Add3.IN17
dout_7_im[9] => Add6.IN4
dout_7_im[9] => Add7.IN17
dout_7_im[10] => Add2.IN3
dout_7_im[10] => Add3.IN16
dout_7_im[10] => Add6.IN3
dout_7_im[10] => Add7.IN16
dout_7_im[11] => Add2.IN1
dout_7_im[11] => Add2.IN2
dout_7_im[11] => Add3.IN14
dout_7_im[11] => Add3.IN15
dout_7_im[11] => Add6.IN1
dout_7_im[11] => Add6.IN2
dout_7_im[11] => Add7.IN14
dout_7_im[11] => Add7.IN15
dout_15_re[0] => Add2.IN26
dout_15_re[0] => Add4.IN26
dout_15_re[0] => Add3.IN13
dout_15_re[0] => Add5.IN13
dout_15_re[1] => Add2.IN25
dout_15_re[1] => Add4.IN25
dout_15_re[1] => Add3.IN12
dout_15_re[1] => Add5.IN12
dout_15_re[2] => Add2.IN24
dout_15_re[2] => Add4.IN24
dout_15_re[2] => Add3.IN11
dout_15_re[2] => Add5.IN11
dout_15_re[3] => Add2.IN23
dout_15_re[3] => Add4.IN23
dout_15_re[3] => Add3.IN10
dout_15_re[3] => Add5.IN10
dout_15_re[4] => Add2.IN22
dout_15_re[4] => Add4.IN22
dout_15_re[4] => Add3.IN9
dout_15_re[4] => Add5.IN9
dout_15_re[5] => Add2.IN21
dout_15_re[5] => Add4.IN21
dout_15_re[5] => Add3.IN8
dout_15_re[5] => Add5.IN8
dout_15_re[6] => Add2.IN20
dout_15_re[6] => Add4.IN20
dout_15_re[6] => Add3.IN7
dout_15_re[6] => Add5.IN7
dout_15_re[7] => Add2.IN19
dout_15_re[7] => Add4.IN19
dout_15_re[7] => Add3.IN6
dout_15_re[7] => Add5.IN6
dout_15_re[8] => Add2.IN18
dout_15_re[8] => Add4.IN18
dout_15_re[8] => Add3.IN5
dout_15_re[8] => Add5.IN5
dout_15_re[9] => Add2.IN17
dout_15_re[9] => Add4.IN17
dout_15_re[9] => Add3.IN4
dout_15_re[9] => Add5.IN4
dout_15_re[10] => Add2.IN16
dout_15_re[10] => Add4.IN16
dout_15_re[10] => Add3.IN3
dout_15_re[10] => Add5.IN3
dout_15_re[11] => Add2.IN14
dout_15_re[11] => Add2.IN15
dout_15_re[11] => Add4.IN14
dout_15_re[11] => Add4.IN15
dout_15_re[11] => Add3.IN1
dout_15_re[11] => Add3.IN2
dout_15_re[11] => Add5.IN1
dout_15_re[11] => Add5.IN2
dout_15_im[0] => Add0.IN26
dout_15_im[0] => Add6.IN26
dout_15_im[0] => Add1.IN13
dout_15_im[0] => Add7.IN13
dout_15_im[1] => Add0.IN25
dout_15_im[1] => Add6.IN25
dout_15_im[1] => Add1.IN12
dout_15_im[1] => Add7.IN12
dout_15_im[2] => Add0.IN24
dout_15_im[2] => Add6.IN24
dout_15_im[2] => Add1.IN11
dout_15_im[2] => Add7.IN11
dout_15_im[3] => Add0.IN23
dout_15_im[3] => Add6.IN23
dout_15_im[3] => Add1.IN10
dout_15_im[3] => Add7.IN10
dout_15_im[4] => Add0.IN22
dout_15_im[4] => Add6.IN22
dout_15_im[4] => Add1.IN9
dout_15_im[4] => Add7.IN9
dout_15_im[5] => Add0.IN21
dout_15_im[5] => Add6.IN21
dout_15_im[5] => Add1.IN8
dout_15_im[5] => Add7.IN8
dout_15_im[6] => Add0.IN20
dout_15_im[6] => Add6.IN20
dout_15_im[6] => Add1.IN7
dout_15_im[6] => Add7.IN7
dout_15_im[7] => Add0.IN19
dout_15_im[7] => Add6.IN19
dout_15_im[7] => Add1.IN6
dout_15_im[7] => Add7.IN6
dout_15_im[8] => Add0.IN18
dout_15_im[8] => Add6.IN18
dout_15_im[8] => Add1.IN5
dout_15_im[8] => Add7.IN5
dout_15_im[9] => Add0.IN17
dout_15_im[9] => Add6.IN17
dout_15_im[9] => Add1.IN4
dout_15_im[9] => Add7.IN4
dout_15_im[10] => Add0.IN16
dout_15_im[10] => Add6.IN16
dout_15_im[10] => Add1.IN3
dout_15_im[10] => Add7.IN3
dout_15_im[11] => Add0.IN14
dout_15_im[11] => Add0.IN15
dout_15_im[11] => Add6.IN14
dout_15_im[11] => Add6.IN15
dout_15_im[11] => Add1.IN1
dout_15_im[11] => Add1.IN2
dout_15_im[11] => Add7.IN1
dout_15_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_7_re_1[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re_1[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re_1[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re_1[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re_1[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re_1[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re_1[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re_1[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re_1[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re_1[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re_1[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re_1[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im_1[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_3:u_twdlROM_3_3
clk => twdl_3_3_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_3_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].ACLR
reset => Radix22TwdlMapping_phase[1].ACLR
reset => Radix22TwdlMapping_cnt[0].ACLR
reset => Radix22TwdlMapping_cnt[1].PRESET
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_3_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_3_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_3_vld <= twdl_3_3_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_4:u_twdlROM_3_4
clk => twdl_3_4_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_4_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].ACLR
reset => Radix22TwdlMapping_phase[1].ACLR
reset => Radix22TwdlMapping_cnt[0].PRESET
reset => Radix22TwdlMapping_cnt[1].PRESET
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_4_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_4_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_4_vld <= twdl_3_4_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3
clk => di2_vld_dly3.CLK
clk => di2_vld_dly2.CLK
clk => di2_vld_dly1.CLK
clk => din2_im_dly3[0].CLK
clk => din2_im_dly3[1].CLK
clk => din2_im_dly3[2].CLK
clk => din2_im_dly3[3].CLK
clk => din2_im_dly3[4].CLK
clk => din2_im_dly3[5].CLK
clk => din2_im_dly3[6].CLK
clk => din2_im_dly3[7].CLK
clk => din2_im_dly3[8].CLK
clk => din2_im_dly3[9].CLK
clk => din2_im_dly3[10].CLK
clk => din2_im_dly3[11].CLK
clk => din2_re_dly3[0].CLK
clk => din2_re_dly3[1].CLK
clk => din2_re_dly3[2].CLK
clk => din2_re_dly3[3].CLK
clk => din2_re_dly3[4].CLK
clk => din2_re_dly3[5].CLK
clk => din2_re_dly3[6].CLK
clk => din2_re_dly3[7].CLK
clk => din2_re_dly3[8].CLK
clk => din2_re_dly3[9].CLK
clk => din2_re_dly3[10].CLK
clk => din2_re_dly3[11].CLK
clk => din2_im_dly2[0].CLK
clk => din2_im_dly2[1].CLK
clk => din2_im_dly2[2].CLK
clk => din2_im_dly2[3].CLK
clk => din2_im_dly2[4].CLK
clk => din2_im_dly2[5].CLK
clk => din2_im_dly2[6].CLK
clk => din2_im_dly2[7].CLK
clk => din2_im_dly2[8].CLK
clk => din2_im_dly2[9].CLK
clk => din2_im_dly2[10].CLK
clk => din2_im_dly2[11].CLK
clk => din2_im_dly1[0].CLK
clk => din2_im_dly1[1].CLK
clk => din2_im_dly1[2].CLK
clk => din2_im_dly1[3].CLK
clk => din2_im_dly1[4].CLK
clk => din2_im_dly1[5].CLK
clk => din2_im_dly1[6].CLK
clk => din2_im_dly1[7].CLK
clk => din2_im_dly1[8].CLK
clk => din2_im_dly1[9].CLK
clk => din2_im_dly1[10].CLK
clk => din2_im_dly1[11].CLK
clk => din2_re_dly2[0].CLK
clk => din2_re_dly2[1].CLK
clk => din2_re_dly2[2].CLK
clk => din2_re_dly2[3].CLK
clk => din2_re_dly2[4].CLK
clk => din2_re_dly2[5].CLK
clk => din2_re_dly2[6].CLK
clk => din2_re_dly2[7].CLK
clk => din2_re_dly2[8].CLK
clk => din2_re_dly2[9].CLK
clk => din2_re_dly2[10].CLK
clk => din2_re_dly2[11].CLK
clk => din2_re_dly1[0].CLK
clk => din2_re_dly1[1].CLK
clk => din2_re_dly1[2].CLK
clk => din2_re_dly1[3].CLK
clk => din2_re_dly1[4].CLK
clk => din2_re_dly1[5].CLK
clk => din2_re_dly1[6].CLK
clk => din2_re_dly1[7].CLK
clk => din2_re_dly1[8].CLK
clk => din2_re_dly1[9].CLK
clk => din2_re_dly1[10].CLK
clk => din2_re_dly1[11].CLK
clk => din1_vld_dly3.CLK
clk => din1_vld_dly2.CLK
clk => din1_vld_dly1.CLK
clk => din1_im_dly3[0].CLK
clk => din1_im_dly3[1].CLK
clk => din1_im_dly3[2].CLK
clk => din1_im_dly3[3].CLK
clk => din1_im_dly3[4].CLK
clk => din1_im_dly3[5].CLK
clk => din1_im_dly3[6].CLK
clk => din1_im_dly3[7].CLK
clk => din1_im_dly3[8].CLK
clk => din1_im_dly3[9].CLK
clk => din1_im_dly3[10].CLK
clk => din1_im_dly3[11].CLK
clk => din1_re_dly3[0].CLK
clk => din1_re_dly3[1].CLK
clk => din1_re_dly3[2].CLK
clk => din1_re_dly3[3].CLK
clk => din1_re_dly3[4].CLK
clk => din1_re_dly3[5].CLK
clk => din1_re_dly3[6].CLK
clk => din1_re_dly3[7].CLK
clk => din1_re_dly3[8].CLK
clk => din1_re_dly3[9].CLK
clk => din1_re_dly3[10].CLK
clk => din1_re_dly3[11].CLK
clk => din1_im_dly2[0].CLK
clk => din1_im_dly2[1].CLK
clk => din1_im_dly2[2].CLK
clk => din1_im_dly2[3].CLK
clk => din1_im_dly2[4].CLK
clk => din1_im_dly2[5].CLK
clk => din1_im_dly2[6].CLK
clk => din1_im_dly2[7].CLK
clk => din1_im_dly2[8].CLK
clk => din1_im_dly2[9].CLK
clk => din1_im_dly2[10].CLK
clk => din1_im_dly2[11].CLK
clk => din1_im_dly1[0].CLK
clk => din1_im_dly1[1].CLK
clk => din1_im_dly1[2].CLK
clk => din1_im_dly1[3].CLK
clk => din1_im_dly1[4].CLK
clk => din1_im_dly1[5].CLK
clk => din1_im_dly1[6].CLK
clk => din1_im_dly1[7].CLK
clk => din1_im_dly1[8].CLK
clk => din1_im_dly1[9].CLK
clk => din1_im_dly1[10].CLK
clk => din1_im_dly1[11].CLK
clk => din1_re_dly2[0].CLK
clk => din1_re_dly2[1].CLK
clk => din1_re_dly2[2].CLK
clk => din1_re_dly2[3].CLK
clk => din1_re_dly2[4].CLK
clk => din1_re_dly2[5].CLK
clk => din1_re_dly2[6].CLK
clk => din1_re_dly2[7].CLK
clk => din1_re_dly2[8].CLK
clk => din1_re_dly2[9].CLK
clk => din1_re_dly2[10].CLK
clk => din1_re_dly2[11].CLK
clk => din1_re_dly1[0].CLK
clk => din1_re_dly1[1].CLK
clk => din1_re_dly1[2].CLK
clk => din1_re_dly1[3].CLK
clk => din1_re_dly1[4].CLK
clk => din1_re_dly1[5].CLK
clk => din1_re_dly1[6].CLK
clk => din1_re_dly1[7].CLK
clk => din1_re_dly1[8].CLK
clk => din1_re_dly1[9].CLK
clk => din1_re_dly1[10].CLK
clk => din1_re_dly1[11].CLK
clk => complex4multiply_block:u_MUL4_1.clk
clk => complex4multiply_block1:u_MUL4_2.clk
reset => di2_vld_dly3.ACLR
reset => di2_vld_dly2.ACLR
reset => di2_vld_dly1.ACLR
reset => din2_im_dly3[0].ACLR
reset => din2_im_dly3[1].ACLR
reset => din2_im_dly3[2].ACLR
reset => din2_im_dly3[3].ACLR
reset => din2_im_dly3[4].ACLR
reset => din2_im_dly3[5].ACLR
reset => din2_im_dly3[6].ACLR
reset => din2_im_dly3[7].ACLR
reset => din2_im_dly3[8].ACLR
reset => din2_im_dly3[9].ACLR
reset => din2_im_dly3[10].ACLR
reset => din2_im_dly3[11].ACLR
reset => din2_re_dly3[0].ACLR
reset => din2_re_dly3[1].ACLR
reset => din2_re_dly3[2].ACLR
reset => din2_re_dly3[3].ACLR
reset => din2_re_dly3[4].ACLR
reset => din2_re_dly3[5].ACLR
reset => din2_re_dly3[6].ACLR
reset => din2_re_dly3[7].ACLR
reset => din2_re_dly3[8].ACLR
reset => din2_re_dly3[9].ACLR
reset => din2_re_dly3[10].ACLR
reset => din2_re_dly3[11].ACLR
reset => din2_im_dly2[0].ACLR
reset => din2_im_dly2[1].ACLR
reset => din2_im_dly2[2].ACLR
reset => din2_im_dly2[3].ACLR
reset => din2_im_dly2[4].ACLR
reset => din2_im_dly2[5].ACLR
reset => din2_im_dly2[6].ACLR
reset => din2_im_dly2[7].ACLR
reset => din2_im_dly2[8].ACLR
reset => din2_im_dly2[9].ACLR
reset => din2_im_dly2[10].ACLR
reset => din2_im_dly2[11].ACLR
reset => din2_im_dly1[0].ACLR
reset => din2_im_dly1[1].ACLR
reset => din2_im_dly1[2].ACLR
reset => din2_im_dly1[3].ACLR
reset => din2_im_dly1[4].ACLR
reset => din2_im_dly1[5].ACLR
reset => din2_im_dly1[6].ACLR
reset => din2_im_dly1[7].ACLR
reset => din2_im_dly1[8].ACLR
reset => din2_im_dly1[9].ACLR
reset => din2_im_dly1[10].ACLR
reset => din2_im_dly1[11].ACLR
reset => din2_re_dly2[0].ACLR
reset => din2_re_dly2[1].ACLR
reset => din2_re_dly2[2].ACLR
reset => din2_re_dly2[3].ACLR
reset => din2_re_dly2[4].ACLR
reset => din2_re_dly2[5].ACLR
reset => din2_re_dly2[6].ACLR
reset => din2_re_dly2[7].ACLR
reset => din2_re_dly2[8].ACLR
reset => din2_re_dly2[9].ACLR
reset => din2_re_dly2[10].ACLR
reset => din2_re_dly2[11].ACLR
reset => din2_re_dly1[0].ACLR
reset => din2_re_dly1[1].ACLR
reset => din2_re_dly1[2].ACLR
reset => din2_re_dly1[3].ACLR
reset => din2_re_dly1[4].ACLR
reset => din2_re_dly1[5].ACLR
reset => din2_re_dly1[6].ACLR
reset => din2_re_dly1[7].ACLR
reset => din2_re_dly1[8].ACLR
reset => din2_re_dly1[9].ACLR
reset => din2_re_dly1[10].ACLR
reset => din2_re_dly1[11].ACLR
reset => din1_vld_dly3.ACLR
reset => din1_vld_dly2.ACLR
reset => din1_vld_dly1.ACLR
reset => din1_im_dly3[0].ACLR
reset => din1_im_dly3[1].ACLR
reset => din1_im_dly3[2].ACLR
reset => din1_im_dly3[3].ACLR
reset => din1_im_dly3[4].ACLR
reset => din1_im_dly3[5].ACLR
reset => din1_im_dly3[6].ACLR
reset => din1_im_dly3[7].ACLR
reset => din1_im_dly3[8].ACLR
reset => din1_im_dly3[9].ACLR
reset => din1_im_dly3[10].ACLR
reset => din1_im_dly3[11].ACLR
reset => din1_re_dly3[0].ACLR
reset => din1_re_dly3[1].ACLR
reset => din1_re_dly3[2].ACLR
reset => din1_re_dly3[3].ACLR
reset => din1_re_dly3[4].ACLR
reset => din1_re_dly3[5].ACLR
reset => din1_re_dly3[6].ACLR
reset => din1_re_dly3[7].ACLR
reset => din1_re_dly3[8].ACLR
reset => din1_re_dly3[9].ACLR
reset => din1_re_dly3[10].ACLR
reset => din1_re_dly3[11].ACLR
reset => din1_im_dly2[0].ACLR
reset => din1_im_dly2[1].ACLR
reset => din1_im_dly2[2].ACLR
reset => din1_im_dly2[3].ACLR
reset => din1_im_dly2[4].ACLR
reset => din1_im_dly2[5].ACLR
reset => din1_im_dly2[6].ACLR
reset => din1_im_dly2[7].ACLR
reset => din1_im_dly2[8].ACLR
reset => din1_im_dly2[9].ACLR
reset => din1_im_dly2[10].ACLR
reset => din1_im_dly2[11].ACLR
reset => din1_im_dly1[0].ACLR
reset => din1_im_dly1[1].ACLR
reset => din1_im_dly1[2].ACLR
reset => din1_im_dly1[3].ACLR
reset => din1_im_dly1[4].ACLR
reset => din1_im_dly1[5].ACLR
reset => din1_im_dly1[6].ACLR
reset => din1_im_dly1[7].ACLR
reset => din1_im_dly1[8].ACLR
reset => din1_im_dly1[9].ACLR
reset => din1_im_dly1[10].ACLR
reset => din1_im_dly1[11].ACLR
reset => din1_re_dly2[0].ACLR
reset => din1_re_dly2[1].ACLR
reset => din1_re_dly2[2].ACLR
reset => din1_re_dly2[3].ACLR
reset => din1_re_dly2[4].ACLR
reset => din1_re_dly2[5].ACLR
reset => din1_re_dly2[6].ACLR
reset => din1_re_dly2[7].ACLR
reset => din1_re_dly2[8].ACLR
reset => din1_re_dly2[9].ACLR
reset => din1_re_dly2[10].ACLR
reset => din1_re_dly2[11].ACLR
reset => din1_re_dly1[0].ACLR
reset => din1_re_dly1[1].ACLR
reset => din1_re_dly1[2].ACLR
reset => din1_re_dly1[3].ACLR
reset => din1_re_dly1[4].ACLR
reset => din1_re_dly1[5].ACLR
reset => din1_re_dly1[6].ACLR
reset => din1_re_dly1[7].ACLR
reset => din1_re_dly1[8].ACLR
reset => din1_re_dly1[9].ACLR
reset => din1_re_dly1[10].ACLR
reset => din1_re_dly1[11].ACLR
reset => complex4multiply_block:u_MUL4_1.reset
reset => complex4multiply_block1:u_MUL4_2.reset
enb_1_16_0 => complex4multiply_block:u_MUL4_1.enb_1_16_0
enb_1_16_0 => complex4multiply_block1:u_MUL4_2.enb_1_16_0
enb_1_16_0 => di2_vld_dly3.ENA
enb_1_16_0 => din1_re_dly1[11].ENA
enb_1_16_0 => din1_re_dly1[10].ENA
enb_1_16_0 => din1_re_dly1[9].ENA
enb_1_16_0 => din1_re_dly1[8].ENA
enb_1_16_0 => din1_re_dly1[7].ENA
enb_1_16_0 => din1_re_dly1[6].ENA
enb_1_16_0 => din1_re_dly1[5].ENA
enb_1_16_0 => din1_re_dly1[4].ENA
enb_1_16_0 => din1_re_dly1[3].ENA
enb_1_16_0 => din1_re_dly1[2].ENA
enb_1_16_0 => din1_re_dly1[1].ENA
enb_1_16_0 => din1_re_dly1[0].ENA
enb_1_16_0 => din1_re_dly2[11].ENA
enb_1_16_0 => din1_re_dly2[10].ENA
enb_1_16_0 => din1_re_dly2[9].ENA
enb_1_16_0 => din1_re_dly2[8].ENA
enb_1_16_0 => din1_re_dly2[7].ENA
enb_1_16_0 => din1_re_dly2[6].ENA
enb_1_16_0 => din1_re_dly2[5].ENA
enb_1_16_0 => din1_re_dly2[4].ENA
enb_1_16_0 => din1_re_dly2[3].ENA
enb_1_16_0 => din1_re_dly2[2].ENA
enb_1_16_0 => din1_re_dly2[1].ENA
enb_1_16_0 => din1_re_dly2[0].ENA
enb_1_16_0 => din1_im_dly1[11].ENA
enb_1_16_0 => din1_im_dly1[10].ENA
enb_1_16_0 => din1_im_dly1[9].ENA
enb_1_16_0 => din1_im_dly1[8].ENA
enb_1_16_0 => din1_im_dly1[7].ENA
enb_1_16_0 => din1_im_dly1[6].ENA
enb_1_16_0 => din1_im_dly1[5].ENA
enb_1_16_0 => din1_im_dly1[4].ENA
enb_1_16_0 => din1_im_dly1[3].ENA
enb_1_16_0 => din1_im_dly1[2].ENA
enb_1_16_0 => din1_im_dly1[1].ENA
enb_1_16_0 => din1_im_dly1[0].ENA
enb_1_16_0 => din1_im_dly2[11].ENA
enb_1_16_0 => din1_im_dly2[10].ENA
enb_1_16_0 => din1_im_dly2[9].ENA
enb_1_16_0 => din1_im_dly2[8].ENA
enb_1_16_0 => din1_im_dly2[7].ENA
enb_1_16_0 => din1_im_dly2[6].ENA
enb_1_16_0 => din1_im_dly2[5].ENA
enb_1_16_0 => din1_im_dly2[4].ENA
enb_1_16_0 => din1_im_dly2[3].ENA
enb_1_16_0 => din1_im_dly2[2].ENA
enb_1_16_0 => din1_im_dly2[1].ENA
enb_1_16_0 => din1_im_dly2[0].ENA
enb_1_16_0 => din1_re_dly3[11].ENA
enb_1_16_0 => din1_re_dly3[10].ENA
enb_1_16_0 => din1_re_dly3[9].ENA
enb_1_16_0 => din1_re_dly3[8].ENA
enb_1_16_0 => din1_re_dly3[7].ENA
enb_1_16_0 => din1_re_dly3[6].ENA
enb_1_16_0 => din1_re_dly3[5].ENA
enb_1_16_0 => din1_re_dly3[4].ENA
enb_1_16_0 => din1_re_dly3[3].ENA
enb_1_16_0 => din1_re_dly3[2].ENA
enb_1_16_0 => din1_re_dly3[1].ENA
enb_1_16_0 => din1_re_dly3[0].ENA
enb_1_16_0 => din1_im_dly3[11].ENA
enb_1_16_0 => din1_im_dly3[10].ENA
enb_1_16_0 => din1_im_dly3[9].ENA
enb_1_16_0 => din1_im_dly3[8].ENA
enb_1_16_0 => din1_im_dly3[7].ENA
enb_1_16_0 => din1_im_dly3[6].ENA
enb_1_16_0 => din1_im_dly3[5].ENA
enb_1_16_0 => din1_im_dly3[4].ENA
enb_1_16_0 => din1_im_dly3[3].ENA
enb_1_16_0 => din1_im_dly3[2].ENA
enb_1_16_0 => din1_im_dly3[1].ENA
enb_1_16_0 => din1_im_dly3[0].ENA
enb_1_16_0 => din1_vld_dly1.ENA
enb_1_16_0 => din1_vld_dly2.ENA
enb_1_16_0 => din1_vld_dly3.ENA
enb_1_16_0 => din2_re_dly1[11].ENA
enb_1_16_0 => din2_re_dly1[10].ENA
enb_1_16_0 => din2_re_dly1[9].ENA
enb_1_16_0 => din2_re_dly1[8].ENA
enb_1_16_0 => din2_re_dly1[7].ENA
enb_1_16_0 => din2_re_dly1[6].ENA
enb_1_16_0 => din2_re_dly1[5].ENA
enb_1_16_0 => din2_re_dly1[4].ENA
enb_1_16_0 => din2_re_dly1[3].ENA
enb_1_16_0 => din2_re_dly1[2].ENA
enb_1_16_0 => din2_re_dly1[1].ENA
enb_1_16_0 => din2_re_dly1[0].ENA
enb_1_16_0 => din2_re_dly2[11].ENA
enb_1_16_0 => din2_re_dly2[10].ENA
enb_1_16_0 => din2_re_dly2[9].ENA
enb_1_16_0 => din2_re_dly2[8].ENA
enb_1_16_0 => din2_re_dly2[7].ENA
enb_1_16_0 => din2_re_dly2[6].ENA
enb_1_16_0 => din2_re_dly2[5].ENA
enb_1_16_0 => din2_re_dly2[4].ENA
enb_1_16_0 => din2_re_dly2[3].ENA
enb_1_16_0 => din2_re_dly2[2].ENA
enb_1_16_0 => din2_re_dly2[1].ENA
enb_1_16_0 => din2_re_dly2[0].ENA
enb_1_16_0 => din2_im_dly1[11].ENA
enb_1_16_0 => din2_im_dly1[10].ENA
enb_1_16_0 => din2_im_dly1[9].ENA
enb_1_16_0 => din2_im_dly1[8].ENA
enb_1_16_0 => din2_im_dly1[7].ENA
enb_1_16_0 => din2_im_dly1[6].ENA
enb_1_16_0 => din2_im_dly1[5].ENA
enb_1_16_0 => din2_im_dly1[4].ENA
enb_1_16_0 => din2_im_dly1[3].ENA
enb_1_16_0 => din2_im_dly1[2].ENA
enb_1_16_0 => din2_im_dly1[1].ENA
enb_1_16_0 => din2_im_dly1[0].ENA
enb_1_16_0 => din2_im_dly2[11].ENA
enb_1_16_0 => din2_im_dly2[10].ENA
enb_1_16_0 => din2_im_dly2[9].ENA
enb_1_16_0 => din2_im_dly2[8].ENA
enb_1_16_0 => din2_im_dly2[7].ENA
enb_1_16_0 => din2_im_dly2[6].ENA
enb_1_16_0 => din2_im_dly2[5].ENA
enb_1_16_0 => din2_im_dly2[4].ENA
enb_1_16_0 => din2_im_dly2[3].ENA
enb_1_16_0 => din2_im_dly2[2].ENA
enb_1_16_0 => din2_im_dly2[1].ENA
enb_1_16_0 => din2_im_dly2[0].ENA
enb_1_16_0 => din2_re_dly3[11].ENA
enb_1_16_0 => din2_re_dly3[10].ENA
enb_1_16_0 => din2_re_dly3[9].ENA
enb_1_16_0 => din2_re_dly3[8].ENA
enb_1_16_0 => din2_re_dly3[7].ENA
enb_1_16_0 => din2_re_dly3[6].ENA
enb_1_16_0 => din2_re_dly3[5].ENA
enb_1_16_0 => din2_re_dly3[4].ENA
enb_1_16_0 => din2_re_dly3[3].ENA
enb_1_16_0 => din2_re_dly3[2].ENA
enb_1_16_0 => din2_re_dly3[1].ENA
enb_1_16_0 => din2_re_dly3[0].ENA
enb_1_16_0 => din2_im_dly3[11].ENA
enb_1_16_0 => din2_im_dly3[10].ENA
enb_1_16_0 => din2_im_dly3[9].ENA
enb_1_16_0 => din2_im_dly3[8].ENA
enb_1_16_0 => din2_im_dly3[7].ENA
enb_1_16_0 => din2_im_dly3[6].ENA
enb_1_16_0 => din2_im_dly3[5].ENA
enb_1_16_0 => din2_im_dly3[4].ENA
enb_1_16_0 => din2_im_dly3[3].ENA
enb_1_16_0 => din2_im_dly3[2].ENA
enb_1_16_0 => din2_im_dly3[1].ENA
enb_1_16_0 => din2_im_dly3[0].ENA
enb_1_16_0 => di2_vld_dly1.ENA
enb_1_16_0 => di2_vld_dly2.ENA
dout_5_re[0] => din1_re_dly1[0].DATAIN
dout_5_re[1] => din1_re_dly1[1].DATAIN
dout_5_re[2] => din1_re_dly1[2].DATAIN
dout_5_re[3] => din1_re_dly1[3].DATAIN
dout_5_re[4] => din1_re_dly1[4].DATAIN
dout_5_re[5] => din1_re_dly1[5].DATAIN
dout_5_re[6] => din1_re_dly1[6].DATAIN
dout_5_re[7] => din1_re_dly1[7].DATAIN
dout_5_re[8] => din1_re_dly1[8].DATAIN
dout_5_re[9] => din1_re_dly1[9].DATAIN
dout_5_re[10] => din1_re_dly1[10].DATAIN
dout_5_re[11] => din1_re_dly1[11].DATAIN
dout_5_im[0] => din1_im_dly1[0].DATAIN
dout_5_im[1] => din1_im_dly1[1].DATAIN
dout_5_im[2] => din1_im_dly1[2].DATAIN
dout_5_im[3] => din1_im_dly1[3].DATAIN
dout_5_im[4] => din1_im_dly1[4].DATAIN
dout_5_im[5] => din1_im_dly1[5].DATAIN
dout_5_im[6] => din1_im_dly1[6].DATAIN
dout_5_im[7] => din1_im_dly1[7].DATAIN
dout_5_im[8] => din1_im_dly1[8].DATAIN
dout_5_im[9] => din1_im_dly1[9].DATAIN
dout_5_im[10] => din1_im_dly1[10].DATAIN
dout_5_im[11] => din1_im_dly1[11].DATAIN
dout_7_re[0] => din2_re_dly1[0].DATAIN
dout_7_re[1] => din2_re_dly1[1].DATAIN
dout_7_re[2] => din2_re_dly1[2].DATAIN
dout_7_re[3] => din2_re_dly1[3].DATAIN
dout_7_re[4] => din2_re_dly1[4].DATAIN
dout_7_re[5] => din2_re_dly1[5].DATAIN
dout_7_re[6] => din2_re_dly1[6].DATAIN
dout_7_re[7] => din2_re_dly1[7].DATAIN
dout_7_re[8] => din2_re_dly1[8].DATAIN
dout_7_re[9] => din2_re_dly1[9].DATAIN
dout_7_re[10] => din2_re_dly1[10].DATAIN
dout_7_re[11] => din2_re_dly1[11].DATAIN
dout_7_im[0] => din2_im_dly1[0].DATAIN
dout_7_im[1] => din2_im_dly1[1].DATAIN
dout_7_im[2] => din2_im_dly1[2].DATAIN
dout_7_im[3] => din2_im_dly1[3].DATAIN
dout_7_im[4] => din2_im_dly1[4].DATAIN
dout_7_im[5] => din2_im_dly1[5].DATAIN
dout_7_im[6] => din2_im_dly1[6].DATAIN
dout_7_im[7] => din2_im_dly1[7].DATAIN
dout_7_im[8] => din2_im_dly1[8].DATAIN
dout_7_im[9] => din2_im_dly1[9].DATAIN
dout_7_im[10] => din2_im_dly1[10].DATAIN
dout_7_im[11] => din2_im_dly1[11].DATAIN
dout_2_vld => din1_vld_dly1.DATAIN
dout_2_vld => di2_vld_dly1.DATAIN
twdl_3_3_re[0] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[0]
twdl_3_3_re[1] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[1]
twdl_3_3_re[2] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[2]
twdl_3_3_re[3] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[3]
twdl_3_3_re[4] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[4]
twdl_3_3_re[5] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[5]
twdl_3_3_re[6] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[6]
twdl_3_3_re[7] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[7]
twdl_3_3_re[8] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[8]
twdl_3_3_re[9] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[9]
twdl_3_3_re[10] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[10]
twdl_3_3_re[11] => complex4multiply_block:u_MUL4_1.twdl_3_3_re[11]
twdl_3_3_im[0] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[0]
twdl_3_3_im[1] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[1]
twdl_3_3_im[2] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[2]
twdl_3_3_im[3] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[3]
twdl_3_3_im[4] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[4]
twdl_3_3_im[5] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[5]
twdl_3_3_im[6] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[6]
twdl_3_3_im[7] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[7]
twdl_3_3_im[8] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[8]
twdl_3_3_im[9] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[9]
twdl_3_3_im[10] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[10]
twdl_3_3_im[11] => complex4multiply_block:u_MUL4_1.twdl_3_3_im[11]
twdl_3_4_re[0] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[0]
twdl_3_4_re[1] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[1]
twdl_3_4_re[2] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[2]
twdl_3_4_re[3] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[3]
twdl_3_4_re[4] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[4]
twdl_3_4_re[5] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[5]
twdl_3_4_re[6] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[6]
twdl_3_4_re[7] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[7]
twdl_3_4_re[8] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[8]
twdl_3_4_re[9] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[9]
twdl_3_4_re[10] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[10]
twdl_3_4_re[11] => complex4multiply_block1:u_MUL4_2.twdl_3_4_re[11]
twdl_3_4_im[0] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[0]
twdl_3_4_im[1] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[1]
twdl_3_4_im[2] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[2]
twdl_3_4_im[3] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[3]
twdl_3_4_im[4] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[4]
twdl_3_4_im[5] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[5]
twdl_3_4_im[6] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[6]
twdl_3_4_im[7] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[7]
twdl_3_4_im[8] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[8]
twdl_3_4_im[9] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[9]
twdl_3_4_im[10] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[10]
twdl_3_4_im[11] => complex4multiply_block1:u_MUL4_2.twdl_3_4_im[11]
twdl_3_4_vld => ~NO_FANOUT~
softReset => complex4multiply_block:u_MUL4_1.softReset
softReset => complex4multiply_block1:u_MUL4_2.softReset
twdlXdin_3_re[0] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[0]
twdlXdin_3_re[1] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[1]
twdlXdin_3_re[2] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[2]
twdlXdin_3_re[3] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[3]
twdlXdin_3_re[4] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[4]
twdlXdin_3_re[5] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[5]
twdlXdin_3_re[6] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[6]
twdlXdin_3_re[7] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[7]
twdlXdin_3_re[8] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[8]
twdlXdin_3_re[9] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[9]
twdlXdin_3_re[10] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[10]
twdlXdin_3_re[11] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_re[11]
twdlXdin_3_im[0] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[0]
twdlXdin_3_im[1] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[1]
twdlXdin_3_im[2] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[2]
twdlXdin_3_im[3] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[3]
twdlXdin_3_im[4] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[4]
twdlXdin_3_im[5] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[5]
twdlXdin_3_im[6] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[6]
twdlXdin_3_im[7] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[7]
twdlXdin_3_im[8] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[8]
twdlXdin_3_im[9] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[9]
twdlXdin_3_im[10] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[10]
twdlXdin_3_im[11] <= complex4multiply_block:u_MUL4_1.twdlXdin_3_im[11]
twdlXdin_4_re[0] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[0]
twdlXdin_4_re[1] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[1]
twdlXdin_4_re[2] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[2]
twdlXdin_4_re[3] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[3]
twdlXdin_4_re[4] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[4]
twdlXdin_4_re[5] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[5]
twdlXdin_4_re[6] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[6]
twdlXdin_4_re[7] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[7]
twdlXdin_4_re[8] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[8]
twdlXdin_4_re[9] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[9]
twdlXdin_4_re[10] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[10]
twdlXdin_4_re[11] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_re[11]
twdlXdin_4_im[0] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[0]
twdlXdin_4_im[1] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[1]
twdlXdin_4_im[2] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[2]
twdlXdin_4_im[3] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[3]
twdlXdin_4_im[4] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[4]
twdlXdin_4_im[5] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[5]
twdlXdin_4_im[6] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[6]
twdlXdin_4_im[7] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[7]
twdlXdin_4_im[8] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[8]
twdlXdin_4_im[9] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[9]
twdlXdin_4_im[10] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[10]
twdlXdin_4_im[11] <= complex4multiply_block1:u_MUL4_2.twdlXdin_4_im[11]
twdlXdin_3_vld <= complex4multiply_block1:u_MUL4_2.twdlXdin2_vld


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex4Multiply_block:u_MUL4_1
clk => twdlXdin1_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin1_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin1_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din1_re_dly3[0] => din_re_reg[0].DATAIN
din1_re_dly3[1] => din_re_reg[1].DATAIN
din1_re_dly3[2] => din_re_reg[2].DATAIN
din1_re_dly3[3] => din_re_reg[3].DATAIN
din1_re_dly3[4] => din_re_reg[4].DATAIN
din1_re_dly3[5] => din_re_reg[5].DATAIN
din1_re_dly3[6] => din_re_reg[6].DATAIN
din1_re_dly3[7] => din_re_reg[7].DATAIN
din1_re_dly3[8] => din_re_reg[8].DATAIN
din1_re_dly3[9] => din_re_reg[9].DATAIN
din1_re_dly3[10] => din_re_reg[10].DATAIN
din1_re_dly3[11] => din_re_reg[11].DATAIN
din1_im_dly3[0] => din_im_reg[0].DATAIN
din1_im_dly3[1] => din_im_reg[1].DATAIN
din1_im_dly3[2] => din_im_reg[2].DATAIN
din1_im_dly3[3] => din_im_reg[3].DATAIN
din1_im_dly3[4] => din_im_reg[4].DATAIN
din1_im_dly3[5] => din_im_reg[5].DATAIN
din1_im_dly3[6] => din_im_reg[6].DATAIN
din1_im_dly3[7] => din_im_reg[7].DATAIN
din1_im_dly3[8] => din_im_reg[8].DATAIN
din1_im_dly3[9] => din_im_reg[9].DATAIN
din1_im_dly3[10] => din_im_reg[10].DATAIN
din1_im_dly3[11] => din_im_reg[11].DATAIN
din1_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_3_re[0] => twdl_re_reg[0].DATAIN
twdl_3_3_re[1] => twdl_re_reg[1].DATAIN
twdl_3_3_re[2] => twdl_re_reg[2].DATAIN
twdl_3_3_re[3] => twdl_re_reg[3].DATAIN
twdl_3_3_re[4] => twdl_re_reg[4].DATAIN
twdl_3_3_re[5] => twdl_re_reg[5].DATAIN
twdl_3_3_re[6] => twdl_re_reg[6].DATAIN
twdl_3_3_re[7] => twdl_re_reg[7].DATAIN
twdl_3_3_re[8] => twdl_re_reg[8].DATAIN
twdl_3_3_re[9] => twdl_re_reg[9].DATAIN
twdl_3_3_re[10] => twdl_re_reg[10].DATAIN
twdl_3_3_re[11] => twdl_re_reg[11].DATAIN
twdl_3_3_im[0] => twdl_im_reg[0].DATAIN
twdl_3_3_im[1] => twdl_im_reg[1].DATAIN
twdl_3_3_im[2] => twdl_im_reg[2].DATAIN
twdl_3_3_im[3] => twdl_im_reg[3].DATAIN
twdl_3_3_im[4] => twdl_im_reg[4].DATAIN
twdl_3_3_im[5] => twdl_im_reg[5].DATAIN
twdl_3_3_im[6] => twdl_im_reg[6].DATAIN
twdl_3_3_im[7] => twdl_im_reg[7].DATAIN
twdl_3_3_im[8] => twdl_im_reg[8].DATAIN
twdl_3_3_im[9] => twdl_im_reg[9].DATAIN
twdl_3_3_im[10] => twdl_im_reg[10].DATAIN
twdl_3_3_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_3_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_3_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin1_vld <= twdlXdin1_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex4Multiply_block1:u_MUL4_2
clk => twdlXdin2_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin2_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin2_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din2_re_dly3[0] => din_re_reg[0].DATAIN
din2_re_dly3[1] => din_re_reg[1].DATAIN
din2_re_dly3[2] => din_re_reg[2].DATAIN
din2_re_dly3[3] => din_re_reg[3].DATAIN
din2_re_dly3[4] => din_re_reg[4].DATAIN
din2_re_dly3[5] => din_re_reg[5].DATAIN
din2_re_dly3[6] => din_re_reg[6].DATAIN
din2_re_dly3[7] => din_re_reg[7].DATAIN
din2_re_dly3[8] => din_re_reg[8].DATAIN
din2_re_dly3[9] => din_re_reg[9].DATAIN
din2_re_dly3[10] => din_re_reg[10].DATAIN
din2_re_dly3[11] => din_re_reg[11].DATAIN
din2_im_dly3[0] => din_im_reg[0].DATAIN
din2_im_dly3[1] => din_im_reg[1].DATAIN
din2_im_dly3[2] => din_im_reg[2].DATAIN
din2_im_dly3[3] => din_im_reg[3].DATAIN
din2_im_dly3[4] => din_im_reg[4].DATAIN
din2_im_dly3[5] => din_im_reg[5].DATAIN
din2_im_dly3[6] => din_im_reg[6].DATAIN
din2_im_dly3[7] => din_im_reg[7].DATAIN
din2_im_dly3[8] => din_im_reg[8].DATAIN
din2_im_dly3[9] => din_im_reg[9].DATAIN
din2_im_dly3[10] => din_im_reg[10].DATAIN
din2_im_dly3[11] => din_im_reg[11].DATAIN
di2_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_4_re[0] => twdl_re_reg[0].DATAIN
twdl_3_4_re[1] => twdl_re_reg[1].DATAIN
twdl_3_4_re[2] => twdl_re_reg[2].DATAIN
twdl_3_4_re[3] => twdl_re_reg[3].DATAIN
twdl_3_4_re[4] => twdl_re_reg[4].DATAIN
twdl_3_4_re[5] => twdl_re_reg[5].DATAIN
twdl_3_4_re[6] => twdl_re_reg[6].DATAIN
twdl_3_4_re[7] => twdl_re_reg[7].DATAIN
twdl_3_4_re[8] => twdl_re_reg[8].DATAIN
twdl_3_4_re[9] => twdl_re_reg[9].DATAIN
twdl_3_4_re[10] => twdl_re_reg[10].DATAIN
twdl_3_4_re[11] => twdl_re_reg[11].DATAIN
twdl_3_4_im[0] => twdl_im_reg[0].DATAIN
twdl_3_4_im[1] => twdl_im_reg[1].DATAIN
twdl_3_4_im[2] => twdl_im_reg[2].DATAIN
twdl_3_4_im[3] => twdl_im_reg[3].DATAIN
twdl_3_4_im[4] => twdl_im_reg[4].DATAIN
twdl_3_4_im[5] => twdl_im_reg[5].DATAIN
twdl_3_4_im[6] => twdl_im_reg[6].DATAIN
twdl_3_4_im[7] => twdl_im_reg[7].DATAIN
twdl_3_4_im[8] => twdl_im_reg[8].DATAIN
twdl_3_4_im[9] => twdl_im_reg[9].DATAIN
twdl_3_4_im[10] => twdl_im_reg[10].DATAIN
twdl_3_4_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_4_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_4_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin2_vld <= twdlXdin2_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3:u_SDNF1_3_1
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_1_re[0] => Add0.IN13
twdlXdin_1_re[0] => Add1.IN26
twdlXdin_1_re[1] => Add0.IN12
twdlXdin_1_re[1] => Add1.IN25
twdlXdin_1_re[2] => Add0.IN11
twdlXdin_1_re[2] => Add1.IN24
twdlXdin_1_re[3] => Add0.IN10
twdlXdin_1_re[3] => Add1.IN23
twdlXdin_1_re[4] => Add0.IN9
twdlXdin_1_re[4] => Add1.IN22
twdlXdin_1_re[5] => Add0.IN8
twdlXdin_1_re[5] => Add1.IN21
twdlXdin_1_re[6] => Add0.IN7
twdlXdin_1_re[6] => Add1.IN20
twdlXdin_1_re[7] => Add0.IN6
twdlXdin_1_re[7] => Add1.IN19
twdlXdin_1_re[8] => Add0.IN5
twdlXdin_1_re[8] => Add1.IN18
twdlXdin_1_re[9] => Add0.IN4
twdlXdin_1_re[9] => Add1.IN17
twdlXdin_1_re[10] => Add0.IN3
twdlXdin_1_re[10] => Add1.IN16
twdlXdin_1_re[11] => Add0.IN1
twdlXdin_1_re[11] => Add0.IN2
twdlXdin_1_re[11] => Add1.IN14
twdlXdin_1_re[11] => Add1.IN15
twdlXdin_1_im[0] => Add2.IN13
twdlXdin_1_im[0] => Add3.IN26
twdlXdin_1_im[1] => Add2.IN12
twdlXdin_1_im[1] => Add3.IN25
twdlXdin_1_im[2] => Add2.IN11
twdlXdin_1_im[2] => Add3.IN24
twdlXdin_1_im[3] => Add2.IN10
twdlXdin_1_im[3] => Add3.IN23
twdlXdin_1_im[4] => Add2.IN9
twdlXdin_1_im[4] => Add3.IN22
twdlXdin_1_im[5] => Add2.IN8
twdlXdin_1_im[5] => Add3.IN21
twdlXdin_1_im[6] => Add2.IN7
twdlXdin_1_im[6] => Add3.IN20
twdlXdin_1_im[7] => Add2.IN6
twdlXdin_1_im[7] => Add3.IN19
twdlXdin_1_im[8] => Add2.IN5
twdlXdin_1_im[8] => Add3.IN18
twdlXdin_1_im[9] => Add2.IN4
twdlXdin_1_im[9] => Add3.IN17
twdlXdin_1_im[10] => Add2.IN3
twdlXdin_1_im[10] => Add3.IN16
twdlXdin_1_im[11] => Add2.IN1
twdlXdin_1_im[11] => Add2.IN2
twdlXdin_1_im[11] => Add3.IN14
twdlXdin_1_im[11] => Add3.IN15
twdlXdin_3_re[0] => Add0.IN26
twdlXdin_3_re[0] => Add1.IN13
twdlXdin_3_re[1] => Add0.IN25
twdlXdin_3_re[1] => Add1.IN12
twdlXdin_3_re[2] => Add0.IN24
twdlXdin_3_re[2] => Add1.IN11
twdlXdin_3_re[3] => Add0.IN23
twdlXdin_3_re[3] => Add1.IN10
twdlXdin_3_re[4] => Add0.IN22
twdlXdin_3_re[4] => Add1.IN9
twdlXdin_3_re[5] => Add0.IN21
twdlXdin_3_re[5] => Add1.IN8
twdlXdin_3_re[6] => Add0.IN20
twdlXdin_3_re[6] => Add1.IN7
twdlXdin_3_re[7] => Add0.IN19
twdlXdin_3_re[7] => Add1.IN6
twdlXdin_3_re[8] => Add0.IN18
twdlXdin_3_re[8] => Add1.IN5
twdlXdin_3_re[9] => Add0.IN17
twdlXdin_3_re[9] => Add1.IN4
twdlXdin_3_re[10] => Add0.IN16
twdlXdin_3_re[10] => Add1.IN3
twdlXdin_3_re[11] => Add0.IN14
twdlXdin_3_re[11] => Add0.IN15
twdlXdin_3_re[11] => Add1.IN1
twdlXdin_3_re[11] => Add1.IN2
twdlXdin_3_im[0] => Add2.IN26
twdlXdin_3_im[0] => Add3.IN13
twdlXdin_3_im[1] => Add2.IN25
twdlXdin_3_im[1] => Add3.IN12
twdlXdin_3_im[2] => Add2.IN24
twdlXdin_3_im[2] => Add3.IN11
twdlXdin_3_im[3] => Add2.IN23
twdlXdin_3_im[3] => Add3.IN10
twdlXdin_3_im[4] => Add2.IN22
twdlXdin_3_im[4] => Add3.IN9
twdlXdin_3_im[5] => Add2.IN21
twdlXdin_3_im[5] => Add3.IN8
twdlXdin_3_im[6] => Add2.IN20
twdlXdin_3_im[6] => Add3.IN7
twdlXdin_3_im[7] => Add2.IN19
twdlXdin_3_im[7] => Add3.IN6
twdlXdin_3_im[8] => Add2.IN18
twdlXdin_3_im[8] => Add3.IN5
twdlXdin_3_im[9] => Add2.IN17
twdlXdin_3_im[9] => Add3.IN4
twdlXdin_3_im[10] => Add2.IN16
twdlXdin_3_im[10] => Add3.IN3
twdlXdin_3_im[11] => Add2.IN14
twdlXdin_3_im[11] => Add2.IN15
twdlXdin_3_im[11] => Add3.IN1
twdlXdin_3_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_1_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_1_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_2_re[0] => Add0.IN13
twdlXdin_2_re[0] => Add1.IN26
twdlXdin_2_re[1] => Add0.IN12
twdlXdin_2_re[1] => Add1.IN25
twdlXdin_2_re[2] => Add0.IN11
twdlXdin_2_re[2] => Add1.IN24
twdlXdin_2_re[3] => Add0.IN10
twdlXdin_2_re[3] => Add1.IN23
twdlXdin_2_re[4] => Add0.IN9
twdlXdin_2_re[4] => Add1.IN22
twdlXdin_2_re[5] => Add0.IN8
twdlXdin_2_re[5] => Add1.IN21
twdlXdin_2_re[6] => Add0.IN7
twdlXdin_2_re[6] => Add1.IN20
twdlXdin_2_re[7] => Add0.IN6
twdlXdin_2_re[7] => Add1.IN19
twdlXdin_2_re[8] => Add0.IN5
twdlXdin_2_re[8] => Add1.IN18
twdlXdin_2_re[9] => Add0.IN4
twdlXdin_2_re[9] => Add1.IN17
twdlXdin_2_re[10] => Add0.IN3
twdlXdin_2_re[10] => Add1.IN16
twdlXdin_2_re[11] => Add0.IN1
twdlXdin_2_re[11] => Add0.IN2
twdlXdin_2_re[11] => Add1.IN14
twdlXdin_2_re[11] => Add1.IN15
twdlXdin_2_im[0] => Add2.IN13
twdlXdin_2_im[0] => Add3.IN26
twdlXdin_2_im[1] => Add2.IN12
twdlXdin_2_im[1] => Add3.IN25
twdlXdin_2_im[2] => Add2.IN11
twdlXdin_2_im[2] => Add3.IN24
twdlXdin_2_im[3] => Add2.IN10
twdlXdin_2_im[3] => Add3.IN23
twdlXdin_2_im[4] => Add2.IN9
twdlXdin_2_im[4] => Add3.IN22
twdlXdin_2_im[5] => Add2.IN8
twdlXdin_2_im[5] => Add3.IN21
twdlXdin_2_im[6] => Add2.IN7
twdlXdin_2_im[6] => Add3.IN20
twdlXdin_2_im[7] => Add2.IN6
twdlXdin_2_im[7] => Add3.IN19
twdlXdin_2_im[8] => Add2.IN5
twdlXdin_2_im[8] => Add3.IN18
twdlXdin_2_im[9] => Add2.IN4
twdlXdin_2_im[9] => Add3.IN17
twdlXdin_2_im[10] => Add2.IN3
twdlXdin_2_im[10] => Add3.IN16
twdlXdin_2_im[11] => Add2.IN1
twdlXdin_2_im[11] => Add2.IN2
twdlXdin_2_im[11] => Add3.IN14
twdlXdin_2_im[11] => Add3.IN15
twdlXdin_4_re[0] => Add0.IN26
twdlXdin_4_re[0] => Add1.IN13
twdlXdin_4_re[1] => Add0.IN25
twdlXdin_4_re[1] => Add1.IN12
twdlXdin_4_re[2] => Add0.IN24
twdlXdin_4_re[2] => Add1.IN11
twdlXdin_4_re[3] => Add0.IN23
twdlXdin_4_re[3] => Add1.IN10
twdlXdin_4_re[4] => Add0.IN22
twdlXdin_4_re[4] => Add1.IN9
twdlXdin_4_re[5] => Add0.IN21
twdlXdin_4_re[5] => Add1.IN8
twdlXdin_4_re[6] => Add0.IN20
twdlXdin_4_re[6] => Add1.IN7
twdlXdin_4_re[7] => Add0.IN19
twdlXdin_4_re[7] => Add1.IN6
twdlXdin_4_re[8] => Add0.IN18
twdlXdin_4_re[8] => Add1.IN5
twdlXdin_4_re[9] => Add0.IN17
twdlXdin_4_re[9] => Add1.IN4
twdlXdin_4_re[10] => Add0.IN16
twdlXdin_4_re[10] => Add1.IN3
twdlXdin_4_re[11] => Add0.IN14
twdlXdin_4_re[11] => Add0.IN15
twdlXdin_4_re[11] => Add1.IN1
twdlXdin_4_re[11] => Add1.IN2
twdlXdin_4_im[0] => Add2.IN26
twdlXdin_4_im[0] => Add3.IN13
twdlXdin_4_im[1] => Add2.IN25
twdlXdin_4_im[1] => Add3.IN12
twdlXdin_4_im[2] => Add2.IN24
twdlXdin_4_im[2] => Add3.IN11
twdlXdin_4_im[3] => Add2.IN23
twdlXdin_4_im[3] => Add3.IN10
twdlXdin_4_im[4] => Add2.IN22
twdlXdin_4_im[4] => Add3.IN9
twdlXdin_4_im[5] => Add2.IN21
twdlXdin_4_im[5] => Add3.IN8
twdlXdin_4_im[6] => Add2.IN20
twdlXdin_4_im[6] => Add3.IN7
twdlXdin_4_im[7] => Add2.IN19
twdlXdin_4_im[7] => Add3.IN6
twdlXdin_4_im[8] => Add2.IN18
twdlXdin_4_im[8] => Add3.IN5
twdlXdin_4_im[9] => Add2.IN17
twdlXdin_4_im[9] => Add3.IN4
twdlXdin_4_im[10] => Add2.IN16
twdlXdin_4_im[10] => Add3.IN3
twdlXdin_4_im[11] => Add2.IN14
twdlXdin_4_im[11] => Add2.IN15
twdlXdin_4_im[11] => Add3.IN1
twdlXdin_4_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_3_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_3_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4:u_SDNF2_4_1
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_1 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_1_re[0] => Add0.IN13
dout_1_re[0] => Add1.IN26
dout_1_re[0] => Add4.IN13
dout_1_re[0] => Add5.IN26
dout_1_re[1] => Add0.IN12
dout_1_re[1] => Add1.IN25
dout_1_re[1] => Add4.IN12
dout_1_re[1] => Add5.IN25
dout_1_re[2] => Add0.IN11
dout_1_re[2] => Add1.IN24
dout_1_re[2] => Add4.IN11
dout_1_re[2] => Add5.IN24
dout_1_re[3] => Add0.IN10
dout_1_re[3] => Add1.IN23
dout_1_re[3] => Add4.IN10
dout_1_re[3] => Add5.IN23
dout_1_re[4] => Add0.IN9
dout_1_re[4] => Add1.IN22
dout_1_re[4] => Add4.IN9
dout_1_re[4] => Add5.IN22
dout_1_re[5] => Add0.IN8
dout_1_re[5] => Add1.IN21
dout_1_re[5] => Add4.IN8
dout_1_re[5] => Add5.IN21
dout_1_re[6] => Add0.IN7
dout_1_re[6] => Add1.IN20
dout_1_re[6] => Add4.IN7
dout_1_re[6] => Add5.IN20
dout_1_re[7] => Add0.IN6
dout_1_re[7] => Add1.IN19
dout_1_re[7] => Add4.IN6
dout_1_re[7] => Add5.IN19
dout_1_re[8] => Add0.IN5
dout_1_re[8] => Add1.IN18
dout_1_re[8] => Add4.IN5
dout_1_re[8] => Add5.IN18
dout_1_re[9] => Add0.IN4
dout_1_re[9] => Add1.IN17
dout_1_re[9] => Add4.IN4
dout_1_re[9] => Add5.IN17
dout_1_re[10] => Add0.IN3
dout_1_re[10] => Add1.IN16
dout_1_re[10] => Add4.IN3
dout_1_re[10] => Add5.IN16
dout_1_re[11] => Add0.IN1
dout_1_re[11] => Add0.IN2
dout_1_re[11] => Add1.IN14
dout_1_re[11] => Add1.IN15
dout_1_re[11] => Add4.IN1
dout_1_re[11] => Add4.IN2
dout_1_re[11] => Add5.IN14
dout_1_re[11] => Add5.IN15
dout_1_im[0] => Add2.IN13
dout_1_im[0] => Add3.IN26
dout_1_im[0] => Add6.IN13
dout_1_im[0] => Add7.IN26
dout_1_im[1] => Add2.IN12
dout_1_im[1] => Add3.IN25
dout_1_im[1] => Add6.IN12
dout_1_im[1] => Add7.IN25
dout_1_im[2] => Add2.IN11
dout_1_im[2] => Add3.IN24
dout_1_im[2] => Add6.IN11
dout_1_im[2] => Add7.IN24
dout_1_im[3] => Add2.IN10
dout_1_im[3] => Add3.IN23
dout_1_im[3] => Add6.IN10
dout_1_im[3] => Add7.IN23
dout_1_im[4] => Add2.IN9
dout_1_im[4] => Add3.IN22
dout_1_im[4] => Add6.IN9
dout_1_im[4] => Add7.IN22
dout_1_im[5] => Add2.IN8
dout_1_im[5] => Add3.IN21
dout_1_im[5] => Add6.IN8
dout_1_im[5] => Add7.IN21
dout_1_im[6] => Add2.IN7
dout_1_im[6] => Add3.IN20
dout_1_im[6] => Add6.IN7
dout_1_im[6] => Add7.IN20
dout_1_im[7] => Add2.IN6
dout_1_im[7] => Add3.IN19
dout_1_im[7] => Add6.IN6
dout_1_im[7] => Add7.IN19
dout_1_im[8] => Add2.IN5
dout_1_im[8] => Add3.IN18
dout_1_im[8] => Add6.IN5
dout_1_im[8] => Add7.IN18
dout_1_im[9] => Add2.IN4
dout_1_im[9] => Add3.IN17
dout_1_im[9] => Add6.IN4
dout_1_im[9] => Add7.IN17
dout_1_im[10] => Add2.IN3
dout_1_im[10] => Add3.IN16
dout_1_im[10] => Add6.IN3
dout_1_im[10] => Add7.IN16
dout_1_im[11] => Add2.IN1
dout_1_im[11] => Add2.IN2
dout_1_im[11] => Add3.IN14
dout_1_im[11] => Add3.IN15
dout_1_im[11] => Add6.IN1
dout_1_im[11] => Add6.IN2
dout_1_im[11] => Add7.IN14
dout_1_im[11] => Add7.IN15
dout_3_re[0] => Add2.IN26
dout_3_re[0] => Add4.IN26
dout_3_re[0] => Add3.IN13
dout_3_re[0] => Add5.IN13
dout_3_re[1] => Add2.IN25
dout_3_re[1] => Add4.IN25
dout_3_re[1] => Add3.IN12
dout_3_re[1] => Add5.IN12
dout_3_re[2] => Add2.IN24
dout_3_re[2] => Add4.IN24
dout_3_re[2] => Add3.IN11
dout_3_re[2] => Add5.IN11
dout_3_re[3] => Add2.IN23
dout_3_re[3] => Add4.IN23
dout_3_re[3] => Add3.IN10
dout_3_re[3] => Add5.IN10
dout_3_re[4] => Add2.IN22
dout_3_re[4] => Add4.IN22
dout_3_re[4] => Add3.IN9
dout_3_re[4] => Add5.IN9
dout_3_re[5] => Add2.IN21
dout_3_re[5] => Add4.IN21
dout_3_re[5] => Add3.IN8
dout_3_re[5] => Add5.IN8
dout_3_re[6] => Add2.IN20
dout_3_re[6] => Add4.IN20
dout_3_re[6] => Add3.IN7
dout_3_re[6] => Add5.IN7
dout_3_re[7] => Add2.IN19
dout_3_re[7] => Add4.IN19
dout_3_re[7] => Add3.IN6
dout_3_re[7] => Add5.IN6
dout_3_re[8] => Add2.IN18
dout_3_re[8] => Add4.IN18
dout_3_re[8] => Add3.IN5
dout_3_re[8] => Add5.IN5
dout_3_re[9] => Add2.IN17
dout_3_re[9] => Add4.IN17
dout_3_re[9] => Add3.IN4
dout_3_re[9] => Add5.IN4
dout_3_re[10] => Add2.IN16
dout_3_re[10] => Add4.IN16
dout_3_re[10] => Add3.IN3
dout_3_re[10] => Add5.IN3
dout_3_re[11] => Add2.IN14
dout_3_re[11] => Add2.IN15
dout_3_re[11] => Add4.IN14
dout_3_re[11] => Add4.IN15
dout_3_re[11] => Add3.IN1
dout_3_re[11] => Add3.IN2
dout_3_re[11] => Add5.IN1
dout_3_re[11] => Add5.IN2
dout_3_im[0] => Add0.IN26
dout_3_im[0] => Add6.IN26
dout_3_im[0] => Add1.IN13
dout_3_im[0] => Add7.IN13
dout_3_im[1] => Add0.IN25
dout_3_im[1] => Add6.IN25
dout_3_im[1] => Add1.IN12
dout_3_im[1] => Add7.IN12
dout_3_im[2] => Add0.IN24
dout_3_im[2] => Add6.IN24
dout_3_im[2] => Add1.IN11
dout_3_im[2] => Add7.IN11
dout_3_im[3] => Add0.IN23
dout_3_im[3] => Add6.IN23
dout_3_im[3] => Add1.IN10
dout_3_im[3] => Add7.IN10
dout_3_im[4] => Add0.IN22
dout_3_im[4] => Add6.IN22
dout_3_im[4] => Add1.IN9
dout_3_im[4] => Add7.IN9
dout_3_im[5] => Add0.IN21
dout_3_im[5] => Add6.IN21
dout_3_im[5] => Add1.IN8
dout_3_im[5] => Add7.IN8
dout_3_im[6] => Add0.IN20
dout_3_im[6] => Add6.IN20
dout_3_im[6] => Add1.IN7
dout_3_im[6] => Add7.IN7
dout_3_im[7] => Add0.IN19
dout_3_im[7] => Add6.IN19
dout_3_im[7] => Add1.IN6
dout_3_im[7] => Add7.IN6
dout_3_im[8] => Add0.IN18
dout_3_im[8] => Add6.IN18
dout_3_im[8] => Add1.IN5
dout_3_im[8] => Add7.IN5
dout_3_im[9] => Add0.IN17
dout_3_im[9] => Add6.IN17
dout_3_im[9] => Add1.IN4
dout_3_im[9] => Add7.IN4
dout_3_im[10] => Add0.IN16
dout_3_im[10] => Add6.IN16
dout_3_im[10] => Add1.IN3
dout_3_im[10] => Add7.IN3
dout_3_im[11] => Add0.IN14
dout_3_im[11] => Add0.IN15
dout_3_im[11] => Add6.IN14
dout_3_im[11] => Add6.IN15
dout_3_im[11] => Add1.IN1
dout_3_im[11] => Add1.IN2
dout_3_im[11] => Add7.IN1
dout_3_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_1_re_1[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_1_re_1[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_1_im_1[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_2_re[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_2_im[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_2_re[0] => Add0.IN13
dout_2_re[0] => Add1.IN26
dout_2_re[0] => Add4.IN13
dout_2_re[0] => Add5.IN26
dout_2_re[1] => Add0.IN12
dout_2_re[1] => Add1.IN25
dout_2_re[1] => Add4.IN12
dout_2_re[1] => Add5.IN25
dout_2_re[2] => Add0.IN11
dout_2_re[2] => Add1.IN24
dout_2_re[2] => Add4.IN11
dout_2_re[2] => Add5.IN24
dout_2_re[3] => Add0.IN10
dout_2_re[3] => Add1.IN23
dout_2_re[3] => Add4.IN10
dout_2_re[3] => Add5.IN23
dout_2_re[4] => Add0.IN9
dout_2_re[4] => Add1.IN22
dout_2_re[4] => Add4.IN9
dout_2_re[4] => Add5.IN22
dout_2_re[5] => Add0.IN8
dout_2_re[5] => Add1.IN21
dout_2_re[5] => Add4.IN8
dout_2_re[5] => Add5.IN21
dout_2_re[6] => Add0.IN7
dout_2_re[6] => Add1.IN20
dout_2_re[6] => Add4.IN7
dout_2_re[6] => Add5.IN20
dout_2_re[7] => Add0.IN6
dout_2_re[7] => Add1.IN19
dout_2_re[7] => Add4.IN6
dout_2_re[7] => Add5.IN19
dout_2_re[8] => Add0.IN5
dout_2_re[8] => Add1.IN18
dout_2_re[8] => Add4.IN5
dout_2_re[8] => Add5.IN18
dout_2_re[9] => Add0.IN4
dout_2_re[9] => Add1.IN17
dout_2_re[9] => Add4.IN4
dout_2_re[9] => Add5.IN17
dout_2_re[10] => Add0.IN3
dout_2_re[10] => Add1.IN16
dout_2_re[10] => Add4.IN3
dout_2_re[10] => Add5.IN16
dout_2_re[11] => Add0.IN1
dout_2_re[11] => Add0.IN2
dout_2_re[11] => Add1.IN14
dout_2_re[11] => Add1.IN15
dout_2_re[11] => Add4.IN1
dout_2_re[11] => Add4.IN2
dout_2_re[11] => Add5.IN14
dout_2_re[11] => Add5.IN15
dout_2_im[0] => Add2.IN13
dout_2_im[0] => Add3.IN26
dout_2_im[0] => Add6.IN13
dout_2_im[0] => Add7.IN26
dout_2_im[1] => Add2.IN12
dout_2_im[1] => Add3.IN25
dout_2_im[1] => Add6.IN12
dout_2_im[1] => Add7.IN25
dout_2_im[2] => Add2.IN11
dout_2_im[2] => Add3.IN24
dout_2_im[2] => Add6.IN11
dout_2_im[2] => Add7.IN24
dout_2_im[3] => Add2.IN10
dout_2_im[3] => Add3.IN23
dout_2_im[3] => Add6.IN10
dout_2_im[3] => Add7.IN23
dout_2_im[4] => Add2.IN9
dout_2_im[4] => Add3.IN22
dout_2_im[4] => Add6.IN9
dout_2_im[4] => Add7.IN22
dout_2_im[5] => Add2.IN8
dout_2_im[5] => Add3.IN21
dout_2_im[5] => Add6.IN8
dout_2_im[5] => Add7.IN21
dout_2_im[6] => Add2.IN7
dout_2_im[6] => Add3.IN20
dout_2_im[6] => Add6.IN7
dout_2_im[6] => Add7.IN20
dout_2_im[7] => Add2.IN6
dout_2_im[7] => Add3.IN19
dout_2_im[7] => Add6.IN6
dout_2_im[7] => Add7.IN19
dout_2_im[8] => Add2.IN5
dout_2_im[8] => Add3.IN18
dout_2_im[8] => Add6.IN5
dout_2_im[8] => Add7.IN18
dout_2_im[9] => Add2.IN4
dout_2_im[9] => Add3.IN17
dout_2_im[9] => Add6.IN4
dout_2_im[9] => Add7.IN17
dout_2_im[10] => Add2.IN3
dout_2_im[10] => Add3.IN16
dout_2_im[10] => Add6.IN3
dout_2_im[10] => Add7.IN16
dout_2_im[11] => Add2.IN1
dout_2_im[11] => Add2.IN2
dout_2_im[11] => Add3.IN14
dout_2_im[11] => Add3.IN15
dout_2_im[11] => Add6.IN1
dout_2_im[11] => Add6.IN2
dout_2_im[11] => Add7.IN14
dout_2_im[11] => Add7.IN15
dout_10_re[0] => Add2.IN26
dout_10_re[0] => Add4.IN26
dout_10_re[0] => Add3.IN13
dout_10_re[0] => Add5.IN13
dout_10_re[1] => Add2.IN25
dout_10_re[1] => Add4.IN25
dout_10_re[1] => Add3.IN12
dout_10_re[1] => Add5.IN12
dout_10_re[2] => Add2.IN24
dout_10_re[2] => Add4.IN24
dout_10_re[2] => Add3.IN11
dout_10_re[2] => Add5.IN11
dout_10_re[3] => Add2.IN23
dout_10_re[3] => Add4.IN23
dout_10_re[3] => Add3.IN10
dout_10_re[3] => Add5.IN10
dout_10_re[4] => Add2.IN22
dout_10_re[4] => Add4.IN22
dout_10_re[4] => Add3.IN9
dout_10_re[4] => Add5.IN9
dout_10_re[5] => Add2.IN21
dout_10_re[5] => Add4.IN21
dout_10_re[5] => Add3.IN8
dout_10_re[5] => Add5.IN8
dout_10_re[6] => Add2.IN20
dout_10_re[6] => Add4.IN20
dout_10_re[6] => Add3.IN7
dout_10_re[6] => Add5.IN7
dout_10_re[7] => Add2.IN19
dout_10_re[7] => Add4.IN19
dout_10_re[7] => Add3.IN6
dout_10_re[7] => Add5.IN6
dout_10_re[8] => Add2.IN18
dout_10_re[8] => Add4.IN18
dout_10_re[8] => Add3.IN5
dout_10_re[8] => Add5.IN5
dout_10_re[9] => Add2.IN17
dout_10_re[9] => Add4.IN17
dout_10_re[9] => Add3.IN4
dout_10_re[9] => Add5.IN4
dout_10_re[10] => Add2.IN16
dout_10_re[10] => Add4.IN16
dout_10_re[10] => Add3.IN3
dout_10_re[10] => Add5.IN3
dout_10_re[11] => Add2.IN14
dout_10_re[11] => Add2.IN15
dout_10_re[11] => Add4.IN14
dout_10_re[11] => Add4.IN15
dout_10_re[11] => Add3.IN1
dout_10_re[11] => Add3.IN2
dout_10_re[11] => Add5.IN1
dout_10_re[11] => Add5.IN2
dout_10_im[0] => Add0.IN26
dout_10_im[0] => Add6.IN26
dout_10_im[0] => Add1.IN13
dout_10_im[0] => Add7.IN13
dout_10_im[1] => Add0.IN25
dout_10_im[1] => Add6.IN25
dout_10_im[1] => Add1.IN12
dout_10_im[1] => Add7.IN12
dout_10_im[2] => Add0.IN24
dout_10_im[2] => Add6.IN24
dout_10_im[2] => Add1.IN11
dout_10_im[2] => Add7.IN11
dout_10_im[3] => Add0.IN23
dout_10_im[3] => Add6.IN23
dout_10_im[3] => Add1.IN10
dout_10_im[3] => Add7.IN10
dout_10_im[4] => Add0.IN22
dout_10_im[4] => Add6.IN22
dout_10_im[4] => Add1.IN9
dout_10_im[4] => Add7.IN9
dout_10_im[5] => Add0.IN21
dout_10_im[5] => Add6.IN21
dout_10_im[5] => Add1.IN8
dout_10_im[5] => Add7.IN8
dout_10_im[6] => Add0.IN20
dout_10_im[6] => Add6.IN20
dout_10_im[6] => Add1.IN7
dout_10_im[6] => Add7.IN7
dout_10_im[7] => Add0.IN19
dout_10_im[7] => Add6.IN19
dout_10_im[7] => Add1.IN6
dout_10_im[7] => Add7.IN6
dout_10_im[8] => Add0.IN18
dout_10_im[8] => Add6.IN18
dout_10_im[8] => Add1.IN5
dout_10_im[8] => Add7.IN5
dout_10_im[9] => Add0.IN17
dout_10_im[9] => Add6.IN17
dout_10_im[9] => Add1.IN4
dout_10_im[9] => Add7.IN4
dout_10_im[10] => Add0.IN16
dout_10_im[10] => Add6.IN16
dout_10_im[10] => Add1.IN3
dout_10_im[10] => Add7.IN3
dout_10_im[11] => Add0.IN14
dout_10_im[11] => Add0.IN15
dout_10_im[11] => Add6.IN14
dout_10_im[11] => Add6.IN15
dout_10_im[11] => Add1.IN1
dout_10_im[11] => Add1.IN2
dout_10_im[11] => Add7.IN1
dout_10_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_9_re[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re_1[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im_1[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_4_re[0] => Add0.IN13
dout_4_re[0] => Add1.IN26
dout_4_re[0] => Add4.IN13
dout_4_re[0] => Add5.IN26
dout_4_re[1] => Add0.IN12
dout_4_re[1] => Add1.IN25
dout_4_re[1] => Add4.IN12
dout_4_re[1] => Add5.IN25
dout_4_re[2] => Add0.IN11
dout_4_re[2] => Add1.IN24
dout_4_re[2] => Add4.IN11
dout_4_re[2] => Add5.IN24
dout_4_re[3] => Add0.IN10
dout_4_re[3] => Add1.IN23
dout_4_re[3] => Add4.IN10
dout_4_re[3] => Add5.IN23
dout_4_re[4] => Add0.IN9
dout_4_re[4] => Add1.IN22
dout_4_re[4] => Add4.IN9
dout_4_re[4] => Add5.IN22
dout_4_re[5] => Add0.IN8
dout_4_re[5] => Add1.IN21
dout_4_re[5] => Add4.IN8
dout_4_re[5] => Add5.IN21
dout_4_re[6] => Add0.IN7
dout_4_re[6] => Add1.IN20
dout_4_re[6] => Add4.IN7
dout_4_re[6] => Add5.IN20
dout_4_re[7] => Add0.IN6
dout_4_re[7] => Add1.IN19
dout_4_re[7] => Add4.IN6
dout_4_re[7] => Add5.IN19
dout_4_re[8] => Add0.IN5
dout_4_re[8] => Add1.IN18
dout_4_re[8] => Add4.IN5
dout_4_re[8] => Add5.IN18
dout_4_re[9] => Add0.IN4
dout_4_re[9] => Add1.IN17
dout_4_re[9] => Add4.IN4
dout_4_re[9] => Add5.IN17
dout_4_re[10] => Add0.IN3
dout_4_re[10] => Add1.IN16
dout_4_re[10] => Add4.IN3
dout_4_re[10] => Add5.IN16
dout_4_re[11] => Add0.IN1
dout_4_re[11] => Add0.IN2
dout_4_re[11] => Add1.IN14
dout_4_re[11] => Add1.IN15
dout_4_re[11] => Add4.IN1
dout_4_re[11] => Add4.IN2
dout_4_re[11] => Add5.IN14
dout_4_re[11] => Add5.IN15
dout_4_im[0] => Add2.IN13
dout_4_im[0] => Add3.IN26
dout_4_im[0] => Add6.IN13
dout_4_im[0] => Add7.IN26
dout_4_im[1] => Add2.IN12
dout_4_im[1] => Add3.IN25
dout_4_im[1] => Add6.IN12
dout_4_im[1] => Add7.IN25
dout_4_im[2] => Add2.IN11
dout_4_im[2] => Add3.IN24
dout_4_im[2] => Add6.IN11
dout_4_im[2] => Add7.IN24
dout_4_im[3] => Add2.IN10
dout_4_im[3] => Add3.IN23
dout_4_im[3] => Add6.IN10
dout_4_im[3] => Add7.IN23
dout_4_im[4] => Add2.IN9
dout_4_im[4] => Add3.IN22
dout_4_im[4] => Add6.IN9
dout_4_im[4] => Add7.IN22
dout_4_im[5] => Add2.IN8
dout_4_im[5] => Add3.IN21
dout_4_im[5] => Add6.IN8
dout_4_im[5] => Add7.IN21
dout_4_im[6] => Add2.IN7
dout_4_im[6] => Add3.IN20
dout_4_im[6] => Add6.IN7
dout_4_im[6] => Add7.IN20
dout_4_im[7] => Add2.IN6
dout_4_im[7] => Add3.IN19
dout_4_im[7] => Add6.IN6
dout_4_im[7] => Add7.IN19
dout_4_im[8] => Add2.IN5
dout_4_im[8] => Add3.IN18
dout_4_im[8] => Add6.IN5
dout_4_im[8] => Add7.IN18
dout_4_im[9] => Add2.IN4
dout_4_im[9] => Add3.IN17
dout_4_im[9] => Add6.IN4
dout_4_im[9] => Add7.IN17
dout_4_im[10] => Add2.IN3
dout_4_im[10] => Add3.IN16
dout_4_im[10] => Add6.IN3
dout_4_im[10] => Add7.IN16
dout_4_im[11] => Add2.IN1
dout_4_im[11] => Add2.IN2
dout_4_im[11] => Add3.IN14
dout_4_im[11] => Add3.IN15
dout_4_im[11] => Add6.IN1
dout_4_im[11] => Add6.IN2
dout_4_im[11] => Add7.IN14
dout_4_im[11] => Add7.IN15
dout_12_re[0] => Add2.IN26
dout_12_re[0] => Add4.IN26
dout_12_re[0] => Add3.IN13
dout_12_re[0] => Add5.IN13
dout_12_re[1] => Add2.IN25
dout_12_re[1] => Add4.IN25
dout_12_re[1] => Add3.IN12
dout_12_re[1] => Add5.IN12
dout_12_re[2] => Add2.IN24
dout_12_re[2] => Add4.IN24
dout_12_re[2] => Add3.IN11
dout_12_re[2] => Add5.IN11
dout_12_re[3] => Add2.IN23
dout_12_re[3] => Add4.IN23
dout_12_re[3] => Add3.IN10
dout_12_re[3] => Add5.IN10
dout_12_re[4] => Add2.IN22
dout_12_re[4] => Add4.IN22
dout_12_re[4] => Add3.IN9
dout_12_re[4] => Add5.IN9
dout_12_re[5] => Add2.IN21
dout_12_re[5] => Add4.IN21
dout_12_re[5] => Add3.IN8
dout_12_re[5] => Add5.IN8
dout_12_re[6] => Add2.IN20
dout_12_re[6] => Add4.IN20
dout_12_re[6] => Add3.IN7
dout_12_re[6] => Add5.IN7
dout_12_re[7] => Add2.IN19
dout_12_re[7] => Add4.IN19
dout_12_re[7] => Add3.IN6
dout_12_re[7] => Add5.IN6
dout_12_re[8] => Add2.IN18
dout_12_re[8] => Add4.IN18
dout_12_re[8] => Add3.IN5
dout_12_re[8] => Add5.IN5
dout_12_re[9] => Add2.IN17
dout_12_re[9] => Add4.IN17
dout_12_re[9] => Add3.IN4
dout_12_re[9] => Add5.IN4
dout_12_re[10] => Add2.IN16
dout_12_re[10] => Add4.IN16
dout_12_re[10] => Add3.IN3
dout_12_re[10] => Add5.IN3
dout_12_re[11] => Add2.IN14
dout_12_re[11] => Add2.IN15
dout_12_re[11] => Add4.IN14
dout_12_re[11] => Add4.IN15
dout_12_re[11] => Add3.IN1
dout_12_re[11] => Add3.IN2
dout_12_re[11] => Add5.IN1
dout_12_re[11] => Add5.IN2
dout_12_im[0] => Add0.IN26
dout_12_im[0] => Add6.IN26
dout_12_im[0] => Add1.IN13
dout_12_im[0] => Add7.IN13
dout_12_im[1] => Add0.IN25
dout_12_im[1] => Add6.IN25
dout_12_im[1] => Add1.IN12
dout_12_im[1] => Add7.IN12
dout_12_im[2] => Add0.IN24
dout_12_im[2] => Add6.IN24
dout_12_im[2] => Add1.IN11
dout_12_im[2] => Add7.IN11
dout_12_im[3] => Add0.IN23
dout_12_im[3] => Add6.IN23
dout_12_im[3] => Add1.IN10
dout_12_im[3] => Add7.IN10
dout_12_im[4] => Add0.IN22
dout_12_im[4] => Add6.IN22
dout_12_im[4] => Add1.IN9
dout_12_im[4] => Add7.IN9
dout_12_im[5] => Add0.IN21
dout_12_im[5] => Add6.IN21
dout_12_im[5] => Add1.IN8
dout_12_im[5] => Add7.IN8
dout_12_im[6] => Add0.IN20
dout_12_im[6] => Add6.IN20
dout_12_im[6] => Add1.IN7
dout_12_im[6] => Add7.IN7
dout_12_im[7] => Add0.IN19
dout_12_im[7] => Add6.IN19
dout_12_im[7] => Add1.IN6
dout_12_im[7] => Add7.IN6
dout_12_im[8] => Add0.IN18
dout_12_im[8] => Add6.IN18
dout_12_im[8] => Add1.IN5
dout_12_im[8] => Add7.IN5
dout_12_im[9] => Add0.IN17
dout_12_im[9] => Add6.IN17
dout_12_im[9] => Add1.IN4
dout_12_im[9] => Add7.IN4
dout_12_im[10] => Add0.IN16
dout_12_im[10] => Add6.IN16
dout_12_im[10] => Add1.IN3
dout_12_im[10] => Add7.IN3
dout_12_im[11] => Add0.IN14
dout_12_im[11] => Add0.IN15
dout_12_im[11] => Add6.IN14
dout_12_im[11] => Add6.IN15
dout_12_im[11] => Add1.IN1
dout_12_im[11] => Add1.IN2
dout_12_im[11] => Add7.IN1
dout_12_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_11_re[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_10:u_twdlROM_3_10
clk => twdl_3_10_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_10_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].ACLR
reset => Radix22TwdlMapping_phase[1].PRESET
reset => Radix22TwdlMapping_cnt[0].PRESET
reset => Radix22TwdlMapping_cnt[1].ACLR
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_10_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_10_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_10_vld <= twdl_3_10_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9
clk => di2_vld_dly3.CLK
clk => di2_vld_dly2.CLK
clk => di2_vld_dly1.CLK
clk => din2_im_dly3[0].CLK
clk => din2_im_dly3[1].CLK
clk => din2_im_dly3[2].CLK
clk => din2_im_dly3[3].CLK
clk => din2_im_dly3[4].CLK
clk => din2_im_dly3[5].CLK
clk => din2_im_dly3[6].CLK
clk => din2_im_dly3[7].CLK
clk => din2_im_dly3[8].CLK
clk => din2_im_dly3[9].CLK
clk => din2_im_dly3[10].CLK
clk => din2_im_dly3[11].CLK
clk => din2_re_dly3[0].CLK
clk => din2_re_dly3[1].CLK
clk => din2_re_dly3[2].CLK
clk => din2_re_dly3[3].CLK
clk => din2_re_dly3[4].CLK
clk => din2_re_dly3[5].CLK
clk => din2_re_dly3[6].CLK
clk => din2_re_dly3[7].CLK
clk => din2_re_dly3[8].CLK
clk => din2_re_dly3[9].CLK
clk => din2_re_dly3[10].CLK
clk => din2_re_dly3[11].CLK
clk => din2_im_dly2[0].CLK
clk => din2_im_dly2[1].CLK
clk => din2_im_dly2[2].CLK
clk => din2_im_dly2[3].CLK
clk => din2_im_dly2[4].CLK
clk => din2_im_dly2[5].CLK
clk => din2_im_dly2[6].CLK
clk => din2_im_dly2[7].CLK
clk => din2_im_dly2[8].CLK
clk => din2_im_dly2[9].CLK
clk => din2_im_dly2[10].CLK
clk => din2_im_dly2[11].CLK
clk => din2_im_dly1[0].CLK
clk => din2_im_dly1[1].CLK
clk => din2_im_dly1[2].CLK
clk => din2_im_dly1[3].CLK
clk => din2_im_dly1[4].CLK
clk => din2_im_dly1[5].CLK
clk => din2_im_dly1[6].CLK
clk => din2_im_dly1[7].CLK
clk => din2_im_dly1[8].CLK
clk => din2_im_dly1[9].CLK
clk => din2_im_dly1[10].CLK
clk => din2_im_dly1[11].CLK
clk => din2_re_dly2[0].CLK
clk => din2_re_dly2[1].CLK
clk => din2_re_dly2[2].CLK
clk => din2_re_dly2[3].CLK
clk => din2_re_dly2[4].CLK
clk => din2_re_dly2[5].CLK
clk => din2_re_dly2[6].CLK
clk => din2_re_dly2[7].CLK
clk => din2_re_dly2[8].CLK
clk => din2_re_dly2[9].CLK
clk => din2_re_dly2[10].CLK
clk => din2_re_dly2[11].CLK
clk => din2_re_dly1[0].CLK
clk => din2_re_dly1[1].CLK
clk => din2_re_dly1[2].CLK
clk => din2_re_dly1[3].CLK
clk => din2_re_dly1[4].CLK
clk => din2_re_dly1[5].CLK
clk => din2_re_dly1[6].CLK
clk => din2_re_dly1[7].CLK
clk => din2_re_dly1[8].CLK
clk => din2_re_dly1[9].CLK
clk => din2_re_dly1[10].CLK
clk => din2_re_dly1[11].CLK
clk => din1_im_dly9[0].CLK
clk => din1_im_dly9[1].CLK
clk => din1_im_dly9[2].CLK
clk => din1_im_dly9[3].CLK
clk => din1_im_dly9[4].CLK
clk => din1_im_dly9[5].CLK
clk => din1_im_dly9[6].CLK
clk => din1_im_dly9[7].CLK
clk => din1_im_dly9[8].CLK
clk => din1_im_dly9[9].CLK
clk => din1_im_dly9[10].CLK
clk => din1_im_dly9[11].CLK
clk => din1_im_dly8[0].CLK
clk => din1_im_dly8[1].CLK
clk => din1_im_dly8[2].CLK
clk => din1_im_dly8[3].CLK
clk => din1_im_dly8[4].CLK
clk => din1_im_dly8[5].CLK
clk => din1_im_dly8[6].CLK
clk => din1_im_dly8[7].CLK
clk => din1_im_dly8[8].CLK
clk => din1_im_dly8[9].CLK
clk => din1_im_dly8[10].CLK
clk => din1_im_dly8[11].CLK
clk => din1_im_dly7[0].CLK
clk => din1_im_dly7[1].CLK
clk => din1_im_dly7[2].CLK
clk => din1_im_dly7[3].CLK
clk => din1_im_dly7[4].CLK
clk => din1_im_dly7[5].CLK
clk => din1_im_dly7[6].CLK
clk => din1_im_dly7[7].CLK
clk => din1_im_dly7[8].CLK
clk => din1_im_dly7[9].CLK
clk => din1_im_dly7[10].CLK
clk => din1_im_dly7[11].CLK
clk => din1_im_dly6[0].CLK
clk => din1_im_dly6[1].CLK
clk => din1_im_dly6[2].CLK
clk => din1_im_dly6[3].CLK
clk => din1_im_dly6[4].CLK
clk => din1_im_dly6[5].CLK
clk => din1_im_dly6[6].CLK
clk => din1_im_dly6[7].CLK
clk => din1_im_dly6[8].CLK
clk => din1_im_dly6[9].CLK
clk => din1_im_dly6[10].CLK
clk => din1_im_dly6[11].CLK
clk => din1_im_dly5[0].CLK
clk => din1_im_dly5[1].CLK
clk => din1_im_dly5[2].CLK
clk => din1_im_dly5[3].CLK
clk => din1_im_dly5[4].CLK
clk => din1_im_dly5[5].CLK
clk => din1_im_dly5[6].CLK
clk => din1_im_dly5[7].CLK
clk => din1_im_dly5[8].CLK
clk => din1_im_dly5[9].CLK
clk => din1_im_dly5[10].CLK
clk => din1_im_dly5[11].CLK
clk => din1_im_dly4[0].CLK
clk => din1_im_dly4[1].CLK
clk => din1_im_dly4[2].CLK
clk => din1_im_dly4[3].CLK
clk => din1_im_dly4[4].CLK
clk => din1_im_dly4[5].CLK
clk => din1_im_dly4[6].CLK
clk => din1_im_dly4[7].CLK
clk => din1_im_dly4[8].CLK
clk => din1_im_dly4[9].CLK
clk => din1_im_dly4[10].CLK
clk => din1_im_dly4[11].CLK
clk => din1_im_dly3[0].CLK
clk => din1_im_dly3[1].CLK
clk => din1_im_dly3[2].CLK
clk => din1_im_dly3[3].CLK
clk => din1_im_dly3[4].CLK
clk => din1_im_dly3[5].CLK
clk => din1_im_dly3[6].CLK
clk => din1_im_dly3[7].CLK
clk => din1_im_dly3[8].CLK
clk => din1_im_dly3[9].CLK
clk => din1_im_dly3[10].CLK
clk => din1_im_dly3[11].CLK
clk => din1_im_dly2[0].CLK
clk => din1_im_dly2[1].CLK
clk => din1_im_dly2[2].CLK
clk => din1_im_dly2[3].CLK
clk => din1_im_dly2[4].CLK
clk => din1_im_dly2[5].CLK
clk => din1_im_dly2[6].CLK
clk => din1_im_dly2[7].CLK
clk => din1_im_dly2[8].CLK
clk => din1_im_dly2[9].CLK
clk => din1_im_dly2[10].CLK
clk => din1_im_dly2[11].CLK
clk => din1_im_dly1[0].CLK
clk => din1_im_dly1[1].CLK
clk => din1_im_dly1[2].CLK
clk => din1_im_dly1[3].CLK
clk => din1_im_dly1[4].CLK
clk => din1_im_dly1[5].CLK
clk => din1_im_dly1[6].CLK
clk => din1_im_dly1[7].CLK
clk => din1_im_dly1[8].CLK
clk => din1_im_dly1[9].CLK
clk => din1_im_dly1[10].CLK
clk => din1_im_dly1[11].CLK
clk => din1_re_dly9[0].CLK
clk => din1_re_dly9[1].CLK
clk => din1_re_dly9[2].CLK
clk => din1_re_dly9[3].CLK
clk => din1_re_dly9[4].CLK
clk => din1_re_dly9[5].CLK
clk => din1_re_dly9[6].CLK
clk => din1_re_dly9[7].CLK
clk => din1_re_dly9[8].CLK
clk => din1_re_dly9[9].CLK
clk => din1_re_dly9[10].CLK
clk => din1_re_dly9[11].CLK
clk => din1_re_dly8[0].CLK
clk => din1_re_dly8[1].CLK
clk => din1_re_dly8[2].CLK
clk => din1_re_dly8[3].CLK
clk => din1_re_dly8[4].CLK
clk => din1_re_dly8[5].CLK
clk => din1_re_dly8[6].CLK
clk => din1_re_dly8[7].CLK
clk => din1_re_dly8[8].CLK
clk => din1_re_dly8[9].CLK
clk => din1_re_dly8[10].CLK
clk => din1_re_dly8[11].CLK
clk => din1_re_dly7[0].CLK
clk => din1_re_dly7[1].CLK
clk => din1_re_dly7[2].CLK
clk => din1_re_dly7[3].CLK
clk => din1_re_dly7[4].CLK
clk => din1_re_dly7[5].CLK
clk => din1_re_dly7[6].CLK
clk => din1_re_dly7[7].CLK
clk => din1_re_dly7[8].CLK
clk => din1_re_dly7[9].CLK
clk => din1_re_dly7[10].CLK
clk => din1_re_dly7[11].CLK
clk => din1_re_dly6[0].CLK
clk => din1_re_dly6[1].CLK
clk => din1_re_dly6[2].CLK
clk => din1_re_dly6[3].CLK
clk => din1_re_dly6[4].CLK
clk => din1_re_dly6[5].CLK
clk => din1_re_dly6[6].CLK
clk => din1_re_dly6[7].CLK
clk => din1_re_dly6[8].CLK
clk => din1_re_dly6[9].CLK
clk => din1_re_dly6[10].CLK
clk => din1_re_dly6[11].CLK
clk => din1_re_dly5[0].CLK
clk => din1_re_dly5[1].CLK
clk => din1_re_dly5[2].CLK
clk => din1_re_dly5[3].CLK
clk => din1_re_dly5[4].CLK
clk => din1_re_dly5[5].CLK
clk => din1_re_dly5[6].CLK
clk => din1_re_dly5[7].CLK
clk => din1_re_dly5[8].CLK
clk => din1_re_dly5[9].CLK
clk => din1_re_dly5[10].CLK
clk => din1_re_dly5[11].CLK
clk => din1_re_dly4[0].CLK
clk => din1_re_dly4[1].CLK
clk => din1_re_dly4[2].CLK
clk => din1_re_dly4[3].CLK
clk => din1_re_dly4[4].CLK
clk => din1_re_dly4[5].CLK
clk => din1_re_dly4[6].CLK
clk => din1_re_dly4[7].CLK
clk => din1_re_dly4[8].CLK
clk => din1_re_dly4[9].CLK
clk => din1_re_dly4[10].CLK
clk => din1_re_dly4[11].CLK
clk => din1_re_dly3[0].CLK
clk => din1_re_dly3[1].CLK
clk => din1_re_dly3[2].CLK
clk => din1_re_dly3[3].CLK
clk => din1_re_dly3[4].CLK
clk => din1_re_dly3[5].CLK
clk => din1_re_dly3[6].CLK
clk => din1_re_dly3[7].CLK
clk => din1_re_dly3[8].CLK
clk => din1_re_dly3[9].CLK
clk => din1_re_dly3[10].CLK
clk => din1_re_dly3[11].CLK
clk => din1_re_dly2[0].CLK
clk => din1_re_dly2[1].CLK
clk => din1_re_dly2[2].CLK
clk => din1_re_dly2[3].CLK
clk => din1_re_dly2[4].CLK
clk => din1_re_dly2[5].CLK
clk => din1_re_dly2[6].CLK
clk => din1_re_dly2[7].CLK
clk => din1_re_dly2[8].CLK
clk => din1_re_dly2[9].CLK
clk => din1_re_dly2[10].CLK
clk => din1_re_dly2[11].CLK
clk => din1_re_dly1[0].CLK
clk => din1_re_dly1[1].CLK
clk => din1_re_dly1[2].CLK
clk => din1_re_dly1[3].CLK
clk => din1_re_dly1[4].CLK
clk => din1_re_dly1[5].CLK
clk => din1_re_dly1[6].CLK
clk => din1_re_dly1[7].CLK
clk => din1_re_dly1[8].CLK
clk => din1_re_dly1[9].CLK
clk => din1_re_dly1[10].CLK
clk => din1_re_dly1[11].CLK
clk => complex4multiply_block5:u_MUL4_2.clk
reset => di2_vld_dly3.ACLR
reset => di2_vld_dly2.ACLR
reset => di2_vld_dly1.ACLR
reset => din2_im_dly3[0].ACLR
reset => din2_im_dly3[1].ACLR
reset => din2_im_dly3[2].ACLR
reset => din2_im_dly3[3].ACLR
reset => din2_im_dly3[4].ACLR
reset => din2_im_dly3[5].ACLR
reset => din2_im_dly3[6].ACLR
reset => din2_im_dly3[7].ACLR
reset => din2_im_dly3[8].ACLR
reset => din2_im_dly3[9].ACLR
reset => din2_im_dly3[10].ACLR
reset => din2_im_dly3[11].ACLR
reset => din2_re_dly3[0].ACLR
reset => din2_re_dly3[1].ACLR
reset => din2_re_dly3[2].ACLR
reset => din2_re_dly3[3].ACLR
reset => din2_re_dly3[4].ACLR
reset => din2_re_dly3[5].ACLR
reset => din2_re_dly3[6].ACLR
reset => din2_re_dly3[7].ACLR
reset => din2_re_dly3[8].ACLR
reset => din2_re_dly3[9].ACLR
reset => din2_re_dly3[10].ACLR
reset => din2_re_dly3[11].ACLR
reset => din2_im_dly2[0].ACLR
reset => din2_im_dly2[1].ACLR
reset => din2_im_dly2[2].ACLR
reset => din2_im_dly2[3].ACLR
reset => din2_im_dly2[4].ACLR
reset => din2_im_dly2[5].ACLR
reset => din2_im_dly2[6].ACLR
reset => din2_im_dly2[7].ACLR
reset => din2_im_dly2[8].ACLR
reset => din2_im_dly2[9].ACLR
reset => din2_im_dly2[10].ACLR
reset => din2_im_dly2[11].ACLR
reset => din2_im_dly1[0].ACLR
reset => din2_im_dly1[1].ACLR
reset => din2_im_dly1[2].ACLR
reset => din2_im_dly1[3].ACLR
reset => din2_im_dly1[4].ACLR
reset => din2_im_dly1[5].ACLR
reset => din2_im_dly1[6].ACLR
reset => din2_im_dly1[7].ACLR
reset => din2_im_dly1[8].ACLR
reset => din2_im_dly1[9].ACLR
reset => din2_im_dly1[10].ACLR
reset => din2_im_dly1[11].ACLR
reset => din2_re_dly2[0].ACLR
reset => din2_re_dly2[1].ACLR
reset => din2_re_dly2[2].ACLR
reset => din2_re_dly2[3].ACLR
reset => din2_re_dly2[4].ACLR
reset => din2_re_dly2[5].ACLR
reset => din2_re_dly2[6].ACLR
reset => din2_re_dly2[7].ACLR
reset => din2_re_dly2[8].ACLR
reset => din2_re_dly2[9].ACLR
reset => din2_re_dly2[10].ACLR
reset => din2_re_dly2[11].ACLR
reset => din2_re_dly1[0].ACLR
reset => din2_re_dly1[1].ACLR
reset => din2_re_dly1[2].ACLR
reset => din2_re_dly1[3].ACLR
reset => din2_re_dly1[4].ACLR
reset => din2_re_dly1[5].ACLR
reset => din2_re_dly1[6].ACLR
reset => din2_re_dly1[7].ACLR
reset => din2_re_dly1[8].ACLR
reset => din2_re_dly1[9].ACLR
reset => din2_re_dly1[10].ACLR
reset => din2_re_dly1[11].ACLR
reset => din1_im_dly9[0].ACLR
reset => din1_im_dly9[1].ACLR
reset => din1_im_dly9[2].ACLR
reset => din1_im_dly9[3].ACLR
reset => din1_im_dly9[4].ACLR
reset => din1_im_dly9[5].ACLR
reset => din1_im_dly9[6].ACLR
reset => din1_im_dly9[7].ACLR
reset => din1_im_dly9[8].ACLR
reset => din1_im_dly9[9].ACLR
reset => din1_im_dly9[10].ACLR
reset => din1_im_dly9[11].ACLR
reset => din1_im_dly8[0].ACLR
reset => din1_im_dly8[1].ACLR
reset => din1_im_dly8[2].ACLR
reset => din1_im_dly8[3].ACLR
reset => din1_im_dly8[4].ACLR
reset => din1_im_dly8[5].ACLR
reset => din1_im_dly8[6].ACLR
reset => din1_im_dly8[7].ACLR
reset => din1_im_dly8[8].ACLR
reset => din1_im_dly8[9].ACLR
reset => din1_im_dly8[10].ACLR
reset => din1_im_dly8[11].ACLR
reset => din1_im_dly7[0].ACLR
reset => din1_im_dly7[1].ACLR
reset => din1_im_dly7[2].ACLR
reset => din1_im_dly7[3].ACLR
reset => din1_im_dly7[4].ACLR
reset => din1_im_dly7[5].ACLR
reset => din1_im_dly7[6].ACLR
reset => din1_im_dly7[7].ACLR
reset => din1_im_dly7[8].ACLR
reset => din1_im_dly7[9].ACLR
reset => din1_im_dly7[10].ACLR
reset => din1_im_dly7[11].ACLR
reset => din1_im_dly6[0].ACLR
reset => din1_im_dly6[1].ACLR
reset => din1_im_dly6[2].ACLR
reset => din1_im_dly6[3].ACLR
reset => din1_im_dly6[4].ACLR
reset => din1_im_dly6[5].ACLR
reset => din1_im_dly6[6].ACLR
reset => din1_im_dly6[7].ACLR
reset => din1_im_dly6[8].ACLR
reset => din1_im_dly6[9].ACLR
reset => din1_im_dly6[10].ACLR
reset => din1_im_dly6[11].ACLR
reset => din1_im_dly5[0].ACLR
reset => din1_im_dly5[1].ACLR
reset => din1_im_dly5[2].ACLR
reset => din1_im_dly5[3].ACLR
reset => din1_im_dly5[4].ACLR
reset => din1_im_dly5[5].ACLR
reset => din1_im_dly5[6].ACLR
reset => din1_im_dly5[7].ACLR
reset => din1_im_dly5[8].ACLR
reset => din1_im_dly5[9].ACLR
reset => din1_im_dly5[10].ACLR
reset => din1_im_dly5[11].ACLR
reset => din1_im_dly4[0].ACLR
reset => din1_im_dly4[1].ACLR
reset => din1_im_dly4[2].ACLR
reset => din1_im_dly4[3].ACLR
reset => din1_im_dly4[4].ACLR
reset => din1_im_dly4[5].ACLR
reset => din1_im_dly4[6].ACLR
reset => din1_im_dly4[7].ACLR
reset => din1_im_dly4[8].ACLR
reset => din1_im_dly4[9].ACLR
reset => din1_im_dly4[10].ACLR
reset => din1_im_dly4[11].ACLR
reset => din1_im_dly3[0].ACLR
reset => din1_im_dly3[1].ACLR
reset => din1_im_dly3[2].ACLR
reset => din1_im_dly3[3].ACLR
reset => din1_im_dly3[4].ACLR
reset => din1_im_dly3[5].ACLR
reset => din1_im_dly3[6].ACLR
reset => din1_im_dly3[7].ACLR
reset => din1_im_dly3[8].ACLR
reset => din1_im_dly3[9].ACLR
reset => din1_im_dly3[10].ACLR
reset => din1_im_dly3[11].ACLR
reset => din1_im_dly2[0].ACLR
reset => din1_im_dly2[1].ACLR
reset => din1_im_dly2[2].ACLR
reset => din1_im_dly2[3].ACLR
reset => din1_im_dly2[4].ACLR
reset => din1_im_dly2[5].ACLR
reset => din1_im_dly2[6].ACLR
reset => din1_im_dly2[7].ACLR
reset => din1_im_dly2[8].ACLR
reset => din1_im_dly2[9].ACLR
reset => din1_im_dly2[10].ACLR
reset => din1_im_dly2[11].ACLR
reset => din1_im_dly1[0].ACLR
reset => din1_im_dly1[1].ACLR
reset => din1_im_dly1[2].ACLR
reset => din1_im_dly1[3].ACLR
reset => din1_im_dly1[4].ACLR
reset => din1_im_dly1[5].ACLR
reset => din1_im_dly1[6].ACLR
reset => din1_im_dly1[7].ACLR
reset => din1_im_dly1[8].ACLR
reset => din1_im_dly1[9].ACLR
reset => din1_im_dly1[10].ACLR
reset => din1_im_dly1[11].ACLR
reset => din1_re_dly9[0].ACLR
reset => din1_re_dly9[1].ACLR
reset => din1_re_dly9[2].ACLR
reset => din1_re_dly9[3].ACLR
reset => din1_re_dly9[4].ACLR
reset => din1_re_dly9[5].ACLR
reset => din1_re_dly9[6].ACLR
reset => din1_re_dly9[7].ACLR
reset => din1_re_dly9[8].ACLR
reset => din1_re_dly9[9].ACLR
reset => din1_re_dly9[10].ACLR
reset => din1_re_dly9[11].ACLR
reset => din1_re_dly8[0].ACLR
reset => din1_re_dly8[1].ACLR
reset => din1_re_dly8[2].ACLR
reset => din1_re_dly8[3].ACLR
reset => din1_re_dly8[4].ACLR
reset => din1_re_dly8[5].ACLR
reset => din1_re_dly8[6].ACLR
reset => din1_re_dly8[7].ACLR
reset => din1_re_dly8[8].ACLR
reset => din1_re_dly8[9].ACLR
reset => din1_re_dly8[10].ACLR
reset => din1_re_dly8[11].ACLR
reset => din1_re_dly7[0].ACLR
reset => din1_re_dly7[1].ACLR
reset => din1_re_dly7[2].ACLR
reset => din1_re_dly7[3].ACLR
reset => din1_re_dly7[4].ACLR
reset => din1_re_dly7[5].ACLR
reset => din1_re_dly7[6].ACLR
reset => din1_re_dly7[7].ACLR
reset => din1_re_dly7[8].ACLR
reset => din1_re_dly7[9].ACLR
reset => din1_re_dly7[10].ACLR
reset => din1_re_dly7[11].ACLR
reset => din1_re_dly6[0].ACLR
reset => din1_re_dly6[1].ACLR
reset => din1_re_dly6[2].ACLR
reset => din1_re_dly6[3].ACLR
reset => din1_re_dly6[4].ACLR
reset => din1_re_dly6[5].ACLR
reset => din1_re_dly6[6].ACLR
reset => din1_re_dly6[7].ACLR
reset => din1_re_dly6[8].ACLR
reset => din1_re_dly6[9].ACLR
reset => din1_re_dly6[10].ACLR
reset => din1_re_dly6[11].ACLR
reset => din1_re_dly5[0].ACLR
reset => din1_re_dly5[1].ACLR
reset => din1_re_dly5[2].ACLR
reset => din1_re_dly5[3].ACLR
reset => din1_re_dly5[4].ACLR
reset => din1_re_dly5[5].ACLR
reset => din1_re_dly5[6].ACLR
reset => din1_re_dly5[7].ACLR
reset => din1_re_dly5[8].ACLR
reset => din1_re_dly5[9].ACLR
reset => din1_re_dly5[10].ACLR
reset => din1_re_dly5[11].ACLR
reset => din1_re_dly4[0].ACLR
reset => din1_re_dly4[1].ACLR
reset => din1_re_dly4[2].ACLR
reset => din1_re_dly4[3].ACLR
reset => din1_re_dly4[4].ACLR
reset => din1_re_dly4[5].ACLR
reset => din1_re_dly4[6].ACLR
reset => din1_re_dly4[7].ACLR
reset => din1_re_dly4[8].ACLR
reset => din1_re_dly4[9].ACLR
reset => din1_re_dly4[10].ACLR
reset => din1_re_dly4[11].ACLR
reset => din1_re_dly3[0].ACLR
reset => din1_re_dly3[1].ACLR
reset => din1_re_dly3[2].ACLR
reset => din1_re_dly3[3].ACLR
reset => din1_re_dly3[4].ACLR
reset => din1_re_dly3[5].ACLR
reset => din1_re_dly3[6].ACLR
reset => din1_re_dly3[7].ACLR
reset => din1_re_dly3[8].ACLR
reset => din1_re_dly3[9].ACLR
reset => din1_re_dly3[10].ACLR
reset => din1_re_dly3[11].ACLR
reset => din1_re_dly2[0].ACLR
reset => din1_re_dly2[1].ACLR
reset => din1_re_dly2[2].ACLR
reset => din1_re_dly2[3].ACLR
reset => din1_re_dly2[4].ACLR
reset => din1_re_dly2[5].ACLR
reset => din1_re_dly2[6].ACLR
reset => din1_re_dly2[7].ACLR
reset => din1_re_dly2[8].ACLR
reset => din1_re_dly2[9].ACLR
reset => din1_re_dly2[10].ACLR
reset => din1_re_dly2[11].ACLR
reset => din1_re_dly1[0].ACLR
reset => din1_re_dly1[1].ACLR
reset => din1_re_dly1[2].ACLR
reset => din1_re_dly1[3].ACLR
reset => din1_re_dly1[4].ACLR
reset => din1_re_dly1[5].ACLR
reset => din1_re_dly1[6].ACLR
reset => din1_re_dly1[7].ACLR
reset => din1_re_dly1[8].ACLR
reset => din1_re_dly1[9].ACLR
reset => din1_re_dly1[10].ACLR
reset => din1_re_dly1[11].ACLR
reset => complex4multiply_block5:u_MUL4_2.reset
enb_1_16_0 => complex4multiply_block5:u_MUL4_2.enb_1_16_0
enb_1_16_0 => di2_vld_dly3.ENA
enb_1_16_0 => din1_re_dly1[11].ENA
enb_1_16_0 => din1_re_dly1[10].ENA
enb_1_16_0 => din1_re_dly1[9].ENA
enb_1_16_0 => din1_re_dly1[8].ENA
enb_1_16_0 => din1_re_dly1[7].ENA
enb_1_16_0 => din1_re_dly1[6].ENA
enb_1_16_0 => din1_re_dly1[5].ENA
enb_1_16_0 => din1_re_dly1[4].ENA
enb_1_16_0 => din1_re_dly1[3].ENA
enb_1_16_0 => din1_re_dly1[2].ENA
enb_1_16_0 => din1_re_dly1[1].ENA
enb_1_16_0 => din1_re_dly1[0].ENA
enb_1_16_0 => din1_re_dly2[11].ENA
enb_1_16_0 => din1_re_dly2[10].ENA
enb_1_16_0 => din1_re_dly2[9].ENA
enb_1_16_0 => din1_re_dly2[8].ENA
enb_1_16_0 => din1_re_dly2[7].ENA
enb_1_16_0 => din1_re_dly2[6].ENA
enb_1_16_0 => din1_re_dly2[5].ENA
enb_1_16_0 => din1_re_dly2[4].ENA
enb_1_16_0 => din1_re_dly2[3].ENA
enb_1_16_0 => din1_re_dly2[2].ENA
enb_1_16_0 => din1_re_dly2[1].ENA
enb_1_16_0 => din1_re_dly2[0].ENA
enb_1_16_0 => din1_re_dly3[11].ENA
enb_1_16_0 => din1_re_dly3[10].ENA
enb_1_16_0 => din1_re_dly3[9].ENA
enb_1_16_0 => din1_re_dly3[8].ENA
enb_1_16_0 => din1_re_dly3[7].ENA
enb_1_16_0 => din1_re_dly3[6].ENA
enb_1_16_0 => din1_re_dly3[5].ENA
enb_1_16_0 => din1_re_dly3[4].ENA
enb_1_16_0 => din1_re_dly3[3].ENA
enb_1_16_0 => din1_re_dly3[2].ENA
enb_1_16_0 => din1_re_dly3[1].ENA
enb_1_16_0 => din1_re_dly3[0].ENA
enb_1_16_0 => din1_re_dly4[11].ENA
enb_1_16_0 => din1_re_dly4[10].ENA
enb_1_16_0 => din1_re_dly4[9].ENA
enb_1_16_0 => din1_re_dly4[8].ENA
enb_1_16_0 => din1_re_dly4[7].ENA
enb_1_16_0 => din1_re_dly4[6].ENA
enb_1_16_0 => din1_re_dly4[5].ENA
enb_1_16_0 => din1_re_dly4[4].ENA
enb_1_16_0 => din1_re_dly4[3].ENA
enb_1_16_0 => din1_re_dly4[2].ENA
enb_1_16_0 => din1_re_dly4[1].ENA
enb_1_16_0 => din1_re_dly4[0].ENA
enb_1_16_0 => din1_re_dly5[11].ENA
enb_1_16_0 => din1_re_dly5[10].ENA
enb_1_16_0 => din1_re_dly5[9].ENA
enb_1_16_0 => din1_re_dly5[8].ENA
enb_1_16_0 => din1_re_dly5[7].ENA
enb_1_16_0 => din1_re_dly5[6].ENA
enb_1_16_0 => din1_re_dly5[5].ENA
enb_1_16_0 => din1_re_dly5[4].ENA
enb_1_16_0 => din1_re_dly5[3].ENA
enb_1_16_0 => din1_re_dly5[2].ENA
enb_1_16_0 => din1_re_dly5[1].ENA
enb_1_16_0 => din1_re_dly5[0].ENA
enb_1_16_0 => din1_re_dly6[11].ENA
enb_1_16_0 => din1_re_dly6[10].ENA
enb_1_16_0 => din1_re_dly6[9].ENA
enb_1_16_0 => din1_re_dly6[8].ENA
enb_1_16_0 => din1_re_dly6[7].ENA
enb_1_16_0 => din1_re_dly6[6].ENA
enb_1_16_0 => din1_re_dly6[5].ENA
enb_1_16_0 => din1_re_dly6[4].ENA
enb_1_16_0 => din1_re_dly6[3].ENA
enb_1_16_0 => din1_re_dly6[2].ENA
enb_1_16_0 => din1_re_dly6[1].ENA
enb_1_16_0 => din1_re_dly6[0].ENA
enb_1_16_0 => din1_re_dly7[11].ENA
enb_1_16_0 => din1_re_dly7[10].ENA
enb_1_16_0 => din1_re_dly7[9].ENA
enb_1_16_0 => din1_re_dly7[8].ENA
enb_1_16_0 => din1_re_dly7[7].ENA
enb_1_16_0 => din1_re_dly7[6].ENA
enb_1_16_0 => din1_re_dly7[5].ENA
enb_1_16_0 => din1_re_dly7[4].ENA
enb_1_16_0 => din1_re_dly7[3].ENA
enb_1_16_0 => din1_re_dly7[2].ENA
enb_1_16_0 => din1_re_dly7[1].ENA
enb_1_16_0 => din1_re_dly7[0].ENA
enb_1_16_0 => din1_re_dly8[11].ENA
enb_1_16_0 => din1_re_dly8[10].ENA
enb_1_16_0 => din1_re_dly8[9].ENA
enb_1_16_0 => din1_re_dly8[8].ENA
enb_1_16_0 => din1_re_dly8[7].ENA
enb_1_16_0 => din1_re_dly8[6].ENA
enb_1_16_0 => din1_re_dly8[5].ENA
enb_1_16_0 => din1_re_dly8[4].ENA
enb_1_16_0 => din1_re_dly8[3].ENA
enb_1_16_0 => din1_re_dly8[2].ENA
enb_1_16_0 => din1_re_dly8[1].ENA
enb_1_16_0 => din1_re_dly8[0].ENA
enb_1_16_0 => din1_re_dly9[11].ENA
enb_1_16_0 => din1_re_dly9[10].ENA
enb_1_16_0 => din1_re_dly9[9].ENA
enb_1_16_0 => din1_re_dly9[8].ENA
enb_1_16_0 => din1_re_dly9[7].ENA
enb_1_16_0 => din1_re_dly9[6].ENA
enb_1_16_0 => din1_re_dly9[5].ENA
enb_1_16_0 => din1_re_dly9[4].ENA
enb_1_16_0 => din1_re_dly9[3].ENA
enb_1_16_0 => din1_re_dly9[2].ENA
enb_1_16_0 => din1_re_dly9[1].ENA
enb_1_16_0 => din1_re_dly9[0].ENA
enb_1_16_0 => din1_im_dly1[11].ENA
enb_1_16_0 => din1_im_dly1[10].ENA
enb_1_16_0 => din1_im_dly1[9].ENA
enb_1_16_0 => din1_im_dly1[8].ENA
enb_1_16_0 => din1_im_dly1[7].ENA
enb_1_16_0 => din1_im_dly1[6].ENA
enb_1_16_0 => din1_im_dly1[5].ENA
enb_1_16_0 => din1_im_dly1[4].ENA
enb_1_16_0 => din1_im_dly1[3].ENA
enb_1_16_0 => din1_im_dly1[2].ENA
enb_1_16_0 => din1_im_dly1[1].ENA
enb_1_16_0 => din1_im_dly1[0].ENA
enb_1_16_0 => din1_im_dly2[11].ENA
enb_1_16_0 => din1_im_dly2[10].ENA
enb_1_16_0 => din1_im_dly2[9].ENA
enb_1_16_0 => din1_im_dly2[8].ENA
enb_1_16_0 => din1_im_dly2[7].ENA
enb_1_16_0 => din1_im_dly2[6].ENA
enb_1_16_0 => din1_im_dly2[5].ENA
enb_1_16_0 => din1_im_dly2[4].ENA
enb_1_16_0 => din1_im_dly2[3].ENA
enb_1_16_0 => din1_im_dly2[2].ENA
enb_1_16_0 => din1_im_dly2[1].ENA
enb_1_16_0 => din1_im_dly2[0].ENA
enb_1_16_0 => din1_im_dly3[11].ENA
enb_1_16_0 => din1_im_dly3[10].ENA
enb_1_16_0 => din1_im_dly3[9].ENA
enb_1_16_0 => din1_im_dly3[8].ENA
enb_1_16_0 => din1_im_dly3[7].ENA
enb_1_16_0 => din1_im_dly3[6].ENA
enb_1_16_0 => din1_im_dly3[5].ENA
enb_1_16_0 => din1_im_dly3[4].ENA
enb_1_16_0 => din1_im_dly3[3].ENA
enb_1_16_0 => din1_im_dly3[2].ENA
enb_1_16_0 => din1_im_dly3[1].ENA
enb_1_16_0 => din1_im_dly3[0].ENA
enb_1_16_0 => din1_im_dly4[11].ENA
enb_1_16_0 => din1_im_dly4[10].ENA
enb_1_16_0 => din1_im_dly4[9].ENA
enb_1_16_0 => din1_im_dly4[8].ENA
enb_1_16_0 => din1_im_dly4[7].ENA
enb_1_16_0 => din1_im_dly4[6].ENA
enb_1_16_0 => din1_im_dly4[5].ENA
enb_1_16_0 => din1_im_dly4[4].ENA
enb_1_16_0 => din1_im_dly4[3].ENA
enb_1_16_0 => din1_im_dly4[2].ENA
enb_1_16_0 => din1_im_dly4[1].ENA
enb_1_16_0 => din1_im_dly4[0].ENA
enb_1_16_0 => din1_im_dly5[11].ENA
enb_1_16_0 => din1_im_dly5[10].ENA
enb_1_16_0 => din1_im_dly5[9].ENA
enb_1_16_0 => din1_im_dly5[8].ENA
enb_1_16_0 => din1_im_dly5[7].ENA
enb_1_16_0 => din1_im_dly5[6].ENA
enb_1_16_0 => din1_im_dly5[5].ENA
enb_1_16_0 => din1_im_dly5[4].ENA
enb_1_16_0 => din1_im_dly5[3].ENA
enb_1_16_0 => din1_im_dly5[2].ENA
enb_1_16_0 => din1_im_dly5[1].ENA
enb_1_16_0 => din1_im_dly5[0].ENA
enb_1_16_0 => din1_im_dly6[11].ENA
enb_1_16_0 => din1_im_dly6[10].ENA
enb_1_16_0 => din1_im_dly6[9].ENA
enb_1_16_0 => din1_im_dly6[8].ENA
enb_1_16_0 => din1_im_dly6[7].ENA
enb_1_16_0 => din1_im_dly6[6].ENA
enb_1_16_0 => din1_im_dly6[5].ENA
enb_1_16_0 => din1_im_dly6[4].ENA
enb_1_16_0 => din1_im_dly6[3].ENA
enb_1_16_0 => din1_im_dly6[2].ENA
enb_1_16_0 => din1_im_dly6[1].ENA
enb_1_16_0 => din1_im_dly6[0].ENA
enb_1_16_0 => din1_im_dly7[11].ENA
enb_1_16_0 => din1_im_dly7[10].ENA
enb_1_16_0 => din1_im_dly7[9].ENA
enb_1_16_0 => din1_im_dly7[8].ENA
enb_1_16_0 => din1_im_dly7[7].ENA
enb_1_16_0 => din1_im_dly7[6].ENA
enb_1_16_0 => din1_im_dly7[5].ENA
enb_1_16_0 => din1_im_dly7[4].ENA
enb_1_16_0 => din1_im_dly7[3].ENA
enb_1_16_0 => din1_im_dly7[2].ENA
enb_1_16_0 => din1_im_dly7[1].ENA
enb_1_16_0 => din1_im_dly7[0].ENA
enb_1_16_0 => din1_im_dly8[11].ENA
enb_1_16_0 => din1_im_dly8[10].ENA
enb_1_16_0 => din1_im_dly8[9].ENA
enb_1_16_0 => din1_im_dly8[8].ENA
enb_1_16_0 => din1_im_dly8[7].ENA
enb_1_16_0 => din1_im_dly8[6].ENA
enb_1_16_0 => din1_im_dly8[5].ENA
enb_1_16_0 => din1_im_dly8[4].ENA
enb_1_16_0 => din1_im_dly8[3].ENA
enb_1_16_0 => din1_im_dly8[2].ENA
enb_1_16_0 => din1_im_dly8[1].ENA
enb_1_16_0 => din1_im_dly8[0].ENA
enb_1_16_0 => din1_im_dly9[11].ENA
enb_1_16_0 => din1_im_dly9[10].ENA
enb_1_16_0 => din1_im_dly9[9].ENA
enb_1_16_0 => din1_im_dly9[8].ENA
enb_1_16_0 => din1_im_dly9[7].ENA
enb_1_16_0 => din1_im_dly9[6].ENA
enb_1_16_0 => din1_im_dly9[5].ENA
enb_1_16_0 => din1_im_dly9[4].ENA
enb_1_16_0 => din1_im_dly9[3].ENA
enb_1_16_0 => din1_im_dly9[2].ENA
enb_1_16_0 => din1_im_dly9[1].ENA
enb_1_16_0 => din1_im_dly9[0].ENA
enb_1_16_0 => din2_re_dly1[11].ENA
enb_1_16_0 => din2_re_dly1[10].ENA
enb_1_16_0 => din2_re_dly1[9].ENA
enb_1_16_0 => din2_re_dly1[8].ENA
enb_1_16_0 => din2_re_dly1[7].ENA
enb_1_16_0 => din2_re_dly1[6].ENA
enb_1_16_0 => din2_re_dly1[5].ENA
enb_1_16_0 => din2_re_dly1[4].ENA
enb_1_16_0 => din2_re_dly1[3].ENA
enb_1_16_0 => din2_re_dly1[2].ENA
enb_1_16_0 => din2_re_dly1[1].ENA
enb_1_16_0 => din2_re_dly1[0].ENA
enb_1_16_0 => din2_re_dly2[11].ENA
enb_1_16_0 => din2_re_dly2[10].ENA
enb_1_16_0 => din2_re_dly2[9].ENA
enb_1_16_0 => din2_re_dly2[8].ENA
enb_1_16_0 => din2_re_dly2[7].ENA
enb_1_16_0 => din2_re_dly2[6].ENA
enb_1_16_0 => din2_re_dly2[5].ENA
enb_1_16_0 => din2_re_dly2[4].ENA
enb_1_16_0 => din2_re_dly2[3].ENA
enb_1_16_0 => din2_re_dly2[2].ENA
enb_1_16_0 => din2_re_dly2[1].ENA
enb_1_16_0 => din2_re_dly2[0].ENA
enb_1_16_0 => din2_im_dly1[11].ENA
enb_1_16_0 => din2_im_dly1[10].ENA
enb_1_16_0 => din2_im_dly1[9].ENA
enb_1_16_0 => din2_im_dly1[8].ENA
enb_1_16_0 => din2_im_dly1[7].ENA
enb_1_16_0 => din2_im_dly1[6].ENA
enb_1_16_0 => din2_im_dly1[5].ENA
enb_1_16_0 => din2_im_dly1[4].ENA
enb_1_16_0 => din2_im_dly1[3].ENA
enb_1_16_0 => din2_im_dly1[2].ENA
enb_1_16_0 => din2_im_dly1[1].ENA
enb_1_16_0 => din2_im_dly1[0].ENA
enb_1_16_0 => din2_im_dly2[11].ENA
enb_1_16_0 => din2_im_dly2[10].ENA
enb_1_16_0 => din2_im_dly2[9].ENA
enb_1_16_0 => din2_im_dly2[8].ENA
enb_1_16_0 => din2_im_dly2[7].ENA
enb_1_16_0 => din2_im_dly2[6].ENA
enb_1_16_0 => din2_im_dly2[5].ENA
enb_1_16_0 => din2_im_dly2[4].ENA
enb_1_16_0 => din2_im_dly2[3].ENA
enb_1_16_0 => din2_im_dly2[2].ENA
enb_1_16_0 => din2_im_dly2[1].ENA
enb_1_16_0 => din2_im_dly2[0].ENA
enb_1_16_0 => din2_re_dly3[11].ENA
enb_1_16_0 => din2_re_dly3[10].ENA
enb_1_16_0 => din2_re_dly3[9].ENA
enb_1_16_0 => din2_re_dly3[8].ENA
enb_1_16_0 => din2_re_dly3[7].ENA
enb_1_16_0 => din2_re_dly3[6].ENA
enb_1_16_0 => din2_re_dly3[5].ENA
enb_1_16_0 => din2_re_dly3[4].ENA
enb_1_16_0 => din2_re_dly3[3].ENA
enb_1_16_0 => din2_re_dly3[2].ENA
enb_1_16_0 => din2_re_dly3[1].ENA
enb_1_16_0 => din2_re_dly3[0].ENA
enb_1_16_0 => din2_im_dly3[11].ENA
enb_1_16_0 => din2_im_dly3[10].ENA
enb_1_16_0 => din2_im_dly3[9].ENA
enb_1_16_0 => din2_im_dly3[8].ENA
enb_1_16_0 => din2_im_dly3[7].ENA
enb_1_16_0 => din2_im_dly3[6].ENA
enb_1_16_0 => din2_im_dly3[5].ENA
enb_1_16_0 => din2_im_dly3[4].ENA
enb_1_16_0 => din2_im_dly3[3].ENA
enb_1_16_0 => din2_im_dly3[2].ENA
enb_1_16_0 => din2_im_dly3[1].ENA
enb_1_16_0 => din2_im_dly3[0].ENA
enb_1_16_0 => di2_vld_dly1.ENA
enb_1_16_0 => di2_vld_dly2.ENA
dout_9_re[0] => din1_re_dly1[0].DATAIN
dout_9_re[1] => din1_re_dly1[1].DATAIN
dout_9_re[2] => din1_re_dly1[2].DATAIN
dout_9_re[3] => din1_re_dly1[3].DATAIN
dout_9_re[4] => din1_re_dly1[4].DATAIN
dout_9_re[5] => din1_re_dly1[5].DATAIN
dout_9_re[6] => din1_re_dly1[6].DATAIN
dout_9_re[7] => din1_re_dly1[7].DATAIN
dout_9_re[8] => din1_re_dly1[8].DATAIN
dout_9_re[9] => din1_re_dly1[9].DATAIN
dout_9_re[10] => din1_re_dly1[10].DATAIN
dout_9_re[11] => din1_re_dly1[11].DATAIN
dout_9_im[0] => din1_im_dly1[0].DATAIN
dout_9_im[1] => din1_im_dly1[1].DATAIN
dout_9_im[2] => din1_im_dly1[2].DATAIN
dout_9_im[3] => din1_im_dly1[3].DATAIN
dout_9_im[4] => din1_im_dly1[4].DATAIN
dout_9_im[5] => din1_im_dly1[5].DATAIN
dout_9_im[6] => din1_im_dly1[6].DATAIN
dout_9_im[7] => din1_im_dly1[7].DATAIN
dout_9_im[8] => din1_im_dly1[8].DATAIN
dout_9_im[9] => din1_im_dly1[9].DATAIN
dout_9_im[10] => din1_im_dly1[10].DATAIN
dout_9_im[11] => din1_im_dly1[11].DATAIN
dout_11_re[0] => din2_re_dly1[0].DATAIN
dout_11_re[1] => din2_re_dly1[1].DATAIN
dout_11_re[2] => din2_re_dly1[2].DATAIN
dout_11_re[3] => din2_re_dly1[3].DATAIN
dout_11_re[4] => din2_re_dly1[4].DATAIN
dout_11_re[5] => din2_re_dly1[5].DATAIN
dout_11_re[6] => din2_re_dly1[6].DATAIN
dout_11_re[7] => din2_re_dly1[7].DATAIN
dout_11_re[8] => din2_re_dly1[8].DATAIN
dout_11_re[9] => din2_re_dly1[9].DATAIN
dout_11_re[10] => din2_re_dly1[10].DATAIN
dout_11_re[11] => din2_re_dly1[11].DATAIN
dout_11_im[0] => din2_im_dly1[0].DATAIN
dout_11_im[1] => din2_im_dly1[1].DATAIN
dout_11_im[2] => din2_im_dly1[2].DATAIN
dout_11_im[3] => din2_im_dly1[3].DATAIN
dout_11_im[4] => din2_im_dly1[4].DATAIN
dout_11_im[5] => din2_im_dly1[5].DATAIN
dout_11_im[6] => din2_im_dly1[6].DATAIN
dout_11_im[7] => din2_im_dly1[7].DATAIN
dout_11_im[8] => din2_im_dly1[8].DATAIN
dout_11_im[9] => din2_im_dly1[9].DATAIN
dout_11_im[10] => din2_im_dly1[10].DATAIN
dout_11_im[11] => din2_im_dly1[11].DATAIN
dout_2_vld => di2_vld_dly1.DATAIN
twdl_3_9_re[0] => ~NO_FANOUT~
twdl_3_9_re[1] => ~NO_FANOUT~
twdl_3_9_re[2] => ~NO_FANOUT~
twdl_3_9_re[3] => ~NO_FANOUT~
twdl_3_9_re[4] => ~NO_FANOUT~
twdl_3_9_re[5] => ~NO_FANOUT~
twdl_3_9_re[6] => ~NO_FANOUT~
twdl_3_9_re[7] => ~NO_FANOUT~
twdl_3_9_re[8] => ~NO_FANOUT~
twdl_3_9_re[9] => ~NO_FANOUT~
twdl_3_9_re[10] => ~NO_FANOUT~
twdl_3_9_re[11] => ~NO_FANOUT~
twdl_3_9_im[0] => ~NO_FANOUT~
twdl_3_9_im[1] => ~NO_FANOUT~
twdl_3_9_im[2] => ~NO_FANOUT~
twdl_3_9_im[3] => ~NO_FANOUT~
twdl_3_9_im[4] => ~NO_FANOUT~
twdl_3_9_im[5] => ~NO_FANOUT~
twdl_3_9_im[6] => ~NO_FANOUT~
twdl_3_9_im[7] => ~NO_FANOUT~
twdl_3_9_im[8] => ~NO_FANOUT~
twdl_3_9_im[9] => ~NO_FANOUT~
twdl_3_9_im[10] => ~NO_FANOUT~
twdl_3_9_im[11] => ~NO_FANOUT~
twdl_3_10_re[0] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[0]
twdl_3_10_re[1] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[1]
twdl_3_10_re[2] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[2]
twdl_3_10_re[3] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[3]
twdl_3_10_re[4] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[4]
twdl_3_10_re[5] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[5]
twdl_3_10_re[6] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[6]
twdl_3_10_re[7] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[7]
twdl_3_10_re[8] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[8]
twdl_3_10_re[9] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[9]
twdl_3_10_re[10] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[10]
twdl_3_10_re[11] => complex4multiply_block5:u_MUL4_2.twdl_3_10_re[11]
twdl_3_10_im[0] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[0]
twdl_3_10_im[1] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[1]
twdl_3_10_im[2] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[2]
twdl_3_10_im[3] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[3]
twdl_3_10_im[4] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[4]
twdl_3_10_im[5] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[5]
twdl_3_10_im[6] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[6]
twdl_3_10_im[7] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[7]
twdl_3_10_im[8] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[8]
twdl_3_10_im[9] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[9]
twdl_3_10_im[10] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[10]
twdl_3_10_im[11] => complex4multiply_block5:u_MUL4_2.twdl_3_10_im[11]
twdl_3_10_vld => ~NO_FANOUT~
softReset => complex4multiply_block5:u_MUL4_2.softReset
twdlXdin_9_re[0] <= din1_re_dly9[0].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_re[1] <= din1_re_dly9[1].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_re[2] <= din1_re_dly9[2].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_re[3] <= din1_re_dly9[3].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_re[4] <= din1_re_dly9[4].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_re[5] <= din1_re_dly9[5].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_re[6] <= din1_re_dly9[6].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_re[7] <= din1_re_dly9[7].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_re[8] <= din1_re_dly9[8].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_re[9] <= din1_re_dly9[9].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_re[10] <= din1_re_dly9[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_re[11] <= din1_re_dly9[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[0] <= din1_im_dly9[0].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[1] <= din1_im_dly9[1].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[2] <= din1_im_dly9[2].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[3] <= din1_im_dly9[3].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[4] <= din1_im_dly9[4].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[5] <= din1_im_dly9[5].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[6] <= din1_im_dly9[6].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[7] <= din1_im_dly9[7].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[8] <= din1_im_dly9[8].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[9] <= din1_im_dly9[9].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[10] <= din1_im_dly9[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_9_im[11] <= din1_im_dly9[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[0] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[0]
twdlXdin_10_re[1] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[1]
twdlXdin_10_re[2] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[2]
twdlXdin_10_re[3] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[3]
twdlXdin_10_re[4] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[4]
twdlXdin_10_re[5] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[5]
twdlXdin_10_re[6] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[6]
twdlXdin_10_re[7] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[7]
twdlXdin_10_re[8] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[8]
twdlXdin_10_re[9] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[9]
twdlXdin_10_re[10] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[10]
twdlXdin_10_re[11] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_re[11]
twdlXdin_10_im[0] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[0]
twdlXdin_10_im[1] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[1]
twdlXdin_10_im[2] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[2]
twdlXdin_10_im[3] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[3]
twdlXdin_10_im[4] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[4]
twdlXdin_10_im[5] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[5]
twdlXdin_10_im[6] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[6]
twdlXdin_10_im[7] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[7]
twdlXdin_10_im[8] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[8]
twdlXdin_10_im[9] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[9]
twdlXdin_10_im[10] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[10]
twdlXdin_10_im[11] <= complex4multiply_block5:u_MUL4_2.twdlXdin_10_im[11]
twdlXdin_9_vld <= complex4multiply_block5:u_MUL4_2.twdlXdin2_vld


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex4Multiply_block5:u_MUL4_2
clk => twdlXdin2_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin2_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin2_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din2_re_dly3[0] => din_re_reg[0].DATAIN
din2_re_dly3[1] => din_re_reg[1].DATAIN
din2_re_dly3[2] => din_re_reg[2].DATAIN
din2_re_dly3[3] => din_re_reg[3].DATAIN
din2_re_dly3[4] => din_re_reg[4].DATAIN
din2_re_dly3[5] => din_re_reg[5].DATAIN
din2_re_dly3[6] => din_re_reg[6].DATAIN
din2_re_dly3[7] => din_re_reg[7].DATAIN
din2_re_dly3[8] => din_re_reg[8].DATAIN
din2_re_dly3[9] => din_re_reg[9].DATAIN
din2_re_dly3[10] => din_re_reg[10].DATAIN
din2_re_dly3[11] => din_re_reg[11].DATAIN
din2_im_dly3[0] => din_im_reg[0].DATAIN
din2_im_dly3[1] => din_im_reg[1].DATAIN
din2_im_dly3[2] => din_im_reg[2].DATAIN
din2_im_dly3[3] => din_im_reg[3].DATAIN
din2_im_dly3[4] => din_im_reg[4].DATAIN
din2_im_dly3[5] => din_im_reg[5].DATAIN
din2_im_dly3[6] => din_im_reg[6].DATAIN
din2_im_dly3[7] => din_im_reg[7].DATAIN
din2_im_dly3[8] => din_im_reg[8].DATAIN
din2_im_dly3[9] => din_im_reg[9].DATAIN
din2_im_dly3[10] => din_im_reg[10].DATAIN
din2_im_dly3[11] => din_im_reg[11].DATAIN
di2_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_10_re[0] => twdl_re_reg[0].DATAIN
twdl_3_10_re[1] => twdl_re_reg[1].DATAIN
twdl_3_10_re[2] => twdl_re_reg[2].DATAIN
twdl_3_10_re[3] => twdl_re_reg[3].DATAIN
twdl_3_10_re[4] => twdl_re_reg[4].DATAIN
twdl_3_10_re[5] => twdl_re_reg[5].DATAIN
twdl_3_10_re[6] => twdl_re_reg[6].DATAIN
twdl_3_10_re[7] => twdl_re_reg[7].DATAIN
twdl_3_10_re[8] => twdl_re_reg[8].DATAIN
twdl_3_10_re[9] => twdl_re_reg[9].DATAIN
twdl_3_10_re[10] => twdl_re_reg[10].DATAIN
twdl_3_10_re[11] => twdl_re_reg[11].DATAIN
twdl_3_10_im[0] => twdl_im_reg[0].DATAIN
twdl_3_10_im[1] => twdl_im_reg[1].DATAIN
twdl_3_10_im[2] => twdl_im_reg[2].DATAIN
twdl_3_10_im[3] => twdl_im_reg[3].DATAIN
twdl_3_10_im[4] => twdl_im_reg[4].DATAIN
twdl_3_10_im[5] => twdl_im_reg[5].DATAIN
twdl_3_10_im[6] => twdl_im_reg[6].DATAIN
twdl_3_10_im[7] => twdl_im_reg[7].DATAIN
twdl_3_10_im[8] => twdl_im_reg[8].DATAIN
twdl_3_10_im[9] => twdl_im_reg[9].DATAIN
twdl_3_10_im[10] => twdl_im_reg[10].DATAIN
twdl_3_10_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_10_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_10_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin2_vld <= twdlXdin2_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_6_re[0] => Add0.IN13
dout_6_re[0] => Add1.IN26
dout_6_re[0] => Add4.IN13
dout_6_re[0] => Add5.IN26
dout_6_re[1] => Add0.IN12
dout_6_re[1] => Add1.IN25
dout_6_re[1] => Add4.IN12
dout_6_re[1] => Add5.IN25
dout_6_re[2] => Add0.IN11
dout_6_re[2] => Add1.IN24
dout_6_re[2] => Add4.IN11
dout_6_re[2] => Add5.IN24
dout_6_re[3] => Add0.IN10
dout_6_re[3] => Add1.IN23
dout_6_re[3] => Add4.IN10
dout_6_re[3] => Add5.IN23
dout_6_re[4] => Add0.IN9
dout_6_re[4] => Add1.IN22
dout_6_re[4] => Add4.IN9
dout_6_re[4] => Add5.IN22
dout_6_re[5] => Add0.IN8
dout_6_re[5] => Add1.IN21
dout_6_re[5] => Add4.IN8
dout_6_re[5] => Add5.IN21
dout_6_re[6] => Add0.IN7
dout_6_re[6] => Add1.IN20
dout_6_re[6] => Add4.IN7
dout_6_re[6] => Add5.IN20
dout_6_re[7] => Add0.IN6
dout_6_re[7] => Add1.IN19
dout_6_re[7] => Add4.IN6
dout_6_re[7] => Add5.IN19
dout_6_re[8] => Add0.IN5
dout_6_re[8] => Add1.IN18
dout_6_re[8] => Add4.IN5
dout_6_re[8] => Add5.IN18
dout_6_re[9] => Add0.IN4
dout_6_re[9] => Add1.IN17
dout_6_re[9] => Add4.IN4
dout_6_re[9] => Add5.IN17
dout_6_re[10] => Add0.IN3
dout_6_re[10] => Add1.IN16
dout_6_re[10] => Add4.IN3
dout_6_re[10] => Add5.IN16
dout_6_re[11] => Add0.IN1
dout_6_re[11] => Add0.IN2
dout_6_re[11] => Add1.IN14
dout_6_re[11] => Add1.IN15
dout_6_re[11] => Add4.IN1
dout_6_re[11] => Add4.IN2
dout_6_re[11] => Add5.IN14
dout_6_re[11] => Add5.IN15
dout_6_im[0] => Add2.IN13
dout_6_im[0] => Add3.IN26
dout_6_im[0] => Add6.IN13
dout_6_im[0] => Add7.IN26
dout_6_im[1] => Add2.IN12
dout_6_im[1] => Add3.IN25
dout_6_im[1] => Add6.IN12
dout_6_im[1] => Add7.IN25
dout_6_im[2] => Add2.IN11
dout_6_im[2] => Add3.IN24
dout_6_im[2] => Add6.IN11
dout_6_im[2] => Add7.IN24
dout_6_im[3] => Add2.IN10
dout_6_im[3] => Add3.IN23
dout_6_im[3] => Add6.IN10
dout_6_im[3] => Add7.IN23
dout_6_im[4] => Add2.IN9
dout_6_im[4] => Add3.IN22
dout_6_im[4] => Add6.IN9
dout_6_im[4] => Add7.IN22
dout_6_im[5] => Add2.IN8
dout_6_im[5] => Add3.IN21
dout_6_im[5] => Add6.IN8
dout_6_im[5] => Add7.IN21
dout_6_im[6] => Add2.IN7
dout_6_im[6] => Add3.IN20
dout_6_im[6] => Add6.IN7
dout_6_im[6] => Add7.IN20
dout_6_im[7] => Add2.IN6
dout_6_im[7] => Add3.IN19
dout_6_im[7] => Add6.IN6
dout_6_im[7] => Add7.IN19
dout_6_im[8] => Add2.IN5
dout_6_im[8] => Add3.IN18
dout_6_im[8] => Add6.IN5
dout_6_im[8] => Add7.IN18
dout_6_im[9] => Add2.IN4
dout_6_im[9] => Add3.IN17
dout_6_im[9] => Add6.IN4
dout_6_im[9] => Add7.IN17
dout_6_im[10] => Add2.IN3
dout_6_im[10] => Add3.IN16
dout_6_im[10] => Add6.IN3
dout_6_im[10] => Add7.IN16
dout_6_im[11] => Add2.IN1
dout_6_im[11] => Add2.IN2
dout_6_im[11] => Add3.IN14
dout_6_im[11] => Add3.IN15
dout_6_im[11] => Add6.IN1
dout_6_im[11] => Add6.IN2
dout_6_im[11] => Add7.IN14
dout_6_im[11] => Add7.IN15
dout_14_re[0] => Add2.IN26
dout_14_re[0] => Add4.IN26
dout_14_re[0] => Add3.IN13
dout_14_re[0] => Add5.IN13
dout_14_re[1] => Add2.IN25
dout_14_re[1] => Add4.IN25
dout_14_re[1] => Add3.IN12
dout_14_re[1] => Add5.IN12
dout_14_re[2] => Add2.IN24
dout_14_re[2] => Add4.IN24
dout_14_re[2] => Add3.IN11
dout_14_re[2] => Add5.IN11
dout_14_re[3] => Add2.IN23
dout_14_re[3] => Add4.IN23
dout_14_re[3] => Add3.IN10
dout_14_re[3] => Add5.IN10
dout_14_re[4] => Add2.IN22
dout_14_re[4] => Add4.IN22
dout_14_re[4] => Add3.IN9
dout_14_re[4] => Add5.IN9
dout_14_re[5] => Add2.IN21
dout_14_re[5] => Add4.IN21
dout_14_re[5] => Add3.IN8
dout_14_re[5] => Add5.IN8
dout_14_re[6] => Add2.IN20
dout_14_re[6] => Add4.IN20
dout_14_re[6] => Add3.IN7
dout_14_re[6] => Add5.IN7
dout_14_re[7] => Add2.IN19
dout_14_re[7] => Add4.IN19
dout_14_re[7] => Add3.IN6
dout_14_re[7] => Add5.IN6
dout_14_re[8] => Add2.IN18
dout_14_re[8] => Add4.IN18
dout_14_re[8] => Add3.IN5
dout_14_re[8] => Add5.IN5
dout_14_re[9] => Add2.IN17
dout_14_re[9] => Add4.IN17
dout_14_re[9] => Add3.IN4
dout_14_re[9] => Add5.IN4
dout_14_re[10] => Add2.IN16
dout_14_re[10] => Add4.IN16
dout_14_re[10] => Add3.IN3
dout_14_re[10] => Add5.IN3
dout_14_re[11] => Add2.IN14
dout_14_re[11] => Add2.IN15
dout_14_re[11] => Add4.IN14
dout_14_re[11] => Add4.IN15
dout_14_re[11] => Add3.IN1
dout_14_re[11] => Add3.IN2
dout_14_re[11] => Add5.IN1
dout_14_re[11] => Add5.IN2
dout_14_im[0] => Add0.IN26
dout_14_im[0] => Add6.IN26
dout_14_im[0] => Add1.IN13
dout_14_im[0] => Add7.IN13
dout_14_im[1] => Add0.IN25
dout_14_im[1] => Add6.IN25
dout_14_im[1] => Add1.IN12
dout_14_im[1] => Add7.IN12
dout_14_im[2] => Add0.IN24
dout_14_im[2] => Add6.IN24
dout_14_im[2] => Add1.IN11
dout_14_im[2] => Add7.IN11
dout_14_im[3] => Add0.IN23
dout_14_im[3] => Add6.IN23
dout_14_im[3] => Add1.IN10
dout_14_im[3] => Add7.IN10
dout_14_im[4] => Add0.IN22
dout_14_im[4] => Add6.IN22
dout_14_im[4] => Add1.IN9
dout_14_im[4] => Add7.IN9
dout_14_im[5] => Add0.IN21
dout_14_im[5] => Add6.IN21
dout_14_im[5] => Add1.IN8
dout_14_im[5] => Add7.IN8
dout_14_im[6] => Add0.IN20
dout_14_im[6] => Add6.IN20
dout_14_im[6] => Add1.IN7
dout_14_im[6] => Add7.IN7
dout_14_im[7] => Add0.IN19
dout_14_im[7] => Add6.IN19
dout_14_im[7] => Add1.IN6
dout_14_im[7] => Add7.IN6
dout_14_im[8] => Add0.IN18
dout_14_im[8] => Add6.IN18
dout_14_im[8] => Add1.IN5
dout_14_im[8] => Add7.IN5
dout_14_im[9] => Add0.IN17
dout_14_im[9] => Add6.IN17
dout_14_im[9] => Add1.IN4
dout_14_im[9] => Add7.IN4
dout_14_im[10] => Add0.IN16
dout_14_im[10] => Add6.IN16
dout_14_im[10] => Add1.IN3
dout_14_im[10] => Add7.IN3
dout_14_im[11] => Add0.IN14
dout_14_im[11] => Add0.IN15
dout_14_im[11] => Add6.IN14
dout_14_im[11] => Add6.IN15
dout_14_im[11] => Add1.IN1
dout_14_im[11] => Add1.IN2
dout_14_im[11] => Add7.IN1
dout_14_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_13_re[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re_1[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im_1[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_8_re[0] => Add0.IN13
dout_8_re[0] => Add1.IN26
dout_8_re[0] => Add4.IN13
dout_8_re[0] => Add5.IN26
dout_8_re[1] => Add0.IN12
dout_8_re[1] => Add1.IN25
dout_8_re[1] => Add4.IN12
dout_8_re[1] => Add5.IN25
dout_8_re[2] => Add0.IN11
dout_8_re[2] => Add1.IN24
dout_8_re[2] => Add4.IN11
dout_8_re[2] => Add5.IN24
dout_8_re[3] => Add0.IN10
dout_8_re[3] => Add1.IN23
dout_8_re[3] => Add4.IN10
dout_8_re[3] => Add5.IN23
dout_8_re[4] => Add0.IN9
dout_8_re[4] => Add1.IN22
dout_8_re[4] => Add4.IN9
dout_8_re[4] => Add5.IN22
dout_8_re[5] => Add0.IN8
dout_8_re[5] => Add1.IN21
dout_8_re[5] => Add4.IN8
dout_8_re[5] => Add5.IN21
dout_8_re[6] => Add0.IN7
dout_8_re[6] => Add1.IN20
dout_8_re[6] => Add4.IN7
dout_8_re[6] => Add5.IN20
dout_8_re[7] => Add0.IN6
dout_8_re[7] => Add1.IN19
dout_8_re[7] => Add4.IN6
dout_8_re[7] => Add5.IN19
dout_8_re[8] => Add0.IN5
dout_8_re[8] => Add1.IN18
dout_8_re[8] => Add4.IN5
dout_8_re[8] => Add5.IN18
dout_8_re[9] => Add0.IN4
dout_8_re[9] => Add1.IN17
dout_8_re[9] => Add4.IN4
dout_8_re[9] => Add5.IN17
dout_8_re[10] => Add0.IN3
dout_8_re[10] => Add1.IN16
dout_8_re[10] => Add4.IN3
dout_8_re[10] => Add5.IN16
dout_8_re[11] => Add0.IN1
dout_8_re[11] => Add0.IN2
dout_8_re[11] => Add1.IN14
dout_8_re[11] => Add1.IN15
dout_8_re[11] => Add4.IN1
dout_8_re[11] => Add4.IN2
dout_8_re[11] => Add5.IN14
dout_8_re[11] => Add5.IN15
dout_8_im[0] => Add2.IN13
dout_8_im[0] => Add3.IN26
dout_8_im[0] => Add6.IN13
dout_8_im[0] => Add7.IN26
dout_8_im[1] => Add2.IN12
dout_8_im[1] => Add3.IN25
dout_8_im[1] => Add6.IN12
dout_8_im[1] => Add7.IN25
dout_8_im[2] => Add2.IN11
dout_8_im[2] => Add3.IN24
dout_8_im[2] => Add6.IN11
dout_8_im[2] => Add7.IN24
dout_8_im[3] => Add2.IN10
dout_8_im[3] => Add3.IN23
dout_8_im[3] => Add6.IN10
dout_8_im[3] => Add7.IN23
dout_8_im[4] => Add2.IN9
dout_8_im[4] => Add3.IN22
dout_8_im[4] => Add6.IN9
dout_8_im[4] => Add7.IN22
dout_8_im[5] => Add2.IN8
dout_8_im[5] => Add3.IN21
dout_8_im[5] => Add6.IN8
dout_8_im[5] => Add7.IN21
dout_8_im[6] => Add2.IN7
dout_8_im[6] => Add3.IN20
dout_8_im[6] => Add6.IN7
dout_8_im[6] => Add7.IN20
dout_8_im[7] => Add2.IN6
dout_8_im[7] => Add3.IN19
dout_8_im[7] => Add6.IN6
dout_8_im[7] => Add7.IN19
dout_8_im[8] => Add2.IN5
dout_8_im[8] => Add3.IN18
dout_8_im[8] => Add6.IN5
dout_8_im[8] => Add7.IN18
dout_8_im[9] => Add2.IN4
dout_8_im[9] => Add3.IN17
dout_8_im[9] => Add6.IN4
dout_8_im[9] => Add7.IN17
dout_8_im[10] => Add2.IN3
dout_8_im[10] => Add3.IN16
dout_8_im[10] => Add6.IN3
dout_8_im[10] => Add7.IN16
dout_8_im[11] => Add2.IN1
dout_8_im[11] => Add2.IN2
dout_8_im[11] => Add3.IN14
dout_8_im[11] => Add3.IN15
dout_8_im[11] => Add6.IN1
dout_8_im[11] => Add6.IN2
dout_8_im[11] => Add7.IN14
dout_8_im[11] => Add7.IN15
dout_16_re[0] => Add2.IN26
dout_16_re[0] => Add4.IN26
dout_16_re[0] => Add3.IN13
dout_16_re[0] => Add5.IN13
dout_16_re[1] => Add2.IN25
dout_16_re[1] => Add4.IN25
dout_16_re[1] => Add3.IN12
dout_16_re[1] => Add5.IN12
dout_16_re[2] => Add2.IN24
dout_16_re[2] => Add4.IN24
dout_16_re[2] => Add3.IN11
dout_16_re[2] => Add5.IN11
dout_16_re[3] => Add2.IN23
dout_16_re[3] => Add4.IN23
dout_16_re[3] => Add3.IN10
dout_16_re[3] => Add5.IN10
dout_16_re[4] => Add2.IN22
dout_16_re[4] => Add4.IN22
dout_16_re[4] => Add3.IN9
dout_16_re[4] => Add5.IN9
dout_16_re[5] => Add2.IN21
dout_16_re[5] => Add4.IN21
dout_16_re[5] => Add3.IN8
dout_16_re[5] => Add5.IN8
dout_16_re[6] => Add2.IN20
dout_16_re[6] => Add4.IN20
dout_16_re[6] => Add3.IN7
dout_16_re[6] => Add5.IN7
dout_16_re[7] => Add2.IN19
dout_16_re[7] => Add4.IN19
dout_16_re[7] => Add3.IN6
dout_16_re[7] => Add5.IN6
dout_16_re[8] => Add2.IN18
dout_16_re[8] => Add4.IN18
dout_16_re[8] => Add3.IN5
dout_16_re[8] => Add5.IN5
dout_16_re[9] => Add2.IN17
dout_16_re[9] => Add4.IN17
dout_16_re[9] => Add3.IN4
dout_16_re[9] => Add5.IN4
dout_16_re[10] => Add2.IN16
dout_16_re[10] => Add4.IN16
dout_16_re[10] => Add3.IN3
dout_16_re[10] => Add5.IN3
dout_16_re[11] => Add2.IN14
dout_16_re[11] => Add2.IN15
dout_16_re[11] => Add4.IN14
dout_16_re[11] => Add4.IN15
dout_16_re[11] => Add3.IN1
dout_16_re[11] => Add3.IN2
dout_16_re[11] => Add5.IN1
dout_16_re[11] => Add5.IN2
dout_16_im[0] => Add0.IN26
dout_16_im[0] => Add6.IN26
dout_16_im[0] => Add1.IN13
dout_16_im[0] => Add7.IN13
dout_16_im[1] => Add0.IN25
dout_16_im[1] => Add6.IN25
dout_16_im[1] => Add1.IN12
dout_16_im[1] => Add7.IN12
dout_16_im[2] => Add0.IN24
dout_16_im[2] => Add6.IN24
dout_16_im[2] => Add1.IN11
dout_16_im[2] => Add7.IN11
dout_16_im[3] => Add0.IN23
dout_16_im[3] => Add6.IN23
dout_16_im[3] => Add1.IN10
dout_16_im[3] => Add7.IN10
dout_16_im[4] => Add0.IN22
dout_16_im[4] => Add6.IN22
dout_16_im[4] => Add1.IN9
dout_16_im[4] => Add7.IN9
dout_16_im[5] => Add0.IN21
dout_16_im[5] => Add6.IN21
dout_16_im[5] => Add1.IN8
dout_16_im[5] => Add7.IN8
dout_16_im[6] => Add0.IN20
dout_16_im[6] => Add6.IN20
dout_16_im[6] => Add1.IN7
dout_16_im[6] => Add7.IN7
dout_16_im[7] => Add0.IN19
dout_16_im[7] => Add6.IN19
dout_16_im[7] => Add1.IN6
dout_16_im[7] => Add7.IN6
dout_16_im[8] => Add0.IN18
dout_16_im[8] => Add6.IN18
dout_16_im[8] => Add1.IN5
dout_16_im[8] => Add7.IN5
dout_16_im[9] => Add0.IN17
dout_16_im[9] => Add6.IN17
dout_16_im[9] => Add1.IN4
dout_16_im[9] => Add7.IN4
dout_16_im[10] => Add0.IN16
dout_16_im[10] => Add6.IN16
dout_16_im[10] => Add1.IN3
dout_16_im[10] => Add7.IN3
dout_16_im[11] => Add0.IN14
dout_16_im[11] => Add0.IN15
dout_16_im[11] => Add6.IN14
dout_16_im[11] => Add6.IN15
dout_16_im[11] => Add1.IN1
dout_16_im[11] => Add1.IN2
dout_16_im[11] => Add7.IN1
dout_16_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_15_re[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_2_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_11:u_twdlROM_3_11
clk => twdl_3_11_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_11_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].ACLR
reset => Radix22TwdlMapping_phase[1].PRESET
reset => Radix22TwdlMapping_cnt[0].ACLR
reset => Radix22TwdlMapping_cnt[1].PRESET
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_11_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_11_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_11_vld <= twdl_3_11_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_12:u_twdlROM_3_12
clk => twdl_3_12_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_12_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].ACLR
reset => Radix22TwdlMapping_phase[1].PRESET
reset => Radix22TwdlMapping_cnt[0].PRESET
reset => Radix22TwdlMapping_cnt[1].PRESET
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_12_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_12_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_12_vld <= twdl_3_12_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11
clk => di2_vld_dly3.CLK
clk => di2_vld_dly2.CLK
clk => di2_vld_dly1.CLK
clk => din2_im_dly3[0].CLK
clk => din2_im_dly3[1].CLK
clk => din2_im_dly3[2].CLK
clk => din2_im_dly3[3].CLK
clk => din2_im_dly3[4].CLK
clk => din2_im_dly3[5].CLK
clk => din2_im_dly3[6].CLK
clk => din2_im_dly3[7].CLK
clk => din2_im_dly3[8].CLK
clk => din2_im_dly3[9].CLK
clk => din2_im_dly3[10].CLK
clk => din2_im_dly3[11].CLK
clk => din2_re_dly3[0].CLK
clk => din2_re_dly3[1].CLK
clk => din2_re_dly3[2].CLK
clk => din2_re_dly3[3].CLK
clk => din2_re_dly3[4].CLK
clk => din2_re_dly3[5].CLK
clk => din2_re_dly3[6].CLK
clk => din2_re_dly3[7].CLK
clk => din2_re_dly3[8].CLK
clk => din2_re_dly3[9].CLK
clk => din2_re_dly3[10].CLK
clk => din2_re_dly3[11].CLK
clk => din2_im_dly2[0].CLK
clk => din2_im_dly2[1].CLK
clk => din2_im_dly2[2].CLK
clk => din2_im_dly2[3].CLK
clk => din2_im_dly2[4].CLK
clk => din2_im_dly2[5].CLK
clk => din2_im_dly2[6].CLK
clk => din2_im_dly2[7].CLK
clk => din2_im_dly2[8].CLK
clk => din2_im_dly2[9].CLK
clk => din2_im_dly2[10].CLK
clk => din2_im_dly2[11].CLK
clk => din2_im_dly1[0].CLK
clk => din2_im_dly1[1].CLK
clk => din2_im_dly1[2].CLK
clk => din2_im_dly1[3].CLK
clk => din2_im_dly1[4].CLK
clk => din2_im_dly1[5].CLK
clk => din2_im_dly1[6].CLK
clk => din2_im_dly1[7].CLK
clk => din2_im_dly1[8].CLK
clk => din2_im_dly1[9].CLK
clk => din2_im_dly1[10].CLK
clk => din2_im_dly1[11].CLK
clk => din2_re_dly2[0].CLK
clk => din2_re_dly2[1].CLK
clk => din2_re_dly2[2].CLK
clk => din2_re_dly2[3].CLK
clk => din2_re_dly2[4].CLK
clk => din2_re_dly2[5].CLK
clk => din2_re_dly2[6].CLK
clk => din2_re_dly2[7].CLK
clk => din2_re_dly2[8].CLK
clk => din2_re_dly2[9].CLK
clk => din2_re_dly2[10].CLK
clk => din2_re_dly2[11].CLK
clk => din2_re_dly1[0].CLK
clk => din2_re_dly1[1].CLK
clk => din2_re_dly1[2].CLK
clk => din2_re_dly1[3].CLK
clk => din2_re_dly1[4].CLK
clk => din2_re_dly1[5].CLK
clk => din2_re_dly1[6].CLK
clk => din2_re_dly1[7].CLK
clk => din2_re_dly1[8].CLK
clk => din2_re_dly1[9].CLK
clk => din2_re_dly1[10].CLK
clk => din2_re_dly1[11].CLK
clk => din1_vld_dly3.CLK
clk => din1_vld_dly2.CLK
clk => din1_vld_dly1.CLK
clk => din1_im_dly3[0].CLK
clk => din1_im_dly3[1].CLK
clk => din1_im_dly3[2].CLK
clk => din1_im_dly3[3].CLK
clk => din1_im_dly3[4].CLK
clk => din1_im_dly3[5].CLK
clk => din1_im_dly3[6].CLK
clk => din1_im_dly3[7].CLK
clk => din1_im_dly3[8].CLK
clk => din1_im_dly3[9].CLK
clk => din1_im_dly3[10].CLK
clk => din1_im_dly3[11].CLK
clk => din1_re_dly3[0].CLK
clk => din1_re_dly3[1].CLK
clk => din1_re_dly3[2].CLK
clk => din1_re_dly3[3].CLK
clk => din1_re_dly3[4].CLK
clk => din1_re_dly3[5].CLK
clk => din1_re_dly3[6].CLK
clk => din1_re_dly3[7].CLK
clk => din1_re_dly3[8].CLK
clk => din1_re_dly3[9].CLK
clk => din1_re_dly3[10].CLK
clk => din1_re_dly3[11].CLK
clk => din1_im_dly2[0].CLK
clk => din1_im_dly2[1].CLK
clk => din1_im_dly2[2].CLK
clk => din1_im_dly2[3].CLK
clk => din1_im_dly2[4].CLK
clk => din1_im_dly2[5].CLK
clk => din1_im_dly2[6].CLK
clk => din1_im_dly2[7].CLK
clk => din1_im_dly2[8].CLK
clk => din1_im_dly2[9].CLK
clk => din1_im_dly2[10].CLK
clk => din1_im_dly2[11].CLK
clk => din1_im_dly1[0].CLK
clk => din1_im_dly1[1].CLK
clk => din1_im_dly1[2].CLK
clk => din1_im_dly1[3].CLK
clk => din1_im_dly1[4].CLK
clk => din1_im_dly1[5].CLK
clk => din1_im_dly1[6].CLK
clk => din1_im_dly1[7].CLK
clk => din1_im_dly1[8].CLK
clk => din1_im_dly1[9].CLK
clk => din1_im_dly1[10].CLK
clk => din1_im_dly1[11].CLK
clk => din1_re_dly2[0].CLK
clk => din1_re_dly2[1].CLK
clk => din1_re_dly2[2].CLK
clk => din1_re_dly2[3].CLK
clk => din1_re_dly2[4].CLK
clk => din1_re_dly2[5].CLK
clk => din1_re_dly2[6].CLK
clk => din1_re_dly2[7].CLK
clk => din1_re_dly2[8].CLK
clk => din1_re_dly2[9].CLK
clk => din1_re_dly2[10].CLK
clk => din1_re_dly2[11].CLK
clk => din1_re_dly1[0].CLK
clk => din1_re_dly1[1].CLK
clk => din1_re_dly1[2].CLK
clk => din1_re_dly1[3].CLK
clk => din1_re_dly1[4].CLK
clk => din1_re_dly1[5].CLK
clk => din1_re_dly1[6].CLK
clk => din1_re_dly1[7].CLK
clk => din1_re_dly1[8].CLK
clk => din1_re_dly1[9].CLK
clk => din1_re_dly1[10].CLK
clk => din1_re_dly1[11].CLK
clk => complex4multiply_block6:u_MUL4_1.clk
clk => complex4multiply_block7:u_MUL4_2.clk
reset => di2_vld_dly3.ACLR
reset => di2_vld_dly2.ACLR
reset => di2_vld_dly1.ACLR
reset => din2_im_dly3[0].ACLR
reset => din2_im_dly3[1].ACLR
reset => din2_im_dly3[2].ACLR
reset => din2_im_dly3[3].ACLR
reset => din2_im_dly3[4].ACLR
reset => din2_im_dly3[5].ACLR
reset => din2_im_dly3[6].ACLR
reset => din2_im_dly3[7].ACLR
reset => din2_im_dly3[8].ACLR
reset => din2_im_dly3[9].ACLR
reset => din2_im_dly3[10].ACLR
reset => din2_im_dly3[11].ACLR
reset => din2_re_dly3[0].ACLR
reset => din2_re_dly3[1].ACLR
reset => din2_re_dly3[2].ACLR
reset => din2_re_dly3[3].ACLR
reset => din2_re_dly3[4].ACLR
reset => din2_re_dly3[5].ACLR
reset => din2_re_dly3[6].ACLR
reset => din2_re_dly3[7].ACLR
reset => din2_re_dly3[8].ACLR
reset => din2_re_dly3[9].ACLR
reset => din2_re_dly3[10].ACLR
reset => din2_re_dly3[11].ACLR
reset => din2_im_dly2[0].ACLR
reset => din2_im_dly2[1].ACLR
reset => din2_im_dly2[2].ACLR
reset => din2_im_dly2[3].ACLR
reset => din2_im_dly2[4].ACLR
reset => din2_im_dly2[5].ACLR
reset => din2_im_dly2[6].ACLR
reset => din2_im_dly2[7].ACLR
reset => din2_im_dly2[8].ACLR
reset => din2_im_dly2[9].ACLR
reset => din2_im_dly2[10].ACLR
reset => din2_im_dly2[11].ACLR
reset => din2_im_dly1[0].ACLR
reset => din2_im_dly1[1].ACLR
reset => din2_im_dly1[2].ACLR
reset => din2_im_dly1[3].ACLR
reset => din2_im_dly1[4].ACLR
reset => din2_im_dly1[5].ACLR
reset => din2_im_dly1[6].ACLR
reset => din2_im_dly1[7].ACLR
reset => din2_im_dly1[8].ACLR
reset => din2_im_dly1[9].ACLR
reset => din2_im_dly1[10].ACLR
reset => din2_im_dly1[11].ACLR
reset => din2_re_dly2[0].ACLR
reset => din2_re_dly2[1].ACLR
reset => din2_re_dly2[2].ACLR
reset => din2_re_dly2[3].ACLR
reset => din2_re_dly2[4].ACLR
reset => din2_re_dly2[5].ACLR
reset => din2_re_dly2[6].ACLR
reset => din2_re_dly2[7].ACLR
reset => din2_re_dly2[8].ACLR
reset => din2_re_dly2[9].ACLR
reset => din2_re_dly2[10].ACLR
reset => din2_re_dly2[11].ACLR
reset => din2_re_dly1[0].ACLR
reset => din2_re_dly1[1].ACLR
reset => din2_re_dly1[2].ACLR
reset => din2_re_dly1[3].ACLR
reset => din2_re_dly1[4].ACLR
reset => din2_re_dly1[5].ACLR
reset => din2_re_dly1[6].ACLR
reset => din2_re_dly1[7].ACLR
reset => din2_re_dly1[8].ACLR
reset => din2_re_dly1[9].ACLR
reset => din2_re_dly1[10].ACLR
reset => din2_re_dly1[11].ACLR
reset => din1_vld_dly3.ACLR
reset => din1_vld_dly2.ACLR
reset => din1_vld_dly1.ACLR
reset => din1_im_dly3[0].ACLR
reset => din1_im_dly3[1].ACLR
reset => din1_im_dly3[2].ACLR
reset => din1_im_dly3[3].ACLR
reset => din1_im_dly3[4].ACLR
reset => din1_im_dly3[5].ACLR
reset => din1_im_dly3[6].ACLR
reset => din1_im_dly3[7].ACLR
reset => din1_im_dly3[8].ACLR
reset => din1_im_dly3[9].ACLR
reset => din1_im_dly3[10].ACLR
reset => din1_im_dly3[11].ACLR
reset => din1_re_dly3[0].ACLR
reset => din1_re_dly3[1].ACLR
reset => din1_re_dly3[2].ACLR
reset => din1_re_dly3[3].ACLR
reset => din1_re_dly3[4].ACLR
reset => din1_re_dly3[5].ACLR
reset => din1_re_dly3[6].ACLR
reset => din1_re_dly3[7].ACLR
reset => din1_re_dly3[8].ACLR
reset => din1_re_dly3[9].ACLR
reset => din1_re_dly3[10].ACLR
reset => din1_re_dly3[11].ACLR
reset => din1_im_dly2[0].ACLR
reset => din1_im_dly2[1].ACLR
reset => din1_im_dly2[2].ACLR
reset => din1_im_dly2[3].ACLR
reset => din1_im_dly2[4].ACLR
reset => din1_im_dly2[5].ACLR
reset => din1_im_dly2[6].ACLR
reset => din1_im_dly2[7].ACLR
reset => din1_im_dly2[8].ACLR
reset => din1_im_dly2[9].ACLR
reset => din1_im_dly2[10].ACLR
reset => din1_im_dly2[11].ACLR
reset => din1_im_dly1[0].ACLR
reset => din1_im_dly1[1].ACLR
reset => din1_im_dly1[2].ACLR
reset => din1_im_dly1[3].ACLR
reset => din1_im_dly1[4].ACLR
reset => din1_im_dly1[5].ACLR
reset => din1_im_dly1[6].ACLR
reset => din1_im_dly1[7].ACLR
reset => din1_im_dly1[8].ACLR
reset => din1_im_dly1[9].ACLR
reset => din1_im_dly1[10].ACLR
reset => din1_im_dly1[11].ACLR
reset => din1_re_dly2[0].ACLR
reset => din1_re_dly2[1].ACLR
reset => din1_re_dly2[2].ACLR
reset => din1_re_dly2[3].ACLR
reset => din1_re_dly2[4].ACLR
reset => din1_re_dly2[5].ACLR
reset => din1_re_dly2[6].ACLR
reset => din1_re_dly2[7].ACLR
reset => din1_re_dly2[8].ACLR
reset => din1_re_dly2[9].ACLR
reset => din1_re_dly2[10].ACLR
reset => din1_re_dly2[11].ACLR
reset => din1_re_dly1[0].ACLR
reset => din1_re_dly1[1].ACLR
reset => din1_re_dly1[2].ACLR
reset => din1_re_dly1[3].ACLR
reset => din1_re_dly1[4].ACLR
reset => din1_re_dly1[5].ACLR
reset => din1_re_dly1[6].ACLR
reset => din1_re_dly1[7].ACLR
reset => din1_re_dly1[8].ACLR
reset => din1_re_dly1[9].ACLR
reset => din1_re_dly1[10].ACLR
reset => din1_re_dly1[11].ACLR
reset => complex4multiply_block6:u_MUL4_1.reset
reset => complex4multiply_block7:u_MUL4_2.reset
enb_1_16_0 => complex4multiply_block6:u_MUL4_1.enb_1_16_0
enb_1_16_0 => complex4multiply_block7:u_MUL4_2.enb_1_16_0
enb_1_16_0 => di2_vld_dly3.ENA
enb_1_16_0 => din1_re_dly1[11].ENA
enb_1_16_0 => din1_re_dly1[10].ENA
enb_1_16_0 => din1_re_dly1[9].ENA
enb_1_16_0 => din1_re_dly1[8].ENA
enb_1_16_0 => din1_re_dly1[7].ENA
enb_1_16_0 => din1_re_dly1[6].ENA
enb_1_16_0 => din1_re_dly1[5].ENA
enb_1_16_0 => din1_re_dly1[4].ENA
enb_1_16_0 => din1_re_dly1[3].ENA
enb_1_16_0 => din1_re_dly1[2].ENA
enb_1_16_0 => din1_re_dly1[1].ENA
enb_1_16_0 => din1_re_dly1[0].ENA
enb_1_16_0 => din1_re_dly2[11].ENA
enb_1_16_0 => din1_re_dly2[10].ENA
enb_1_16_0 => din1_re_dly2[9].ENA
enb_1_16_0 => din1_re_dly2[8].ENA
enb_1_16_0 => din1_re_dly2[7].ENA
enb_1_16_0 => din1_re_dly2[6].ENA
enb_1_16_0 => din1_re_dly2[5].ENA
enb_1_16_0 => din1_re_dly2[4].ENA
enb_1_16_0 => din1_re_dly2[3].ENA
enb_1_16_0 => din1_re_dly2[2].ENA
enb_1_16_0 => din1_re_dly2[1].ENA
enb_1_16_0 => din1_re_dly2[0].ENA
enb_1_16_0 => din1_im_dly1[11].ENA
enb_1_16_0 => din1_im_dly1[10].ENA
enb_1_16_0 => din1_im_dly1[9].ENA
enb_1_16_0 => din1_im_dly1[8].ENA
enb_1_16_0 => din1_im_dly1[7].ENA
enb_1_16_0 => din1_im_dly1[6].ENA
enb_1_16_0 => din1_im_dly1[5].ENA
enb_1_16_0 => din1_im_dly1[4].ENA
enb_1_16_0 => din1_im_dly1[3].ENA
enb_1_16_0 => din1_im_dly1[2].ENA
enb_1_16_0 => din1_im_dly1[1].ENA
enb_1_16_0 => din1_im_dly1[0].ENA
enb_1_16_0 => din1_im_dly2[11].ENA
enb_1_16_0 => din1_im_dly2[10].ENA
enb_1_16_0 => din1_im_dly2[9].ENA
enb_1_16_0 => din1_im_dly2[8].ENA
enb_1_16_0 => din1_im_dly2[7].ENA
enb_1_16_0 => din1_im_dly2[6].ENA
enb_1_16_0 => din1_im_dly2[5].ENA
enb_1_16_0 => din1_im_dly2[4].ENA
enb_1_16_0 => din1_im_dly2[3].ENA
enb_1_16_0 => din1_im_dly2[2].ENA
enb_1_16_0 => din1_im_dly2[1].ENA
enb_1_16_0 => din1_im_dly2[0].ENA
enb_1_16_0 => din1_re_dly3[11].ENA
enb_1_16_0 => din1_re_dly3[10].ENA
enb_1_16_0 => din1_re_dly3[9].ENA
enb_1_16_0 => din1_re_dly3[8].ENA
enb_1_16_0 => din1_re_dly3[7].ENA
enb_1_16_0 => din1_re_dly3[6].ENA
enb_1_16_0 => din1_re_dly3[5].ENA
enb_1_16_0 => din1_re_dly3[4].ENA
enb_1_16_0 => din1_re_dly3[3].ENA
enb_1_16_0 => din1_re_dly3[2].ENA
enb_1_16_0 => din1_re_dly3[1].ENA
enb_1_16_0 => din1_re_dly3[0].ENA
enb_1_16_0 => din1_im_dly3[11].ENA
enb_1_16_0 => din1_im_dly3[10].ENA
enb_1_16_0 => din1_im_dly3[9].ENA
enb_1_16_0 => din1_im_dly3[8].ENA
enb_1_16_0 => din1_im_dly3[7].ENA
enb_1_16_0 => din1_im_dly3[6].ENA
enb_1_16_0 => din1_im_dly3[5].ENA
enb_1_16_0 => din1_im_dly3[4].ENA
enb_1_16_0 => din1_im_dly3[3].ENA
enb_1_16_0 => din1_im_dly3[2].ENA
enb_1_16_0 => din1_im_dly3[1].ENA
enb_1_16_0 => din1_im_dly3[0].ENA
enb_1_16_0 => din1_vld_dly1.ENA
enb_1_16_0 => din1_vld_dly2.ENA
enb_1_16_0 => din1_vld_dly3.ENA
enb_1_16_0 => din2_re_dly1[11].ENA
enb_1_16_0 => din2_re_dly1[10].ENA
enb_1_16_0 => din2_re_dly1[9].ENA
enb_1_16_0 => din2_re_dly1[8].ENA
enb_1_16_0 => din2_re_dly1[7].ENA
enb_1_16_0 => din2_re_dly1[6].ENA
enb_1_16_0 => din2_re_dly1[5].ENA
enb_1_16_0 => din2_re_dly1[4].ENA
enb_1_16_0 => din2_re_dly1[3].ENA
enb_1_16_0 => din2_re_dly1[2].ENA
enb_1_16_0 => din2_re_dly1[1].ENA
enb_1_16_0 => din2_re_dly1[0].ENA
enb_1_16_0 => din2_re_dly2[11].ENA
enb_1_16_0 => din2_re_dly2[10].ENA
enb_1_16_0 => din2_re_dly2[9].ENA
enb_1_16_0 => din2_re_dly2[8].ENA
enb_1_16_0 => din2_re_dly2[7].ENA
enb_1_16_0 => din2_re_dly2[6].ENA
enb_1_16_0 => din2_re_dly2[5].ENA
enb_1_16_0 => din2_re_dly2[4].ENA
enb_1_16_0 => din2_re_dly2[3].ENA
enb_1_16_0 => din2_re_dly2[2].ENA
enb_1_16_0 => din2_re_dly2[1].ENA
enb_1_16_0 => din2_re_dly2[0].ENA
enb_1_16_0 => din2_im_dly1[11].ENA
enb_1_16_0 => din2_im_dly1[10].ENA
enb_1_16_0 => din2_im_dly1[9].ENA
enb_1_16_0 => din2_im_dly1[8].ENA
enb_1_16_0 => din2_im_dly1[7].ENA
enb_1_16_0 => din2_im_dly1[6].ENA
enb_1_16_0 => din2_im_dly1[5].ENA
enb_1_16_0 => din2_im_dly1[4].ENA
enb_1_16_0 => din2_im_dly1[3].ENA
enb_1_16_0 => din2_im_dly1[2].ENA
enb_1_16_0 => din2_im_dly1[1].ENA
enb_1_16_0 => din2_im_dly1[0].ENA
enb_1_16_0 => din2_im_dly2[11].ENA
enb_1_16_0 => din2_im_dly2[10].ENA
enb_1_16_0 => din2_im_dly2[9].ENA
enb_1_16_0 => din2_im_dly2[8].ENA
enb_1_16_0 => din2_im_dly2[7].ENA
enb_1_16_0 => din2_im_dly2[6].ENA
enb_1_16_0 => din2_im_dly2[5].ENA
enb_1_16_0 => din2_im_dly2[4].ENA
enb_1_16_0 => din2_im_dly2[3].ENA
enb_1_16_0 => din2_im_dly2[2].ENA
enb_1_16_0 => din2_im_dly2[1].ENA
enb_1_16_0 => din2_im_dly2[0].ENA
enb_1_16_0 => din2_re_dly3[11].ENA
enb_1_16_0 => din2_re_dly3[10].ENA
enb_1_16_0 => din2_re_dly3[9].ENA
enb_1_16_0 => din2_re_dly3[8].ENA
enb_1_16_0 => din2_re_dly3[7].ENA
enb_1_16_0 => din2_re_dly3[6].ENA
enb_1_16_0 => din2_re_dly3[5].ENA
enb_1_16_0 => din2_re_dly3[4].ENA
enb_1_16_0 => din2_re_dly3[3].ENA
enb_1_16_0 => din2_re_dly3[2].ENA
enb_1_16_0 => din2_re_dly3[1].ENA
enb_1_16_0 => din2_re_dly3[0].ENA
enb_1_16_0 => din2_im_dly3[11].ENA
enb_1_16_0 => din2_im_dly3[10].ENA
enb_1_16_0 => din2_im_dly3[9].ENA
enb_1_16_0 => din2_im_dly3[8].ENA
enb_1_16_0 => din2_im_dly3[7].ENA
enb_1_16_0 => din2_im_dly3[6].ENA
enb_1_16_0 => din2_im_dly3[5].ENA
enb_1_16_0 => din2_im_dly3[4].ENA
enb_1_16_0 => din2_im_dly3[3].ENA
enb_1_16_0 => din2_im_dly3[2].ENA
enb_1_16_0 => din2_im_dly3[1].ENA
enb_1_16_0 => din2_im_dly3[0].ENA
enb_1_16_0 => di2_vld_dly1.ENA
enb_1_16_0 => di2_vld_dly2.ENA
dout_13_re[0] => din1_re_dly1[0].DATAIN
dout_13_re[1] => din1_re_dly1[1].DATAIN
dout_13_re[2] => din1_re_dly1[2].DATAIN
dout_13_re[3] => din1_re_dly1[3].DATAIN
dout_13_re[4] => din1_re_dly1[4].DATAIN
dout_13_re[5] => din1_re_dly1[5].DATAIN
dout_13_re[6] => din1_re_dly1[6].DATAIN
dout_13_re[7] => din1_re_dly1[7].DATAIN
dout_13_re[8] => din1_re_dly1[8].DATAIN
dout_13_re[9] => din1_re_dly1[9].DATAIN
dout_13_re[10] => din1_re_dly1[10].DATAIN
dout_13_re[11] => din1_re_dly1[11].DATAIN
dout_13_im[0] => din1_im_dly1[0].DATAIN
dout_13_im[1] => din1_im_dly1[1].DATAIN
dout_13_im[2] => din1_im_dly1[2].DATAIN
dout_13_im[3] => din1_im_dly1[3].DATAIN
dout_13_im[4] => din1_im_dly1[4].DATAIN
dout_13_im[5] => din1_im_dly1[5].DATAIN
dout_13_im[6] => din1_im_dly1[6].DATAIN
dout_13_im[7] => din1_im_dly1[7].DATAIN
dout_13_im[8] => din1_im_dly1[8].DATAIN
dout_13_im[9] => din1_im_dly1[9].DATAIN
dout_13_im[10] => din1_im_dly1[10].DATAIN
dout_13_im[11] => din1_im_dly1[11].DATAIN
dout_15_re[0] => din2_re_dly1[0].DATAIN
dout_15_re[1] => din2_re_dly1[1].DATAIN
dout_15_re[2] => din2_re_dly1[2].DATAIN
dout_15_re[3] => din2_re_dly1[3].DATAIN
dout_15_re[4] => din2_re_dly1[4].DATAIN
dout_15_re[5] => din2_re_dly1[5].DATAIN
dout_15_re[6] => din2_re_dly1[6].DATAIN
dout_15_re[7] => din2_re_dly1[7].DATAIN
dout_15_re[8] => din2_re_dly1[8].DATAIN
dout_15_re[9] => din2_re_dly1[9].DATAIN
dout_15_re[10] => din2_re_dly1[10].DATAIN
dout_15_re[11] => din2_re_dly1[11].DATAIN
dout_15_im[0] => din2_im_dly1[0].DATAIN
dout_15_im[1] => din2_im_dly1[1].DATAIN
dout_15_im[2] => din2_im_dly1[2].DATAIN
dout_15_im[3] => din2_im_dly1[3].DATAIN
dout_15_im[4] => din2_im_dly1[4].DATAIN
dout_15_im[5] => din2_im_dly1[5].DATAIN
dout_15_im[6] => din2_im_dly1[6].DATAIN
dout_15_im[7] => din2_im_dly1[7].DATAIN
dout_15_im[8] => din2_im_dly1[8].DATAIN
dout_15_im[9] => din2_im_dly1[9].DATAIN
dout_15_im[10] => din2_im_dly1[10].DATAIN
dout_15_im[11] => din2_im_dly1[11].DATAIN
dout_2_vld => din1_vld_dly1.DATAIN
dout_2_vld => di2_vld_dly1.DATAIN
twdl_3_11_re[0] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[0]
twdl_3_11_re[1] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[1]
twdl_3_11_re[2] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[2]
twdl_3_11_re[3] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[3]
twdl_3_11_re[4] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[4]
twdl_3_11_re[5] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[5]
twdl_3_11_re[6] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[6]
twdl_3_11_re[7] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[7]
twdl_3_11_re[8] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[8]
twdl_3_11_re[9] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[9]
twdl_3_11_re[10] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[10]
twdl_3_11_re[11] => complex4multiply_block6:u_MUL4_1.twdl_3_11_re[11]
twdl_3_11_im[0] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[0]
twdl_3_11_im[1] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[1]
twdl_3_11_im[2] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[2]
twdl_3_11_im[3] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[3]
twdl_3_11_im[4] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[4]
twdl_3_11_im[5] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[5]
twdl_3_11_im[6] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[6]
twdl_3_11_im[7] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[7]
twdl_3_11_im[8] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[8]
twdl_3_11_im[9] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[9]
twdl_3_11_im[10] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[10]
twdl_3_11_im[11] => complex4multiply_block6:u_MUL4_1.twdl_3_11_im[11]
twdl_3_12_re[0] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[0]
twdl_3_12_re[1] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[1]
twdl_3_12_re[2] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[2]
twdl_3_12_re[3] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[3]
twdl_3_12_re[4] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[4]
twdl_3_12_re[5] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[5]
twdl_3_12_re[6] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[6]
twdl_3_12_re[7] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[7]
twdl_3_12_re[8] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[8]
twdl_3_12_re[9] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[9]
twdl_3_12_re[10] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[10]
twdl_3_12_re[11] => complex4multiply_block7:u_MUL4_2.twdl_3_12_re[11]
twdl_3_12_im[0] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[0]
twdl_3_12_im[1] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[1]
twdl_3_12_im[2] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[2]
twdl_3_12_im[3] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[3]
twdl_3_12_im[4] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[4]
twdl_3_12_im[5] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[5]
twdl_3_12_im[6] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[6]
twdl_3_12_im[7] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[7]
twdl_3_12_im[8] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[8]
twdl_3_12_im[9] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[9]
twdl_3_12_im[10] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[10]
twdl_3_12_im[11] => complex4multiply_block7:u_MUL4_2.twdl_3_12_im[11]
twdl_3_12_vld => ~NO_FANOUT~
softReset => complex4multiply_block6:u_MUL4_1.softReset
softReset => complex4multiply_block7:u_MUL4_2.softReset
twdlXdin_11_re[0] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[0]
twdlXdin_11_re[1] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[1]
twdlXdin_11_re[2] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[2]
twdlXdin_11_re[3] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[3]
twdlXdin_11_re[4] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[4]
twdlXdin_11_re[5] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[5]
twdlXdin_11_re[6] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[6]
twdlXdin_11_re[7] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[7]
twdlXdin_11_re[8] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[8]
twdlXdin_11_re[9] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[9]
twdlXdin_11_re[10] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[10]
twdlXdin_11_re[11] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_re[11]
twdlXdin_11_im[0] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[0]
twdlXdin_11_im[1] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[1]
twdlXdin_11_im[2] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[2]
twdlXdin_11_im[3] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[3]
twdlXdin_11_im[4] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[4]
twdlXdin_11_im[5] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[5]
twdlXdin_11_im[6] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[6]
twdlXdin_11_im[7] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[7]
twdlXdin_11_im[8] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[8]
twdlXdin_11_im[9] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[9]
twdlXdin_11_im[10] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[10]
twdlXdin_11_im[11] <= complex4multiply_block6:u_MUL4_1.twdlXdin_11_im[11]
twdlXdin_12_re[0] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[0]
twdlXdin_12_re[1] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[1]
twdlXdin_12_re[2] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[2]
twdlXdin_12_re[3] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[3]
twdlXdin_12_re[4] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[4]
twdlXdin_12_re[5] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[5]
twdlXdin_12_re[6] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[6]
twdlXdin_12_re[7] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[7]
twdlXdin_12_re[8] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[8]
twdlXdin_12_re[9] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[9]
twdlXdin_12_re[10] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[10]
twdlXdin_12_re[11] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_re[11]
twdlXdin_12_im[0] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[0]
twdlXdin_12_im[1] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[1]
twdlXdin_12_im[2] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[2]
twdlXdin_12_im[3] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[3]
twdlXdin_12_im[4] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[4]
twdlXdin_12_im[5] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[5]
twdlXdin_12_im[6] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[6]
twdlXdin_12_im[7] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[7]
twdlXdin_12_im[8] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[8]
twdlXdin_12_im[9] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[9]
twdlXdin_12_im[10] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[10]
twdlXdin_12_im[11] <= complex4multiply_block7:u_MUL4_2.twdlXdin_12_im[11]
twdlXdin_11_vld <= complex4multiply_block7:u_MUL4_2.twdlXdin2_vld


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex4Multiply_block6:u_MUL4_1
clk => twdlXdin1_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin1_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin1_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din1_re_dly3[0] => din_re_reg[0].DATAIN
din1_re_dly3[1] => din_re_reg[1].DATAIN
din1_re_dly3[2] => din_re_reg[2].DATAIN
din1_re_dly3[3] => din_re_reg[3].DATAIN
din1_re_dly3[4] => din_re_reg[4].DATAIN
din1_re_dly3[5] => din_re_reg[5].DATAIN
din1_re_dly3[6] => din_re_reg[6].DATAIN
din1_re_dly3[7] => din_re_reg[7].DATAIN
din1_re_dly3[8] => din_re_reg[8].DATAIN
din1_re_dly3[9] => din_re_reg[9].DATAIN
din1_re_dly3[10] => din_re_reg[10].DATAIN
din1_re_dly3[11] => din_re_reg[11].DATAIN
din1_im_dly3[0] => din_im_reg[0].DATAIN
din1_im_dly3[1] => din_im_reg[1].DATAIN
din1_im_dly3[2] => din_im_reg[2].DATAIN
din1_im_dly3[3] => din_im_reg[3].DATAIN
din1_im_dly3[4] => din_im_reg[4].DATAIN
din1_im_dly3[5] => din_im_reg[5].DATAIN
din1_im_dly3[6] => din_im_reg[6].DATAIN
din1_im_dly3[7] => din_im_reg[7].DATAIN
din1_im_dly3[8] => din_im_reg[8].DATAIN
din1_im_dly3[9] => din_im_reg[9].DATAIN
din1_im_dly3[10] => din_im_reg[10].DATAIN
din1_im_dly3[11] => din_im_reg[11].DATAIN
din1_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_11_re[0] => twdl_re_reg[0].DATAIN
twdl_3_11_re[1] => twdl_re_reg[1].DATAIN
twdl_3_11_re[2] => twdl_re_reg[2].DATAIN
twdl_3_11_re[3] => twdl_re_reg[3].DATAIN
twdl_3_11_re[4] => twdl_re_reg[4].DATAIN
twdl_3_11_re[5] => twdl_re_reg[5].DATAIN
twdl_3_11_re[6] => twdl_re_reg[6].DATAIN
twdl_3_11_re[7] => twdl_re_reg[7].DATAIN
twdl_3_11_re[8] => twdl_re_reg[8].DATAIN
twdl_3_11_re[9] => twdl_re_reg[9].DATAIN
twdl_3_11_re[10] => twdl_re_reg[10].DATAIN
twdl_3_11_re[11] => twdl_re_reg[11].DATAIN
twdl_3_11_im[0] => twdl_im_reg[0].DATAIN
twdl_3_11_im[1] => twdl_im_reg[1].DATAIN
twdl_3_11_im[2] => twdl_im_reg[2].DATAIN
twdl_3_11_im[3] => twdl_im_reg[3].DATAIN
twdl_3_11_im[4] => twdl_im_reg[4].DATAIN
twdl_3_11_im[5] => twdl_im_reg[5].DATAIN
twdl_3_11_im[6] => twdl_im_reg[6].DATAIN
twdl_3_11_im[7] => twdl_im_reg[7].DATAIN
twdl_3_11_im[8] => twdl_im_reg[8].DATAIN
twdl_3_11_im[9] => twdl_im_reg[9].DATAIN
twdl_3_11_im[10] => twdl_im_reg[10].DATAIN
twdl_3_11_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_11_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_11_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin1_vld <= twdlXdin1_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex4Multiply_block7:u_MUL4_2
clk => twdlXdin2_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin2_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin2_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din2_re_dly3[0] => din_re_reg[0].DATAIN
din2_re_dly3[1] => din_re_reg[1].DATAIN
din2_re_dly3[2] => din_re_reg[2].DATAIN
din2_re_dly3[3] => din_re_reg[3].DATAIN
din2_re_dly3[4] => din_re_reg[4].DATAIN
din2_re_dly3[5] => din_re_reg[5].DATAIN
din2_re_dly3[6] => din_re_reg[6].DATAIN
din2_re_dly3[7] => din_re_reg[7].DATAIN
din2_re_dly3[8] => din_re_reg[8].DATAIN
din2_re_dly3[9] => din_re_reg[9].DATAIN
din2_re_dly3[10] => din_re_reg[10].DATAIN
din2_re_dly3[11] => din_re_reg[11].DATAIN
din2_im_dly3[0] => din_im_reg[0].DATAIN
din2_im_dly3[1] => din_im_reg[1].DATAIN
din2_im_dly3[2] => din_im_reg[2].DATAIN
din2_im_dly3[3] => din_im_reg[3].DATAIN
din2_im_dly3[4] => din_im_reg[4].DATAIN
din2_im_dly3[5] => din_im_reg[5].DATAIN
din2_im_dly3[6] => din_im_reg[6].DATAIN
din2_im_dly3[7] => din_im_reg[7].DATAIN
din2_im_dly3[8] => din_im_reg[8].DATAIN
din2_im_dly3[9] => din_im_reg[9].DATAIN
din2_im_dly3[10] => din_im_reg[10].DATAIN
din2_im_dly3[11] => din_im_reg[11].DATAIN
di2_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_12_re[0] => twdl_re_reg[0].DATAIN
twdl_3_12_re[1] => twdl_re_reg[1].DATAIN
twdl_3_12_re[2] => twdl_re_reg[2].DATAIN
twdl_3_12_re[3] => twdl_re_reg[3].DATAIN
twdl_3_12_re[4] => twdl_re_reg[4].DATAIN
twdl_3_12_re[5] => twdl_re_reg[5].DATAIN
twdl_3_12_re[6] => twdl_re_reg[6].DATAIN
twdl_3_12_re[7] => twdl_re_reg[7].DATAIN
twdl_3_12_re[8] => twdl_re_reg[8].DATAIN
twdl_3_12_re[9] => twdl_re_reg[9].DATAIN
twdl_3_12_re[10] => twdl_re_reg[10].DATAIN
twdl_3_12_re[11] => twdl_re_reg[11].DATAIN
twdl_3_12_im[0] => twdl_im_reg[0].DATAIN
twdl_3_12_im[1] => twdl_im_reg[1].DATAIN
twdl_3_12_im[2] => twdl_im_reg[2].DATAIN
twdl_3_12_im[3] => twdl_im_reg[3].DATAIN
twdl_3_12_im[4] => twdl_im_reg[4].DATAIN
twdl_3_12_im[5] => twdl_im_reg[5].DATAIN
twdl_3_12_im[6] => twdl_im_reg[6].DATAIN
twdl_3_12_im[7] => twdl_im_reg[7].DATAIN
twdl_3_12_im[8] => twdl_im_reg[8].DATAIN
twdl_3_12_im[9] => twdl_im_reg[9].DATAIN
twdl_3_12_im[10] => twdl_im_reg[10].DATAIN
twdl_3_12_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_12_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_12_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin2_vld <= twdlXdin2_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_9_re[0] => Add0.IN13
twdlXdin_9_re[0] => Add1.IN26
twdlXdin_9_re[1] => Add0.IN12
twdlXdin_9_re[1] => Add1.IN25
twdlXdin_9_re[2] => Add0.IN11
twdlXdin_9_re[2] => Add1.IN24
twdlXdin_9_re[3] => Add0.IN10
twdlXdin_9_re[3] => Add1.IN23
twdlXdin_9_re[4] => Add0.IN9
twdlXdin_9_re[4] => Add1.IN22
twdlXdin_9_re[5] => Add0.IN8
twdlXdin_9_re[5] => Add1.IN21
twdlXdin_9_re[6] => Add0.IN7
twdlXdin_9_re[6] => Add1.IN20
twdlXdin_9_re[7] => Add0.IN6
twdlXdin_9_re[7] => Add1.IN19
twdlXdin_9_re[8] => Add0.IN5
twdlXdin_9_re[8] => Add1.IN18
twdlXdin_9_re[9] => Add0.IN4
twdlXdin_9_re[9] => Add1.IN17
twdlXdin_9_re[10] => Add0.IN3
twdlXdin_9_re[10] => Add1.IN16
twdlXdin_9_re[11] => Add0.IN1
twdlXdin_9_re[11] => Add0.IN2
twdlXdin_9_re[11] => Add1.IN14
twdlXdin_9_re[11] => Add1.IN15
twdlXdin_9_im[0] => Add2.IN13
twdlXdin_9_im[0] => Add3.IN26
twdlXdin_9_im[1] => Add2.IN12
twdlXdin_9_im[1] => Add3.IN25
twdlXdin_9_im[2] => Add2.IN11
twdlXdin_9_im[2] => Add3.IN24
twdlXdin_9_im[3] => Add2.IN10
twdlXdin_9_im[3] => Add3.IN23
twdlXdin_9_im[4] => Add2.IN9
twdlXdin_9_im[4] => Add3.IN22
twdlXdin_9_im[5] => Add2.IN8
twdlXdin_9_im[5] => Add3.IN21
twdlXdin_9_im[6] => Add2.IN7
twdlXdin_9_im[6] => Add3.IN20
twdlXdin_9_im[7] => Add2.IN6
twdlXdin_9_im[7] => Add3.IN19
twdlXdin_9_im[8] => Add2.IN5
twdlXdin_9_im[8] => Add3.IN18
twdlXdin_9_im[9] => Add2.IN4
twdlXdin_9_im[9] => Add3.IN17
twdlXdin_9_im[10] => Add2.IN3
twdlXdin_9_im[10] => Add3.IN16
twdlXdin_9_im[11] => Add2.IN1
twdlXdin_9_im[11] => Add2.IN2
twdlXdin_9_im[11] => Add3.IN14
twdlXdin_9_im[11] => Add3.IN15
twdlXdin_11_re[0] => Add0.IN26
twdlXdin_11_re[0] => Add1.IN13
twdlXdin_11_re[1] => Add0.IN25
twdlXdin_11_re[1] => Add1.IN12
twdlXdin_11_re[2] => Add0.IN24
twdlXdin_11_re[2] => Add1.IN11
twdlXdin_11_re[3] => Add0.IN23
twdlXdin_11_re[3] => Add1.IN10
twdlXdin_11_re[4] => Add0.IN22
twdlXdin_11_re[4] => Add1.IN9
twdlXdin_11_re[5] => Add0.IN21
twdlXdin_11_re[5] => Add1.IN8
twdlXdin_11_re[6] => Add0.IN20
twdlXdin_11_re[6] => Add1.IN7
twdlXdin_11_re[7] => Add0.IN19
twdlXdin_11_re[7] => Add1.IN6
twdlXdin_11_re[8] => Add0.IN18
twdlXdin_11_re[8] => Add1.IN5
twdlXdin_11_re[9] => Add0.IN17
twdlXdin_11_re[9] => Add1.IN4
twdlXdin_11_re[10] => Add0.IN16
twdlXdin_11_re[10] => Add1.IN3
twdlXdin_11_re[11] => Add0.IN14
twdlXdin_11_re[11] => Add0.IN15
twdlXdin_11_re[11] => Add1.IN1
twdlXdin_11_re[11] => Add1.IN2
twdlXdin_11_im[0] => Add2.IN26
twdlXdin_11_im[0] => Add3.IN13
twdlXdin_11_im[1] => Add2.IN25
twdlXdin_11_im[1] => Add3.IN12
twdlXdin_11_im[2] => Add2.IN24
twdlXdin_11_im[2] => Add3.IN11
twdlXdin_11_im[3] => Add2.IN23
twdlXdin_11_im[3] => Add3.IN10
twdlXdin_11_im[4] => Add2.IN22
twdlXdin_11_im[4] => Add3.IN9
twdlXdin_11_im[5] => Add2.IN21
twdlXdin_11_im[5] => Add3.IN8
twdlXdin_11_im[6] => Add2.IN20
twdlXdin_11_im[6] => Add3.IN7
twdlXdin_11_im[7] => Add2.IN19
twdlXdin_11_im[7] => Add3.IN6
twdlXdin_11_im[8] => Add2.IN18
twdlXdin_11_im[8] => Add3.IN5
twdlXdin_11_im[9] => Add2.IN17
twdlXdin_11_im[9] => Add3.IN4
twdlXdin_11_im[10] => Add2.IN16
twdlXdin_11_im[10] => Add3.IN3
twdlXdin_11_im[11] => Add2.IN14
twdlXdin_11_im[11] => Add2.IN15
twdlXdin_11_im[11] => Add3.IN1
twdlXdin_11_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_9_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_9_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_10_re[0] => Add0.IN13
twdlXdin_10_re[0] => Add1.IN26
twdlXdin_10_re[1] => Add0.IN12
twdlXdin_10_re[1] => Add1.IN25
twdlXdin_10_re[2] => Add0.IN11
twdlXdin_10_re[2] => Add1.IN24
twdlXdin_10_re[3] => Add0.IN10
twdlXdin_10_re[3] => Add1.IN23
twdlXdin_10_re[4] => Add0.IN9
twdlXdin_10_re[4] => Add1.IN22
twdlXdin_10_re[5] => Add0.IN8
twdlXdin_10_re[5] => Add1.IN21
twdlXdin_10_re[6] => Add0.IN7
twdlXdin_10_re[6] => Add1.IN20
twdlXdin_10_re[7] => Add0.IN6
twdlXdin_10_re[7] => Add1.IN19
twdlXdin_10_re[8] => Add0.IN5
twdlXdin_10_re[8] => Add1.IN18
twdlXdin_10_re[9] => Add0.IN4
twdlXdin_10_re[9] => Add1.IN17
twdlXdin_10_re[10] => Add0.IN3
twdlXdin_10_re[10] => Add1.IN16
twdlXdin_10_re[11] => Add0.IN1
twdlXdin_10_re[11] => Add0.IN2
twdlXdin_10_re[11] => Add1.IN14
twdlXdin_10_re[11] => Add1.IN15
twdlXdin_10_im[0] => Add2.IN13
twdlXdin_10_im[0] => Add3.IN26
twdlXdin_10_im[1] => Add2.IN12
twdlXdin_10_im[1] => Add3.IN25
twdlXdin_10_im[2] => Add2.IN11
twdlXdin_10_im[2] => Add3.IN24
twdlXdin_10_im[3] => Add2.IN10
twdlXdin_10_im[3] => Add3.IN23
twdlXdin_10_im[4] => Add2.IN9
twdlXdin_10_im[4] => Add3.IN22
twdlXdin_10_im[5] => Add2.IN8
twdlXdin_10_im[5] => Add3.IN21
twdlXdin_10_im[6] => Add2.IN7
twdlXdin_10_im[6] => Add3.IN20
twdlXdin_10_im[7] => Add2.IN6
twdlXdin_10_im[7] => Add3.IN19
twdlXdin_10_im[8] => Add2.IN5
twdlXdin_10_im[8] => Add3.IN18
twdlXdin_10_im[9] => Add2.IN4
twdlXdin_10_im[9] => Add3.IN17
twdlXdin_10_im[10] => Add2.IN3
twdlXdin_10_im[10] => Add3.IN16
twdlXdin_10_im[11] => Add2.IN1
twdlXdin_10_im[11] => Add2.IN2
twdlXdin_10_im[11] => Add3.IN14
twdlXdin_10_im[11] => Add3.IN15
twdlXdin_12_re[0] => Add0.IN26
twdlXdin_12_re[0] => Add1.IN13
twdlXdin_12_re[1] => Add0.IN25
twdlXdin_12_re[1] => Add1.IN12
twdlXdin_12_re[2] => Add0.IN24
twdlXdin_12_re[2] => Add1.IN11
twdlXdin_12_re[3] => Add0.IN23
twdlXdin_12_re[3] => Add1.IN10
twdlXdin_12_re[4] => Add0.IN22
twdlXdin_12_re[4] => Add1.IN9
twdlXdin_12_re[5] => Add0.IN21
twdlXdin_12_re[5] => Add1.IN8
twdlXdin_12_re[6] => Add0.IN20
twdlXdin_12_re[6] => Add1.IN7
twdlXdin_12_re[7] => Add0.IN19
twdlXdin_12_re[7] => Add1.IN6
twdlXdin_12_re[8] => Add0.IN18
twdlXdin_12_re[8] => Add1.IN5
twdlXdin_12_re[9] => Add0.IN17
twdlXdin_12_re[9] => Add1.IN4
twdlXdin_12_re[10] => Add0.IN16
twdlXdin_12_re[10] => Add1.IN3
twdlXdin_12_re[11] => Add0.IN14
twdlXdin_12_re[11] => Add0.IN15
twdlXdin_12_re[11] => Add1.IN1
twdlXdin_12_re[11] => Add1.IN2
twdlXdin_12_im[0] => Add2.IN26
twdlXdin_12_im[0] => Add3.IN13
twdlXdin_12_im[1] => Add2.IN25
twdlXdin_12_im[1] => Add3.IN12
twdlXdin_12_im[2] => Add2.IN24
twdlXdin_12_im[2] => Add3.IN11
twdlXdin_12_im[3] => Add2.IN23
twdlXdin_12_im[3] => Add3.IN10
twdlXdin_12_im[4] => Add2.IN22
twdlXdin_12_im[4] => Add3.IN9
twdlXdin_12_im[5] => Add2.IN21
twdlXdin_12_im[5] => Add3.IN8
twdlXdin_12_im[6] => Add2.IN20
twdlXdin_12_im[6] => Add3.IN7
twdlXdin_12_im[7] => Add2.IN19
twdlXdin_12_im[7] => Add3.IN6
twdlXdin_12_im[8] => Add2.IN18
twdlXdin_12_im[8] => Add3.IN5
twdlXdin_12_im[9] => Add2.IN17
twdlXdin_12_im[9] => Add3.IN4
twdlXdin_12_im[10] => Add2.IN16
twdlXdin_12_im[10] => Add3.IN3
twdlXdin_12_im[11] => Add2.IN14
twdlXdin_12_im[11] => Add2.IN15
twdlXdin_12_im[11] => Add3.IN1
twdlXdin_12_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_11_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_11_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_9 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_9_re[0] => Add0.IN13
dout_9_re[0] => Add1.IN26
dout_9_re[0] => Add4.IN13
dout_9_re[0] => Add5.IN26
dout_9_re[1] => Add0.IN12
dout_9_re[1] => Add1.IN25
dout_9_re[1] => Add4.IN12
dout_9_re[1] => Add5.IN25
dout_9_re[2] => Add0.IN11
dout_9_re[2] => Add1.IN24
dout_9_re[2] => Add4.IN11
dout_9_re[2] => Add5.IN24
dout_9_re[3] => Add0.IN10
dout_9_re[3] => Add1.IN23
dout_9_re[3] => Add4.IN10
dout_9_re[3] => Add5.IN23
dout_9_re[4] => Add0.IN9
dout_9_re[4] => Add1.IN22
dout_9_re[4] => Add4.IN9
dout_9_re[4] => Add5.IN22
dout_9_re[5] => Add0.IN8
dout_9_re[5] => Add1.IN21
dout_9_re[5] => Add4.IN8
dout_9_re[5] => Add5.IN21
dout_9_re[6] => Add0.IN7
dout_9_re[6] => Add1.IN20
dout_9_re[6] => Add4.IN7
dout_9_re[6] => Add5.IN20
dout_9_re[7] => Add0.IN6
dout_9_re[7] => Add1.IN19
dout_9_re[7] => Add4.IN6
dout_9_re[7] => Add5.IN19
dout_9_re[8] => Add0.IN5
dout_9_re[8] => Add1.IN18
dout_9_re[8] => Add4.IN5
dout_9_re[8] => Add5.IN18
dout_9_re[9] => Add0.IN4
dout_9_re[9] => Add1.IN17
dout_9_re[9] => Add4.IN4
dout_9_re[9] => Add5.IN17
dout_9_re[10] => Add0.IN3
dout_9_re[10] => Add1.IN16
dout_9_re[10] => Add4.IN3
dout_9_re[10] => Add5.IN16
dout_9_re[11] => Add0.IN1
dout_9_re[11] => Add0.IN2
dout_9_re[11] => Add1.IN14
dout_9_re[11] => Add1.IN15
dout_9_re[11] => Add4.IN1
dout_9_re[11] => Add4.IN2
dout_9_re[11] => Add5.IN14
dout_9_re[11] => Add5.IN15
dout_9_im[0] => Add2.IN13
dout_9_im[0] => Add3.IN26
dout_9_im[0] => Add6.IN13
dout_9_im[0] => Add7.IN26
dout_9_im[1] => Add2.IN12
dout_9_im[1] => Add3.IN25
dout_9_im[1] => Add6.IN12
dout_9_im[1] => Add7.IN25
dout_9_im[2] => Add2.IN11
dout_9_im[2] => Add3.IN24
dout_9_im[2] => Add6.IN11
dout_9_im[2] => Add7.IN24
dout_9_im[3] => Add2.IN10
dout_9_im[3] => Add3.IN23
dout_9_im[3] => Add6.IN10
dout_9_im[3] => Add7.IN23
dout_9_im[4] => Add2.IN9
dout_9_im[4] => Add3.IN22
dout_9_im[4] => Add6.IN9
dout_9_im[4] => Add7.IN22
dout_9_im[5] => Add2.IN8
dout_9_im[5] => Add3.IN21
dout_9_im[5] => Add6.IN8
dout_9_im[5] => Add7.IN21
dout_9_im[6] => Add2.IN7
dout_9_im[6] => Add3.IN20
dout_9_im[6] => Add6.IN7
dout_9_im[6] => Add7.IN20
dout_9_im[7] => Add2.IN6
dout_9_im[7] => Add3.IN19
dout_9_im[7] => Add6.IN6
dout_9_im[7] => Add7.IN19
dout_9_im[8] => Add2.IN5
dout_9_im[8] => Add3.IN18
dout_9_im[8] => Add6.IN5
dout_9_im[8] => Add7.IN18
dout_9_im[9] => Add2.IN4
dout_9_im[9] => Add3.IN17
dout_9_im[9] => Add6.IN4
dout_9_im[9] => Add7.IN17
dout_9_im[10] => Add2.IN3
dout_9_im[10] => Add3.IN16
dout_9_im[10] => Add6.IN3
dout_9_im[10] => Add7.IN16
dout_9_im[11] => Add2.IN1
dout_9_im[11] => Add2.IN2
dout_9_im[11] => Add3.IN14
dout_9_im[11] => Add3.IN15
dout_9_im[11] => Add6.IN1
dout_9_im[11] => Add6.IN2
dout_9_im[11] => Add7.IN14
dout_9_im[11] => Add7.IN15
dout_11_re[0] => Add2.IN26
dout_11_re[0] => Add4.IN26
dout_11_re[0] => Add3.IN13
dout_11_re[0] => Add5.IN13
dout_11_re[1] => Add2.IN25
dout_11_re[1] => Add4.IN25
dout_11_re[1] => Add3.IN12
dout_11_re[1] => Add5.IN12
dout_11_re[2] => Add2.IN24
dout_11_re[2] => Add4.IN24
dout_11_re[2] => Add3.IN11
dout_11_re[2] => Add5.IN11
dout_11_re[3] => Add2.IN23
dout_11_re[3] => Add4.IN23
dout_11_re[3] => Add3.IN10
dout_11_re[3] => Add5.IN10
dout_11_re[4] => Add2.IN22
dout_11_re[4] => Add4.IN22
dout_11_re[4] => Add3.IN9
dout_11_re[4] => Add5.IN9
dout_11_re[5] => Add2.IN21
dout_11_re[5] => Add4.IN21
dout_11_re[5] => Add3.IN8
dout_11_re[5] => Add5.IN8
dout_11_re[6] => Add2.IN20
dout_11_re[6] => Add4.IN20
dout_11_re[6] => Add3.IN7
dout_11_re[6] => Add5.IN7
dout_11_re[7] => Add2.IN19
dout_11_re[7] => Add4.IN19
dout_11_re[7] => Add3.IN6
dout_11_re[7] => Add5.IN6
dout_11_re[8] => Add2.IN18
dout_11_re[8] => Add4.IN18
dout_11_re[8] => Add3.IN5
dout_11_re[8] => Add5.IN5
dout_11_re[9] => Add2.IN17
dout_11_re[9] => Add4.IN17
dout_11_re[9] => Add3.IN4
dout_11_re[9] => Add5.IN4
dout_11_re[10] => Add2.IN16
dout_11_re[10] => Add4.IN16
dout_11_re[10] => Add3.IN3
dout_11_re[10] => Add5.IN3
dout_11_re[11] => Add2.IN14
dout_11_re[11] => Add2.IN15
dout_11_re[11] => Add4.IN14
dout_11_re[11] => Add4.IN15
dout_11_re[11] => Add3.IN1
dout_11_re[11] => Add3.IN2
dout_11_re[11] => Add5.IN1
dout_11_re[11] => Add5.IN2
dout_11_im[0] => Add0.IN26
dout_11_im[0] => Add6.IN26
dout_11_im[0] => Add1.IN13
dout_11_im[0] => Add7.IN13
dout_11_im[1] => Add0.IN25
dout_11_im[1] => Add6.IN25
dout_11_im[1] => Add1.IN12
dout_11_im[1] => Add7.IN12
dout_11_im[2] => Add0.IN24
dout_11_im[2] => Add6.IN24
dout_11_im[2] => Add1.IN11
dout_11_im[2] => Add7.IN11
dout_11_im[3] => Add0.IN23
dout_11_im[3] => Add6.IN23
dout_11_im[3] => Add1.IN10
dout_11_im[3] => Add7.IN10
dout_11_im[4] => Add0.IN22
dout_11_im[4] => Add6.IN22
dout_11_im[4] => Add1.IN9
dout_11_im[4] => Add7.IN9
dout_11_im[5] => Add0.IN21
dout_11_im[5] => Add6.IN21
dout_11_im[5] => Add1.IN8
dout_11_im[5] => Add7.IN8
dout_11_im[6] => Add0.IN20
dout_11_im[6] => Add6.IN20
dout_11_im[6] => Add1.IN7
dout_11_im[6] => Add7.IN7
dout_11_im[7] => Add0.IN19
dout_11_im[7] => Add6.IN19
dout_11_im[7] => Add1.IN6
dout_11_im[7] => Add7.IN6
dout_11_im[8] => Add0.IN18
dout_11_im[8] => Add6.IN18
dout_11_im[8] => Add1.IN5
dout_11_im[8] => Add7.IN5
dout_11_im[9] => Add0.IN17
dout_11_im[9] => Add6.IN17
dout_11_im[9] => Add1.IN4
dout_11_im[9] => Add7.IN4
dout_11_im[10] => Add0.IN16
dout_11_im[10] => Add6.IN16
dout_11_im[10] => Add1.IN3
dout_11_im[10] => Add7.IN3
dout_11_im[11] => Add0.IN14
dout_11_im[11] => Add0.IN15
dout_11_im[11] => Add6.IN14
dout_11_im[11] => Add6.IN15
dout_11_im[11] => Add1.IN1
dout_11_im[11] => Add1.IN2
dout_11_im[11] => Add7.IN1
dout_11_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_9_re_1[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re_1[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re_1[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re_1[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re_1[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re_1[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re_1[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re_1[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re_1[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re_1[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re_1[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_9_re_1[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_9_im_1[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_10_re[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_10_im[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_6:u_twdlROM_3_6
clk => twdl_3_6_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_6_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].PRESET
reset => Radix22TwdlMapping_phase[1].ACLR
reset => Radix22TwdlMapping_cnt[0].PRESET
reset => Radix22TwdlMapping_cnt[1].ACLR
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_6_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_6_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_6_vld <= twdl_3_6_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5
clk => di2_vld_dly3.CLK
clk => di2_vld_dly2.CLK
clk => di2_vld_dly1.CLK
clk => din2_im_dly3[0].CLK
clk => din2_im_dly3[1].CLK
clk => din2_im_dly3[2].CLK
clk => din2_im_dly3[3].CLK
clk => din2_im_dly3[4].CLK
clk => din2_im_dly3[5].CLK
clk => din2_im_dly3[6].CLK
clk => din2_im_dly3[7].CLK
clk => din2_im_dly3[8].CLK
clk => din2_im_dly3[9].CLK
clk => din2_im_dly3[10].CLK
clk => din2_im_dly3[11].CLK
clk => din2_re_dly3[0].CLK
clk => din2_re_dly3[1].CLK
clk => din2_re_dly3[2].CLK
clk => din2_re_dly3[3].CLK
clk => din2_re_dly3[4].CLK
clk => din2_re_dly3[5].CLK
clk => din2_re_dly3[6].CLK
clk => din2_re_dly3[7].CLK
clk => din2_re_dly3[8].CLK
clk => din2_re_dly3[9].CLK
clk => din2_re_dly3[10].CLK
clk => din2_re_dly3[11].CLK
clk => din2_im_dly2[0].CLK
clk => din2_im_dly2[1].CLK
clk => din2_im_dly2[2].CLK
clk => din2_im_dly2[3].CLK
clk => din2_im_dly2[4].CLK
clk => din2_im_dly2[5].CLK
clk => din2_im_dly2[6].CLK
clk => din2_im_dly2[7].CLK
clk => din2_im_dly2[8].CLK
clk => din2_im_dly2[9].CLK
clk => din2_im_dly2[10].CLK
clk => din2_im_dly2[11].CLK
clk => din2_im_dly1[0].CLK
clk => din2_im_dly1[1].CLK
clk => din2_im_dly1[2].CLK
clk => din2_im_dly1[3].CLK
clk => din2_im_dly1[4].CLK
clk => din2_im_dly1[5].CLK
clk => din2_im_dly1[6].CLK
clk => din2_im_dly1[7].CLK
clk => din2_im_dly1[8].CLK
clk => din2_im_dly1[9].CLK
clk => din2_im_dly1[10].CLK
clk => din2_im_dly1[11].CLK
clk => din2_re_dly2[0].CLK
clk => din2_re_dly2[1].CLK
clk => din2_re_dly2[2].CLK
clk => din2_re_dly2[3].CLK
clk => din2_re_dly2[4].CLK
clk => din2_re_dly2[5].CLK
clk => din2_re_dly2[6].CLK
clk => din2_re_dly2[7].CLK
clk => din2_re_dly2[8].CLK
clk => din2_re_dly2[9].CLK
clk => din2_re_dly2[10].CLK
clk => din2_re_dly2[11].CLK
clk => din2_re_dly1[0].CLK
clk => din2_re_dly1[1].CLK
clk => din2_re_dly1[2].CLK
clk => din2_re_dly1[3].CLK
clk => din2_re_dly1[4].CLK
clk => din2_re_dly1[5].CLK
clk => din2_re_dly1[6].CLK
clk => din2_re_dly1[7].CLK
clk => din2_re_dly1[8].CLK
clk => din2_re_dly1[9].CLK
clk => din2_re_dly1[10].CLK
clk => din2_re_dly1[11].CLK
clk => din1_im_dly9[0].CLK
clk => din1_im_dly9[1].CLK
clk => din1_im_dly9[2].CLK
clk => din1_im_dly9[3].CLK
clk => din1_im_dly9[4].CLK
clk => din1_im_dly9[5].CLK
clk => din1_im_dly9[6].CLK
clk => din1_im_dly9[7].CLK
clk => din1_im_dly9[8].CLK
clk => din1_im_dly9[9].CLK
clk => din1_im_dly9[10].CLK
clk => din1_im_dly9[11].CLK
clk => din1_im_dly8[0].CLK
clk => din1_im_dly8[1].CLK
clk => din1_im_dly8[2].CLK
clk => din1_im_dly8[3].CLK
clk => din1_im_dly8[4].CLK
clk => din1_im_dly8[5].CLK
clk => din1_im_dly8[6].CLK
clk => din1_im_dly8[7].CLK
clk => din1_im_dly8[8].CLK
clk => din1_im_dly8[9].CLK
clk => din1_im_dly8[10].CLK
clk => din1_im_dly8[11].CLK
clk => din1_im_dly7[0].CLK
clk => din1_im_dly7[1].CLK
clk => din1_im_dly7[2].CLK
clk => din1_im_dly7[3].CLK
clk => din1_im_dly7[4].CLK
clk => din1_im_dly7[5].CLK
clk => din1_im_dly7[6].CLK
clk => din1_im_dly7[7].CLK
clk => din1_im_dly7[8].CLK
clk => din1_im_dly7[9].CLK
clk => din1_im_dly7[10].CLK
clk => din1_im_dly7[11].CLK
clk => din1_im_dly6[0].CLK
clk => din1_im_dly6[1].CLK
clk => din1_im_dly6[2].CLK
clk => din1_im_dly6[3].CLK
clk => din1_im_dly6[4].CLK
clk => din1_im_dly6[5].CLK
clk => din1_im_dly6[6].CLK
clk => din1_im_dly6[7].CLK
clk => din1_im_dly6[8].CLK
clk => din1_im_dly6[9].CLK
clk => din1_im_dly6[10].CLK
clk => din1_im_dly6[11].CLK
clk => din1_im_dly5[0].CLK
clk => din1_im_dly5[1].CLK
clk => din1_im_dly5[2].CLK
clk => din1_im_dly5[3].CLK
clk => din1_im_dly5[4].CLK
clk => din1_im_dly5[5].CLK
clk => din1_im_dly5[6].CLK
clk => din1_im_dly5[7].CLK
clk => din1_im_dly5[8].CLK
clk => din1_im_dly5[9].CLK
clk => din1_im_dly5[10].CLK
clk => din1_im_dly5[11].CLK
clk => din1_im_dly4[0].CLK
clk => din1_im_dly4[1].CLK
clk => din1_im_dly4[2].CLK
clk => din1_im_dly4[3].CLK
clk => din1_im_dly4[4].CLK
clk => din1_im_dly4[5].CLK
clk => din1_im_dly4[6].CLK
clk => din1_im_dly4[7].CLK
clk => din1_im_dly4[8].CLK
clk => din1_im_dly4[9].CLK
clk => din1_im_dly4[10].CLK
clk => din1_im_dly4[11].CLK
clk => din1_im_dly3[0].CLK
clk => din1_im_dly3[1].CLK
clk => din1_im_dly3[2].CLK
clk => din1_im_dly3[3].CLK
clk => din1_im_dly3[4].CLK
clk => din1_im_dly3[5].CLK
clk => din1_im_dly3[6].CLK
clk => din1_im_dly3[7].CLK
clk => din1_im_dly3[8].CLK
clk => din1_im_dly3[9].CLK
clk => din1_im_dly3[10].CLK
clk => din1_im_dly3[11].CLK
clk => din1_im_dly2[0].CLK
clk => din1_im_dly2[1].CLK
clk => din1_im_dly2[2].CLK
clk => din1_im_dly2[3].CLK
clk => din1_im_dly2[4].CLK
clk => din1_im_dly2[5].CLK
clk => din1_im_dly2[6].CLK
clk => din1_im_dly2[7].CLK
clk => din1_im_dly2[8].CLK
clk => din1_im_dly2[9].CLK
clk => din1_im_dly2[10].CLK
clk => din1_im_dly2[11].CLK
clk => din1_im_dly1[0].CLK
clk => din1_im_dly1[1].CLK
clk => din1_im_dly1[2].CLK
clk => din1_im_dly1[3].CLK
clk => din1_im_dly1[4].CLK
clk => din1_im_dly1[5].CLK
clk => din1_im_dly1[6].CLK
clk => din1_im_dly1[7].CLK
clk => din1_im_dly1[8].CLK
clk => din1_im_dly1[9].CLK
clk => din1_im_dly1[10].CLK
clk => din1_im_dly1[11].CLK
clk => din1_re_dly9[0].CLK
clk => din1_re_dly9[1].CLK
clk => din1_re_dly9[2].CLK
clk => din1_re_dly9[3].CLK
clk => din1_re_dly9[4].CLK
clk => din1_re_dly9[5].CLK
clk => din1_re_dly9[6].CLK
clk => din1_re_dly9[7].CLK
clk => din1_re_dly9[8].CLK
clk => din1_re_dly9[9].CLK
clk => din1_re_dly9[10].CLK
clk => din1_re_dly9[11].CLK
clk => din1_re_dly8[0].CLK
clk => din1_re_dly8[1].CLK
clk => din1_re_dly8[2].CLK
clk => din1_re_dly8[3].CLK
clk => din1_re_dly8[4].CLK
clk => din1_re_dly8[5].CLK
clk => din1_re_dly8[6].CLK
clk => din1_re_dly8[7].CLK
clk => din1_re_dly8[8].CLK
clk => din1_re_dly8[9].CLK
clk => din1_re_dly8[10].CLK
clk => din1_re_dly8[11].CLK
clk => din1_re_dly7[0].CLK
clk => din1_re_dly7[1].CLK
clk => din1_re_dly7[2].CLK
clk => din1_re_dly7[3].CLK
clk => din1_re_dly7[4].CLK
clk => din1_re_dly7[5].CLK
clk => din1_re_dly7[6].CLK
clk => din1_re_dly7[7].CLK
clk => din1_re_dly7[8].CLK
clk => din1_re_dly7[9].CLK
clk => din1_re_dly7[10].CLK
clk => din1_re_dly7[11].CLK
clk => din1_re_dly6[0].CLK
clk => din1_re_dly6[1].CLK
clk => din1_re_dly6[2].CLK
clk => din1_re_dly6[3].CLK
clk => din1_re_dly6[4].CLK
clk => din1_re_dly6[5].CLK
clk => din1_re_dly6[6].CLK
clk => din1_re_dly6[7].CLK
clk => din1_re_dly6[8].CLK
clk => din1_re_dly6[9].CLK
clk => din1_re_dly6[10].CLK
clk => din1_re_dly6[11].CLK
clk => din1_re_dly5[0].CLK
clk => din1_re_dly5[1].CLK
clk => din1_re_dly5[2].CLK
clk => din1_re_dly5[3].CLK
clk => din1_re_dly5[4].CLK
clk => din1_re_dly5[5].CLK
clk => din1_re_dly5[6].CLK
clk => din1_re_dly5[7].CLK
clk => din1_re_dly5[8].CLK
clk => din1_re_dly5[9].CLK
clk => din1_re_dly5[10].CLK
clk => din1_re_dly5[11].CLK
clk => din1_re_dly4[0].CLK
clk => din1_re_dly4[1].CLK
clk => din1_re_dly4[2].CLK
clk => din1_re_dly4[3].CLK
clk => din1_re_dly4[4].CLK
clk => din1_re_dly4[5].CLK
clk => din1_re_dly4[6].CLK
clk => din1_re_dly4[7].CLK
clk => din1_re_dly4[8].CLK
clk => din1_re_dly4[9].CLK
clk => din1_re_dly4[10].CLK
clk => din1_re_dly4[11].CLK
clk => din1_re_dly3[0].CLK
clk => din1_re_dly3[1].CLK
clk => din1_re_dly3[2].CLK
clk => din1_re_dly3[3].CLK
clk => din1_re_dly3[4].CLK
clk => din1_re_dly3[5].CLK
clk => din1_re_dly3[6].CLK
clk => din1_re_dly3[7].CLK
clk => din1_re_dly3[8].CLK
clk => din1_re_dly3[9].CLK
clk => din1_re_dly3[10].CLK
clk => din1_re_dly3[11].CLK
clk => din1_re_dly2[0].CLK
clk => din1_re_dly2[1].CLK
clk => din1_re_dly2[2].CLK
clk => din1_re_dly2[3].CLK
clk => din1_re_dly2[4].CLK
clk => din1_re_dly2[5].CLK
clk => din1_re_dly2[6].CLK
clk => din1_re_dly2[7].CLK
clk => din1_re_dly2[8].CLK
clk => din1_re_dly2[9].CLK
clk => din1_re_dly2[10].CLK
clk => din1_re_dly2[11].CLK
clk => din1_re_dly1[0].CLK
clk => din1_re_dly1[1].CLK
clk => din1_re_dly1[2].CLK
clk => din1_re_dly1[3].CLK
clk => din1_re_dly1[4].CLK
clk => din1_re_dly1[5].CLK
clk => din1_re_dly1[6].CLK
clk => din1_re_dly1[7].CLK
clk => din1_re_dly1[8].CLK
clk => din1_re_dly1[9].CLK
clk => din1_re_dly1[10].CLK
clk => din1_re_dly1[11].CLK
clk => complex4multiply_block2:u_MUL4_2.clk
reset => di2_vld_dly3.ACLR
reset => di2_vld_dly2.ACLR
reset => di2_vld_dly1.ACLR
reset => din2_im_dly3[0].ACLR
reset => din2_im_dly3[1].ACLR
reset => din2_im_dly3[2].ACLR
reset => din2_im_dly3[3].ACLR
reset => din2_im_dly3[4].ACLR
reset => din2_im_dly3[5].ACLR
reset => din2_im_dly3[6].ACLR
reset => din2_im_dly3[7].ACLR
reset => din2_im_dly3[8].ACLR
reset => din2_im_dly3[9].ACLR
reset => din2_im_dly3[10].ACLR
reset => din2_im_dly3[11].ACLR
reset => din2_re_dly3[0].ACLR
reset => din2_re_dly3[1].ACLR
reset => din2_re_dly3[2].ACLR
reset => din2_re_dly3[3].ACLR
reset => din2_re_dly3[4].ACLR
reset => din2_re_dly3[5].ACLR
reset => din2_re_dly3[6].ACLR
reset => din2_re_dly3[7].ACLR
reset => din2_re_dly3[8].ACLR
reset => din2_re_dly3[9].ACLR
reset => din2_re_dly3[10].ACLR
reset => din2_re_dly3[11].ACLR
reset => din2_im_dly2[0].ACLR
reset => din2_im_dly2[1].ACLR
reset => din2_im_dly2[2].ACLR
reset => din2_im_dly2[3].ACLR
reset => din2_im_dly2[4].ACLR
reset => din2_im_dly2[5].ACLR
reset => din2_im_dly2[6].ACLR
reset => din2_im_dly2[7].ACLR
reset => din2_im_dly2[8].ACLR
reset => din2_im_dly2[9].ACLR
reset => din2_im_dly2[10].ACLR
reset => din2_im_dly2[11].ACLR
reset => din2_im_dly1[0].ACLR
reset => din2_im_dly1[1].ACLR
reset => din2_im_dly1[2].ACLR
reset => din2_im_dly1[3].ACLR
reset => din2_im_dly1[4].ACLR
reset => din2_im_dly1[5].ACLR
reset => din2_im_dly1[6].ACLR
reset => din2_im_dly1[7].ACLR
reset => din2_im_dly1[8].ACLR
reset => din2_im_dly1[9].ACLR
reset => din2_im_dly1[10].ACLR
reset => din2_im_dly1[11].ACLR
reset => din2_re_dly2[0].ACLR
reset => din2_re_dly2[1].ACLR
reset => din2_re_dly2[2].ACLR
reset => din2_re_dly2[3].ACLR
reset => din2_re_dly2[4].ACLR
reset => din2_re_dly2[5].ACLR
reset => din2_re_dly2[6].ACLR
reset => din2_re_dly2[7].ACLR
reset => din2_re_dly2[8].ACLR
reset => din2_re_dly2[9].ACLR
reset => din2_re_dly2[10].ACLR
reset => din2_re_dly2[11].ACLR
reset => din2_re_dly1[0].ACLR
reset => din2_re_dly1[1].ACLR
reset => din2_re_dly1[2].ACLR
reset => din2_re_dly1[3].ACLR
reset => din2_re_dly1[4].ACLR
reset => din2_re_dly1[5].ACLR
reset => din2_re_dly1[6].ACLR
reset => din2_re_dly1[7].ACLR
reset => din2_re_dly1[8].ACLR
reset => din2_re_dly1[9].ACLR
reset => din2_re_dly1[10].ACLR
reset => din2_re_dly1[11].ACLR
reset => din1_im_dly9[0].ACLR
reset => din1_im_dly9[1].ACLR
reset => din1_im_dly9[2].ACLR
reset => din1_im_dly9[3].ACLR
reset => din1_im_dly9[4].ACLR
reset => din1_im_dly9[5].ACLR
reset => din1_im_dly9[6].ACLR
reset => din1_im_dly9[7].ACLR
reset => din1_im_dly9[8].ACLR
reset => din1_im_dly9[9].ACLR
reset => din1_im_dly9[10].ACLR
reset => din1_im_dly9[11].ACLR
reset => din1_im_dly8[0].ACLR
reset => din1_im_dly8[1].ACLR
reset => din1_im_dly8[2].ACLR
reset => din1_im_dly8[3].ACLR
reset => din1_im_dly8[4].ACLR
reset => din1_im_dly8[5].ACLR
reset => din1_im_dly8[6].ACLR
reset => din1_im_dly8[7].ACLR
reset => din1_im_dly8[8].ACLR
reset => din1_im_dly8[9].ACLR
reset => din1_im_dly8[10].ACLR
reset => din1_im_dly8[11].ACLR
reset => din1_im_dly7[0].ACLR
reset => din1_im_dly7[1].ACLR
reset => din1_im_dly7[2].ACLR
reset => din1_im_dly7[3].ACLR
reset => din1_im_dly7[4].ACLR
reset => din1_im_dly7[5].ACLR
reset => din1_im_dly7[6].ACLR
reset => din1_im_dly7[7].ACLR
reset => din1_im_dly7[8].ACLR
reset => din1_im_dly7[9].ACLR
reset => din1_im_dly7[10].ACLR
reset => din1_im_dly7[11].ACLR
reset => din1_im_dly6[0].ACLR
reset => din1_im_dly6[1].ACLR
reset => din1_im_dly6[2].ACLR
reset => din1_im_dly6[3].ACLR
reset => din1_im_dly6[4].ACLR
reset => din1_im_dly6[5].ACLR
reset => din1_im_dly6[6].ACLR
reset => din1_im_dly6[7].ACLR
reset => din1_im_dly6[8].ACLR
reset => din1_im_dly6[9].ACLR
reset => din1_im_dly6[10].ACLR
reset => din1_im_dly6[11].ACLR
reset => din1_im_dly5[0].ACLR
reset => din1_im_dly5[1].ACLR
reset => din1_im_dly5[2].ACLR
reset => din1_im_dly5[3].ACLR
reset => din1_im_dly5[4].ACLR
reset => din1_im_dly5[5].ACLR
reset => din1_im_dly5[6].ACLR
reset => din1_im_dly5[7].ACLR
reset => din1_im_dly5[8].ACLR
reset => din1_im_dly5[9].ACLR
reset => din1_im_dly5[10].ACLR
reset => din1_im_dly5[11].ACLR
reset => din1_im_dly4[0].ACLR
reset => din1_im_dly4[1].ACLR
reset => din1_im_dly4[2].ACLR
reset => din1_im_dly4[3].ACLR
reset => din1_im_dly4[4].ACLR
reset => din1_im_dly4[5].ACLR
reset => din1_im_dly4[6].ACLR
reset => din1_im_dly4[7].ACLR
reset => din1_im_dly4[8].ACLR
reset => din1_im_dly4[9].ACLR
reset => din1_im_dly4[10].ACLR
reset => din1_im_dly4[11].ACLR
reset => din1_im_dly3[0].ACLR
reset => din1_im_dly3[1].ACLR
reset => din1_im_dly3[2].ACLR
reset => din1_im_dly3[3].ACLR
reset => din1_im_dly3[4].ACLR
reset => din1_im_dly3[5].ACLR
reset => din1_im_dly3[6].ACLR
reset => din1_im_dly3[7].ACLR
reset => din1_im_dly3[8].ACLR
reset => din1_im_dly3[9].ACLR
reset => din1_im_dly3[10].ACLR
reset => din1_im_dly3[11].ACLR
reset => din1_im_dly2[0].ACLR
reset => din1_im_dly2[1].ACLR
reset => din1_im_dly2[2].ACLR
reset => din1_im_dly2[3].ACLR
reset => din1_im_dly2[4].ACLR
reset => din1_im_dly2[5].ACLR
reset => din1_im_dly2[6].ACLR
reset => din1_im_dly2[7].ACLR
reset => din1_im_dly2[8].ACLR
reset => din1_im_dly2[9].ACLR
reset => din1_im_dly2[10].ACLR
reset => din1_im_dly2[11].ACLR
reset => din1_im_dly1[0].ACLR
reset => din1_im_dly1[1].ACLR
reset => din1_im_dly1[2].ACLR
reset => din1_im_dly1[3].ACLR
reset => din1_im_dly1[4].ACLR
reset => din1_im_dly1[5].ACLR
reset => din1_im_dly1[6].ACLR
reset => din1_im_dly1[7].ACLR
reset => din1_im_dly1[8].ACLR
reset => din1_im_dly1[9].ACLR
reset => din1_im_dly1[10].ACLR
reset => din1_im_dly1[11].ACLR
reset => din1_re_dly9[0].ACLR
reset => din1_re_dly9[1].ACLR
reset => din1_re_dly9[2].ACLR
reset => din1_re_dly9[3].ACLR
reset => din1_re_dly9[4].ACLR
reset => din1_re_dly9[5].ACLR
reset => din1_re_dly9[6].ACLR
reset => din1_re_dly9[7].ACLR
reset => din1_re_dly9[8].ACLR
reset => din1_re_dly9[9].ACLR
reset => din1_re_dly9[10].ACLR
reset => din1_re_dly9[11].ACLR
reset => din1_re_dly8[0].ACLR
reset => din1_re_dly8[1].ACLR
reset => din1_re_dly8[2].ACLR
reset => din1_re_dly8[3].ACLR
reset => din1_re_dly8[4].ACLR
reset => din1_re_dly8[5].ACLR
reset => din1_re_dly8[6].ACLR
reset => din1_re_dly8[7].ACLR
reset => din1_re_dly8[8].ACLR
reset => din1_re_dly8[9].ACLR
reset => din1_re_dly8[10].ACLR
reset => din1_re_dly8[11].ACLR
reset => din1_re_dly7[0].ACLR
reset => din1_re_dly7[1].ACLR
reset => din1_re_dly7[2].ACLR
reset => din1_re_dly7[3].ACLR
reset => din1_re_dly7[4].ACLR
reset => din1_re_dly7[5].ACLR
reset => din1_re_dly7[6].ACLR
reset => din1_re_dly7[7].ACLR
reset => din1_re_dly7[8].ACLR
reset => din1_re_dly7[9].ACLR
reset => din1_re_dly7[10].ACLR
reset => din1_re_dly7[11].ACLR
reset => din1_re_dly6[0].ACLR
reset => din1_re_dly6[1].ACLR
reset => din1_re_dly6[2].ACLR
reset => din1_re_dly6[3].ACLR
reset => din1_re_dly6[4].ACLR
reset => din1_re_dly6[5].ACLR
reset => din1_re_dly6[6].ACLR
reset => din1_re_dly6[7].ACLR
reset => din1_re_dly6[8].ACLR
reset => din1_re_dly6[9].ACLR
reset => din1_re_dly6[10].ACLR
reset => din1_re_dly6[11].ACLR
reset => din1_re_dly5[0].ACLR
reset => din1_re_dly5[1].ACLR
reset => din1_re_dly5[2].ACLR
reset => din1_re_dly5[3].ACLR
reset => din1_re_dly5[4].ACLR
reset => din1_re_dly5[5].ACLR
reset => din1_re_dly5[6].ACLR
reset => din1_re_dly5[7].ACLR
reset => din1_re_dly5[8].ACLR
reset => din1_re_dly5[9].ACLR
reset => din1_re_dly5[10].ACLR
reset => din1_re_dly5[11].ACLR
reset => din1_re_dly4[0].ACLR
reset => din1_re_dly4[1].ACLR
reset => din1_re_dly4[2].ACLR
reset => din1_re_dly4[3].ACLR
reset => din1_re_dly4[4].ACLR
reset => din1_re_dly4[5].ACLR
reset => din1_re_dly4[6].ACLR
reset => din1_re_dly4[7].ACLR
reset => din1_re_dly4[8].ACLR
reset => din1_re_dly4[9].ACLR
reset => din1_re_dly4[10].ACLR
reset => din1_re_dly4[11].ACLR
reset => din1_re_dly3[0].ACLR
reset => din1_re_dly3[1].ACLR
reset => din1_re_dly3[2].ACLR
reset => din1_re_dly3[3].ACLR
reset => din1_re_dly3[4].ACLR
reset => din1_re_dly3[5].ACLR
reset => din1_re_dly3[6].ACLR
reset => din1_re_dly3[7].ACLR
reset => din1_re_dly3[8].ACLR
reset => din1_re_dly3[9].ACLR
reset => din1_re_dly3[10].ACLR
reset => din1_re_dly3[11].ACLR
reset => din1_re_dly2[0].ACLR
reset => din1_re_dly2[1].ACLR
reset => din1_re_dly2[2].ACLR
reset => din1_re_dly2[3].ACLR
reset => din1_re_dly2[4].ACLR
reset => din1_re_dly2[5].ACLR
reset => din1_re_dly2[6].ACLR
reset => din1_re_dly2[7].ACLR
reset => din1_re_dly2[8].ACLR
reset => din1_re_dly2[9].ACLR
reset => din1_re_dly2[10].ACLR
reset => din1_re_dly2[11].ACLR
reset => din1_re_dly1[0].ACLR
reset => din1_re_dly1[1].ACLR
reset => din1_re_dly1[2].ACLR
reset => din1_re_dly1[3].ACLR
reset => din1_re_dly1[4].ACLR
reset => din1_re_dly1[5].ACLR
reset => din1_re_dly1[6].ACLR
reset => din1_re_dly1[7].ACLR
reset => din1_re_dly1[8].ACLR
reset => din1_re_dly1[9].ACLR
reset => din1_re_dly1[10].ACLR
reset => din1_re_dly1[11].ACLR
reset => complex4multiply_block2:u_MUL4_2.reset
enb_1_16_0 => complex4multiply_block2:u_MUL4_2.enb_1_16_0
enb_1_16_0 => di2_vld_dly3.ENA
enb_1_16_0 => din1_re_dly1[11].ENA
enb_1_16_0 => din1_re_dly1[10].ENA
enb_1_16_0 => din1_re_dly1[9].ENA
enb_1_16_0 => din1_re_dly1[8].ENA
enb_1_16_0 => din1_re_dly1[7].ENA
enb_1_16_0 => din1_re_dly1[6].ENA
enb_1_16_0 => din1_re_dly1[5].ENA
enb_1_16_0 => din1_re_dly1[4].ENA
enb_1_16_0 => din1_re_dly1[3].ENA
enb_1_16_0 => din1_re_dly1[2].ENA
enb_1_16_0 => din1_re_dly1[1].ENA
enb_1_16_0 => din1_re_dly1[0].ENA
enb_1_16_0 => din1_re_dly2[11].ENA
enb_1_16_0 => din1_re_dly2[10].ENA
enb_1_16_0 => din1_re_dly2[9].ENA
enb_1_16_0 => din1_re_dly2[8].ENA
enb_1_16_0 => din1_re_dly2[7].ENA
enb_1_16_0 => din1_re_dly2[6].ENA
enb_1_16_0 => din1_re_dly2[5].ENA
enb_1_16_0 => din1_re_dly2[4].ENA
enb_1_16_0 => din1_re_dly2[3].ENA
enb_1_16_0 => din1_re_dly2[2].ENA
enb_1_16_0 => din1_re_dly2[1].ENA
enb_1_16_0 => din1_re_dly2[0].ENA
enb_1_16_0 => din1_re_dly3[11].ENA
enb_1_16_0 => din1_re_dly3[10].ENA
enb_1_16_0 => din1_re_dly3[9].ENA
enb_1_16_0 => din1_re_dly3[8].ENA
enb_1_16_0 => din1_re_dly3[7].ENA
enb_1_16_0 => din1_re_dly3[6].ENA
enb_1_16_0 => din1_re_dly3[5].ENA
enb_1_16_0 => din1_re_dly3[4].ENA
enb_1_16_0 => din1_re_dly3[3].ENA
enb_1_16_0 => din1_re_dly3[2].ENA
enb_1_16_0 => din1_re_dly3[1].ENA
enb_1_16_0 => din1_re_dly3[0].ENA
enb_1_16_0 => din1_re_dly4[11].ENA
enb_1_16_0 => din1_re_dly4[10].ENA
enb_1_16_0 => din1_re_dly4[9].ENA
enb_1_16_0 => din1_re_dly4[8].ENA
enb_1_16_0 => din1_re_dly4[7].ENA
enb_1_16_0 => din1_re_dly4[6].ENA
enb_1_16_0 => din1_re_dly4[5].ENA
enb_1_16_0 => din1_re_dly4[4].ENA
enb_1_16_0 => din1_re_dly4[3].ENA
enb_1_16_0 => din1_re_dly4[2].ENA
enb_1_16_0 => din1_re_dly4[1].ENA
enb_1_16_0 => din1_re_dly4[0].ENA
enb_1_16_0 => din1_re_dly5[11].ENA
enb_1_16_0 => din1_re_dly5[10].ENA
enb_1_16_0 => din1_re_dly5[9].ENA
enb_1_16_0 => din1_re_dly5[8].ENA
enb_1_16_0 => din1_re_dly5[7].ENA
enb_1_16_0 => din1_re_dly5[6].ENA
enb_1_16_0 => din1_re_dly5[5].ENA
enb_1_16_0 => din1_re_dly5[4].ENA
enb_1_16_0 => din1_re_dly5[3].ENA
enb_1_16_0 => din1_re_dly5[2].ENA
enb_1_16_0 => din1_re_dly5[1].ENA
enb_1_16_0 => din1_re_dly5[0].ENA
enb_1_16_0 => din1_re_dly6[11].ENA
enb_1_16_0 => din1_re_dly6[10].ENA
enb_1_16_0 => din1_re_dly6[9].ENA
enb_1_16_0 => din1_re_dly6[8].ENA
enb_1_16_0 => din1_re_dly6[7].ENA
enb_1_16_0 => din1_re_dly6[6].ENA
enb_1_16_0 => din1_re_dly6[5].ENA
enb_1_16_0 => din1_re_dly6[4].ENA
enb_1_16_0 => din1_re_dly6[3].ENA
enb_1_16_0 => din1_re_dly6[2].ENA
enb_1_16_0 => din1_re_dly6[1].ENA
enb_1_16_0 => din1_re_dly6[0].ENA
enb_1_16_0 => din1_re_dly7[11].ENA
enb_1_16_0 => din1_re_dly7[10].ENA
enb_1_16_0 => din1_re_dly7[9].ENA
enb_1_16_0 => din1_re_dly7[8].ENA
enb_1_16_0 => din1_re_dly7[7].ENA
enb_1_16_0 => din1_re_dly7[6].ENA
enb_1_16_0 => din1_re_dly7[5].ENA
enb_1_16_0 => din1_re_dly7[4].ENA
enb_1_16_0 => din1_re_dly7[3].ENA
enb_1_16_0 => din1_re_dly7[2].ENA
enb_1_16_0 => din1_re_dly7[1].ENA
enb_1_16_0 => din1_re_dly7[0].ENA
enb_1_16_0 => din1_re_dly8[11].ENA
enb_1_16_0 => din1_re_dly8[10].ENA
enb_1_16_0 => din1_re_dly8[9].ENA
enb_1_16_0 => din1_re_dly8[8].ENA
enb_1_16_0 => din1_re_dly8[7].ENA
enb_1_16_0 => din1_re_dly8[6].ENA
enb_1_16_0 => din1_re_dly8[5].ENA
enb_1_16_0 => din1_re_dly8[4].ENA
enb_1_16_0 => din1_re_dly8[3].ENA
enb_1_16_0 => din1_re_dly8[2].ENA
enb_1_16_0 => din1_re_dly8[1].ENA
enb_1_16_0 => din1_re_dly8[0].ENA
enb_1_16_0 => din1_re_dly9[11].ENA
enb_1_16_0 => din1_re_dly9[10].ENA
enb_1_16_0 => din1_re_dly9[9].ENA
enb_1_16_0 => din1_re_dly9[8].ENA
enb_1_16_0 => din1_re_dly9[7].ENA
enb_1_16_0 => din1_re_dly9[6].ENA
enb_1_16_0 => din1_re_dly9[5].ENA
enb_1_16_0 => din1_re_dly9[4].ENA
enb_1_16_0 => din1_re_dly9[3].ENA
enb_1_16_0 => din1_re_dly9[2].ENA
enb_1_16_0 => din1_re_dly9[1].ENA
enb_1_16_0 => din1_re_dly9[0].ENA
enb_1_16_0 => din1_im_dly1[11].ENA
enb_1_16_0 => din1_im_dly1[10].ENA
enb_1_16_0 => din1_im_dly1[9].ENA
enb_1_16_0 => din1_im_dly1[8].ENA
enb_1_16_0 => din1_im_dly1[7].ENA
enb_1_16_0 => din1_im_dly1[6].ENA
enb_1_16_0 => din1_im_dly1[5].ENA
enb_1_16_0 => din1_im_dly1[4].ENA
enb_1_16_0 => din1_im_dly1[3].ENA
enb_1_16_0 => din1_im_dly1[2].ENA
enb_1_16_0 => din1_im_dly1[1].ENA
enb_1_16_0 => din1_im_dly1[0].ENA
enb_1_16_0 => din1_im_dly2[11].ENA
enb_1_16_0 => din1_im_dly2[10].ENA
enb_1_16_0 => din1_im_dly2[9].ENA
enb_1_16_0 => din1_im_dly2[8].ENA
enb_1_16_0 => din1_im_dly2[7].ENA
enb_1_16_0 => din1_im_dly2[6].ENA
enb_1_16_0 => din1_im_dly2[5].ENA
enb_1_16_0 => din1_im_dly2[4].ENA
enb_1_16_0 => din1_im_dly2[3].ENA
enb_1_16_0 => din1_im_dly2[2].ENA
enb_1_16_0 => din1_im_dly2[1].ENA
enb_1_16_0 => din1_im_dly2[0].ENA
enb_1_16_0 => din1_im_dly3[11].ENA
enb_1_16_0 => din1_im_dly3[10].ENA
enb_1_16_0 => din1_im_dly3[9].ENA
enb_1_16_0 => din1_im_dly3[8].ENA
enb_1_16_0 => din1_im_dly3[7].ENA
enb_1_16_0 => din1_im_dly3[6].ENA
enb_1_16_0 => din1_im_dly3[5].ENA
enb_1_16_0 => din1_im_dly3[4].ENA
enb_1_16_0 => din1_im_dly3[3].ENA
enb_1_16_0 => din1_im_dly3[2].ENA
enb_1_16_0 => din1_im_dly3[1].ENA
enb_1_16_0 => din1_im_dly3[0].ENA
enb_1_16_0 => din1_im_dly4[11].ENA
enb_1_16_0 => din1_im_dly4[10].ENA
enb_1_16_0 => din1_im_dly4[9].ENA
enb_1_16_0 => din1_im_dly4[8].ENA
enb_1_16_0 => din1_im_dly4[7].ENA
enb_1_16_0 => din1_im_dly4[6].ENA
enb_1_16_0 => din1_im_dly4[5].ENA
enb_1_16_0 => din1_im_dly4[4].ENA
enb_1_16_0 => din1_im_dly4[3].ENA
enb_1_16_0 => din1_im_dly4[2].ENA
enb_1_16_0 => din1_im_dly4[1].ENA
enb_1_16_0 => din1_im_dly4[0].ENA
enb_1_16_0 => din1_im_dly5[11].ENA
enb_1_16_0 => din1_im_dly5[10].ENA
enb_1_16_0 => din1_im_dly5[9].ENA
enb_1_16_0 => din1_im_dly5[8].ENA
enb_1_16_0 => din1_im_dly5[7].ENA
enb_1_16_0 => din1_im_dly5[6].ENA
enb_1_16_0 => din1_im_dly5[5].ENA
enb_1_16_0 => din1_im_dly5[4].ENA
enb_1_16_0 => din1_im_dly5[3].ENA
enb_1_16_0 => din1_im_dly5[2].ENA
enb_1_16_0 => din1_im_dly5[1].ENA
enb_1_16_0 => din1_im_dly5[0].ENA
enb_1_16_0 => din1_im_dly6[11].ENA
enb_1_16_0 => din1_im_dly6[10].ENA
enb_1_16_0 => din1_im_dly6[9].ENA
enb_1_16_0 => din1_im_dly6[8].ENA
enb_1_16_0 => din1_im_dly6[7].ENA
enb_1_16_0 => din1_im_dly6[6].ENA
enb_1_16_0 => din1_im_dly6[5].ENA
enb_1_16_0 => din1_im_dly6[4].ENA
enb_1_16_0 => din1_im_dly6[3].ENA
enb_1_16_0 => din1_im_dly6[2].ENA
enb_1_16_0 => din1_im_dly6[1].ENA
enb_1_16_0 => din1_im_dly6[0].ENA
enb_1_16_0 => din1_im_dly7[11].ENA
enb_1_16_0 => din1_im_dly7[10].ENA
enb_1_16_0 => din1_im_dly7[9].ENA
enb_1_16_0 => din1_im_dly7[8].ENA
enb_1_16_0 => din1_im_dly7[7].ENA
enb_1_16_0 => din1_im_dly7[6].ENA
enb_1_16_0 => din1_im_dly7[5].ENA
enb_1_16_0 => din1_im_dly7[4].ENA
enb_1_16_0 => din1_im_dly7[3].ENA
enb_1_16_0 => din1_im_dly7[2].ENA
enb_1_16_0 => din1_im_dly7[1].ENA
enb_1_16_0 => din1_im_dly7[0].ENA
enb_1_16_0 => din1_im_dly8[11].ENA
enb_1_16_0 => din1_im_dly8[10].ENA
enb_1_16_0 => din1_im_dly8[9].ENA
enb_1_16_0 => din1_im_dly8[8].ENA
enb_1_16_0 => din1_im_dly8[7].ENA
enb_1_16_0 => din1_im_dly8[6].ENA
enb_1_16_0 => din1_im_dly8[5].ENA
enb_1_16_0 => din1_im_dly8[4].ENA
enb_1_16_0 => din1_im_dly8[3].ENA
enb_1_16_0 => din1_im_dly8[2].ENA
enb_1_16_0 => din1_im_dly8[1].ENA
enb_1_16_0 => din1_im_dly8[0].ENA
enb_1_16_0 => din1_im_dly9[11].ENA
enb_1_16_0 => din1_im_dly9[10].ENA
enb_1_16_0 => din1_im_dly9[9].ENA
enb_1_16_0 => din1_im_dly9[8].ENA
enb_1_16_0 => din1_im_dly9[7].ENA
enb_1_16_0 => din1_im_dly9[6].ENA
enb_1_16_0 => din1_im_dly9[5].ENA
enb_1_16_0 => din1_im_dly9[4].ENA
enb_1_16_0 => din1_im_dly9[3].ENA
enb_1_16_0 => din1_im_dly9[2].ENA
enb_1_16_0 => din1_im_dly9[1].ENA
enb_1_16_0 => din1_im_dly9[0].ENA
enb_1_16_0 => din2_re_dly1[11].ENA
enb_1_16_0 => din2_re_dly1[10].ENA
enb_1_16_0 => din2_re_dly1[9].ENA
enb_1_16_0 => din2_re_dly1[8].ENA
enb_1_16_0 => din2_re_dly1[7].ENA
enb_1_16_0 => din2_re_dly1[6].ENA
enb_1_16_0 => din2_re_dly1[5].ENA
enb_1_16_0 => din2_re_dly1[4].ENA
enb_1_16_0 => din2_re_dly1[3].ENA
enb_1_16_0 => din2_re_dly1[2].ENA
enb_1_16_0 => din2_re_dly1[1].ENA
enb_1_16_0 => din2_re_dly1[0].ENA
enb_1_16_0 => din2_re_dly2[11].ENA
enb_1_16_0 => din2_re_dly2[10].ENA
enb_1_16_0 => din2_re_dly2[9].ENA
enb_1_16_0 => din2_re_dly2[8].ENA
enb_1_16_0 => din2_re_dly2[7].ENA
enb_1_16_0 => din2_re_dly2[6].ENA
enb_1_16_0 => din2_re_dly2[5].ENA
enb_1_16_0 => din2_re_dly2[4].ENA
enb_1_16_0 => din2_re_dly2[3].ENA
enb_1_16_0 => din2_re_dly2[2].ENA
enb_1_16_0 => din2_re_dly2[1].ENA
enb_1_16_0 => din2_re_dly2[0].ENA
enb_1_16_0 => din2_im_dly1[11].ENA
enb_1_16_0 => din2_im_dly1[10].ENA
enb_1_16_0 => din2_im_dly1[9].ENA
enb_1_16_0 => din2_im_dly1[8].ENA
enb_1_16_0 => din2_im_dly1[7].ENA
enb_1_16_0 => din2_im_dly1[6].ENA
enb_1_16_0 => din2_im_dly1[5].ENA
enb_1_16_0 => din2_im_dly1[4].ENA
enb_1_16_0 => din2_im_dly1[3].ENA
enb_1_16_0 => din2_im_dly1[2].ENA
enb_1_16_0 => din2_im_dly1[1].ENA
enb_1_16_0 => din2_im_dly1[0].ENA
enb_1_16_0 => din2_im_dly2[11].ENA
enb_1_16_0 => din2_im_dly2[10].ENA
enb_1_16_0 => din2_im_dly2[9].ENA
enb_1_16_0 => din2_im_dly2[8].ENA
enb_1_16_0 => din2_im_dly2[7].ENA
enb_1_16_0 => din2_im_dly2[6].ENA
enb_1_16_0 => din2_im_dly2[5].ENA
enb_1_16_0 => din2_im_dly2[4].ENA
enb_1_16_0 => din2_im_dly2[3].ENA
enb_1_16_0 => din2_im_dly2[2].ENA
enb_1_16_0 => din2_im_dly2[1].ENA
enb_1_16_0 => din2_im_dly2[0].ENA
enb_1_16_0 => din2_re_dly3[11].ENA
enb_1_16_0 => din2_re_dly3[10].ENA
enb_1_16_0 => din2_re_dly3[9].ENA
enb_1_16_0 => din2_re_dly3[8].ENA
enb_1_16_0 => din2_re_dly3[7].ENA
enb_1_16_0 => din2_re_dly3[6].ENA
enb_1_16_0 => din2_re_dly3[5].ENA
enb_1_16_0 => din2_re_dly3[4].ENA
enb_1_16_0 => din2_re_dly3[3].ENA
enb_1_16_0 => din2_re_dly3[2].ENA
enb_1_16_0 => din2_re_dly3[1].ENA
enb_1_16_0 => din2_re_dly3[0].ENA
enb_1_16_0 => din2_im_dly3[11].ENA
enb_1_16_0 => din2_im_dly3[10].ENA
enb_1_16_0 => din2_im_dly3[9].ENA
enb_1_16_0 => din2_im_dly3[8].ENA
enb_1_16_0 => din2_im_dly3[7].ENA
enb_1_16_0 => din2_im_dly3[6].ENA
enb_1_16_0 => din2_im_dly3[5].ENA
enb_1_16_0 => din2_im_dly3[4].ENA
enb_1_16_0 => din2_im_dly3[3].ENA
enb_1_16_0 => din2_im_dly3[2].ENA
enb_1_16_0 => din2_im_dly3[1].ENA
enb_1_16_0 => din2_im_dly3[0].ENA
enb_1_16_0 => di2_vld_dly1.ENA
enb_1_16_0 => di2_vld_dly2.ENA
dout_2_re[0] => din1_re_dly1[0].DATAIN
dout_2_re[1] => din1_re_dly1[1].DATAIN
dout_2_re[2] => din1_re_dly1[2].DATAIN
dout_2_re[3] => din1_re_dly1[3].DATAIN
dout_2_re[4] => din1_re_dly1[4].DATAIN
dout_2_re[5] => din1_re_dly1[5].DATAIN
dout_2_re[6] => din1_re_dly1[6].DATAIN
dout_2_re[7] => din1_re_dly1[7].DATAIN
dout_2_re[8] => din1_re_dly1[8].DATAIN
dout_2_re[9] => din1_re_dly1[9].DATAIN
dout_2_re[10] => din1_re_dly1[10].DATAIN
dout_2_re[11] => din1_re_dly1[11].DATAIN
dout_2_im[0] => din1_im_dly1[0].DATAIN
dout_2_im[1] => din1_im_dly1[1].DATAIN
dout_2_im[2] => din1_im_dly1[2].DATAIN
dout_2_im[3] => din1_im_dly1[3].DATAIN
dout_2_im[4] => din1_im_dly1[4].DATAIN
dout_2_im[5] => din1_im_dly1[5].DATAIN
dout_2_im[6] => din1_im_dly1[6].DATAIN
dout_2_im[7] => din1_im_dly1[7].DATAIN
dout_2_im[8] => din1_im_dly1[8].DATAIN
dout_2_im[9] => din1_im_dly1[9].DATAIN
dout_2_im[10] => din1_im_dly1[10].DATAIN
dout_2_im[11] => din1_im_dly1[11].DATAIN
dout_4_re[0] => din2_re_dly1[0].DATAIN
dout_4_re[1] => din2_re_dly1[1].DATAIN
dout_4_re[2] => din2_re_dly1[2].DATAIN
dout_4_re[3] => din2_re_dly1[3].DATAIN
dout_4_re[4] => din2_re_dly1[4].DATAIN
dout_4_re[5] => din2_re_dly1[5].DATAIN
dout_4_re[6] => din2_re_dly1[6].DATAIN
dout_4_re[7] => din2_re_dly1[7].DATAIN
dout_4_re[8] => din2_re_dly1[8].DATAIN
dout_4_re[9] => din2_re_dly1[9].DATAIN
dout_4_re[10] => din2_re_dly1[10].DATAIN
dout_4_re[11] => din2_re_dly1[11].DATAIN
dout_4_im[0] => din2_im_dly1[0].DATAIN
dout_4_im[1] => din2_im_dly1[1].DATAIN
dout_4_im[2] => din2_im_dly1[2].DATAIN
dout_4_im[3] => din2_im_dly1[3].DATAIN
dout_4_im[4] => din2_im_dly1[4].DATAIN
dout_4_im[5] => din2_im_dly1[5].DATAIN
dout_4_im[6] => din2_im_dly1[6].DATAIN
dout_4_im[7] => din2_im_dly1[7].DATAIN
dout_4_im[8] => din2_im_dly1[8].DATAIN
dout_4_im[9] => din2_im_dly1[9].DATAIN
dout_4_im[10] => din2_im_dly1[10].DATAIN
dout_4_im[11] => din2_im_dly1[11].DATAIN
dout_2_vld => di2_vld_dly1.DATAIN
twdl_3_5_re[0] => ~NO_FANOUT~
twdl_3_5_re[1] => ~NO_FANOUT~
twdl_3_5_re[2] => ~NO_FANOUT~
twdl_3_5_re[3] => ~NO_FANOUT~
twdl_3_5_re[4] => ~NO_FANOUT~
twdl_3_5_re[5] => ~NO_FANOUT~
twdl_3_5_re[6] => ~NO_FANOUT~
twdl_3_5_re[7] => ~NO_FANOUT~
twdl_3_5_re[8] => ~NO_FANOUT~
twdl_3_5_re[9] => ~NO_FANOUT~
twdl_3_5_re[10] => ~NO_FANOUT~
twdl_3_5_re[11] => ~NO_FANOUT~
twdl_3_5_im[0] => ~NO_FANOUT~
twdl_3_5_im[1] => ~NO_FANOUT~
twdl_3_5_im[2] => ~NO_FANOUT~
twdl_3_5_im[3] => ~NO_FANOUT~
twdl_3_5_im[4] => ~NO_FANOUT~
twdl_3_5_im[5] => ~NO_FANOUT~
twdl_3_5_im[6] => ~NO_FANOUT~
twdl_3_5_im[7] => ~NO_FANOUT~
twdl_3_5_im[8] => ~NO_FANOUT~
twdl_3_5_im[9] => ~NO_FANOUT~
twdl_3_5_im[10] => ~NO_FANOUT~
twdl_3_5_im[11] => ~NO_FANOUT~
twdl_3_6_re[0] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[0]
twdl_3_6_re[1] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[1]
twdl_3_6_re[2] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[2]
twdl_3_6_re[3] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[3]
twdl_3_6_re[4] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[4]
twdl_3_6_re[5] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[5]
twdl_3_6_re[6] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[6]
twdl_3_6_re[7] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[7]
twdl_3_6_re[8] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[8]
twdl_3_6_re[9] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[9]
twdl_3_6_re[10] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[10]
twdl_3_6_re[11] => complex4multiply_block2:u_MUL4_2.twdl_3_6_re[11]
twdl_3_6_im[0] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[0]
twdl_3_6_im[1] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[1]
twdl_3_6_im[2] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[2]
twdl_3_6_im[3] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[3]
twdl_3_6_im[4] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[4]
twdl_3_6_im[5] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[5]
twdl_3_6_im[6] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[6]
twdl_3_6_im[7] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[7]
twdl_3_6_im[8] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[8]
twdl_3_6_im[9] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[9]
twdl_3_6_im[10] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[10]
twdl_3_6_im[11] => complex4multiply_block2:u_MUL4_2.twdl_3_6_im[11]
twdl_3_6_vld => ~NO_FANOUT~
softReset => complex4multiply_block2:u_MUL4_2.softReset
twdlXdin_5_re[0] <= din1_re_dly9[0].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_re[1] <= din1_re_dly9[1].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_re[2] <= din1_re_dly9[2].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_re[3] <= din1_re_dly9[3].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_re[4] <= din1_re_dly9[4].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_re[5] <= din1_re_dly9[5].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_re[6] <= din1_re_dly9[6].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_re[7] <= din1_re_dly9[7].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_re[8] <= din1_re_dly9[8].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_re[9] <= din1_re_dly9[9].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_re[10] <= din1_re_dly9[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_re[11] <= din1_re_dly9[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[0] <= din1_im_dly9[0].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[1] <= din1_im_dly9[1].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[2] <= din1_im_dly9[2].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[3] <= din1_im_dly9[3].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[4] <= din1_im_dly9[4].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[5] <= din1_im_dly9[5].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[6] <= din1_im_dly9[6].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[7] <= din1_im_dly9[7].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[8] <= din1_im_dly9[8].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[9] <= din1_im_dly9[9].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[10] <= din1_im_dly9[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_5_im[11] <= din1_im_dly9[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[0] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[0]
twdlXdin_6_re[1] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[1]
twdlXdin_6_re[2] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[2]
twdlXdin_6_re[3] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[3]
twdlXdin_6_re[4] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[4]
twdlXdin_6_re[5] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[5]
twdlXdin_6_re[6] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[6]
twdlXdin_6_re[7] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[7]
twdlXdin_6_re[8] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[8]
twdlXdin_6_re[9] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[9]
twdlXdin_6_re[10] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[10]
twdlXdin_6_re[11] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_re[11]
twdlXdin_6_im[0] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[0]
twdlXdin_6_im[1] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[1]
twdlXdin_6_im[2] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[2]
twdlXdin_6_im[3] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[3]
twdlXdin_6_im[4] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[4]
twdlXdin_6_im[5] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[5]
twdlXdin_6_im[6] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[6]
twdlXdin_6_im[7] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[7]
twdlXdin_6_im[8] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[8]
twdlXdin_6_im[9] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[9]
twdlXdin_6_im[10] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[10]
twdlXdin_6_im[11] <= complex4multiply_block2:u_MUL4_2.twdlXdin_6_im[11]
twdlXdin_5_vld <= complex4multiply_block2:u_MUL4_2.twdlXdin2_vld


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex4Multiply_block2:u_MUL4_2
clk => twdlXdin2_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin2_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin2_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din2_re_dly3[0] => din_re_reg[0].DATAIN
din2_re_dly3[1] => din_re_reg[1].DATAIN
din2_re_dly3[2] => din_re_reg[2].DATAIN
din2_re_dly3[3] => din_re_reg[3].DATAIN
din2_re_dly3[4] => din_re_reg[4].DATAIN
din2_re_dly3[5] => din_re_reg[5].DATAIN
din2_re_dly3[6] => din_re_reg[6].DATAIN
din2_re_dly3[7] => din_re_reg[7].DATAIN
din2_re_dly3[8] => din_re_reg[8].DATAIN
din2_re_dly3[9] => din_re_reg[9].DATAIN
din2_re_dly3[10] => din_re_reg[10].DATAIN
din2_re_dly3[11] => din_re_reg[11].DATAIN
din2_im_dly3[0] => din_im_reg[0].DATAIN
din2_im_dly3[1] => din_im_reg[1].DATAIN
din2_im_dly3[2] => din_im_reg[2].DATAIN
din2_im_dly3[3] => din_im_reg[3].DATAIN
din2_im_dly3[4] => din_im_reg[4].DATAIN
din2_im_dly3[5] => din_im_reg[5].DATAIN
din2_im_dly3[6] => din_im_reg[6].DATAIN
din2_im_dly3[7] => din_im_reg[7].DATAIN
din2_im_dly3[8] => din_im_reg[8].DATAIN
din2_im_dly3[9] => din_im_reg[9].DATAIN
din2_im_dly3[10] => din_im_reg[10].DATAIN
din2_im_dly3[11] => din_im_reg[11].DATAIN
di2_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_6_re[0] => twdl_re_reg[0].DATAIN
twdl_3_6_re[1] => twdl_re_reg[1].DATAIN
twdl_3_6_re[2] => twdl_re_reg[2].DATAIN
twdl_3_6_re[3] => twdl_re_reg[3].DATAIN
twdl_3_6_re[4] => twdl_re_reg[4].DATAIN
twdl_3_6_re[5] => twdl_re_reg[5].DATAIN
twdl_3_6_re[6] => twdl_re_reg[6].DATAIN
twdl_3_6_re[7] => twdl_re_reg[7].DATAIN
twdl_3_6_re[8] => twdl_re_reg[8].DATAIN
twdl_3_6_re[9] => twdl_re_reg[9].DATAIN
twdl_3_6_re[10] => twdl_re_reg[10].DATAIN
twdl_3_6_re[11] => twdl_re_reg[11].DATAIN
twdl_3_6_im[0] => twdl_im_reg[0].DATAIN
twdl_3_6_im[1] => twdl_im_reg[1].DATAIN
twdl_3_6_im[2] => twdl_im_reg[2].DATAIN
twdl_3_6_im[3] => twdl_im_reg[3].DATAIN
twdl_3_6_im[4] => twdl_im_reg[4].DATAIN
twdl_3_6_im[5] => twdl_im_reg[5].DATAIN
twdl_3_6_im[6] => twdl_im_reg[6].DATAIN
twdl_3_6_im[7] => twdl_im_reg[7].DATAIN
twdl_3_6_im[8] => twdl_im_reg[8].DATAIN
twdl_3_6_im[9] => twdl_im_reg[9].DATAIN
twdl_3_6_im[10] => twdl_im_reg[10].DATAIN
twdl_3_6_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_6_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_6_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin2_vld <= twdlXdin2_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_7:u_twdlROM_3_7
clk => twdl_3_7_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_7_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].PRESET
reset => Radix22TwdlMapping_phase[1].ACLR
reset => Radix22TwdlMapping_cnt[0].ACLR
reset => Radix22TwdlMapping_cnt[1].PRESET
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_7_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_7_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_7_vld <= twdl_3_7_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_8:u_twdlROM_3_8
clk => twdl_3_8_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_8_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].PRESET
reset => Radix22TwdlMapping_phase[1].ACLR
reset => Radix22TwdlMapping_cnt[0].PRESET
reset => Radix22TwdlMapping_cnt[1].PRESET
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_8_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_8_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_8_vld <= twdl_3_8_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7
clk => di2_vld_dly3.CLK
clk => di2_vld_dly2.CLK
clk => di2_vld_dly1.CLK
clk => din2_im_dly3[0].CLK
clk => din2_im_dly3[1].CLK
clk => din2_im_dly3[2].CLK
clk => din2_im_dly3[3].CLK
clk => din2_im_dly3[4].CLK
clk => din2_im_dly3[5].CLK
clk => din2_im_dly3[6].CLK
clk => din2_im_dly3[7].CLK
clk => din2_im_dly3[8].CLK
clk => din2_im_dly3[9].CLK
clk => din2_im_dly3[10].CLK
clk => din2_im_dly3[11].CLK
clk => din2_re_dly3[0].CLK
clk => din2_re_dly3[1].CLK
clk => din2_re_dly3[2].CLK
clk => din2_re_dly3[3].CLK
clk => din2_re_dly3[4].CLK
clk => din2_re_dly3[5].CLK
clk => din2_re_dly3[6].CLK
clk => din2_re_dly3[7].CLK
clk => din2_re_dly3[8].CLK
clk => din2_re_dly3[9].CLK
clk => din2_re_dly3[10].CLK
clk => din2_re_dly3[11].CLK
clk => din2_im_dly2[0].CLK
clk => din2_im_dly2[1].CLK
clk => din2_im_dly2[2].CLK
clk => din2_im_dly2[3].CLK
clk => din2_im_dly2[4].CLK
clk => din2_im_dly2[5].CLK
clk => din2_im_dly2[6].CLK
clk => din2_im_dly2[7].CLK
clk => din2_im_dly2[8].CLK
clk => din2_im_dly2[9].CLK
clk => din2_im_dly2[10].CLK
clk => din2_im_dly2[11].CLK
clk => din2_im_dly1[0].CLK
clk => din2_im_dly1[1].CLK
clk => din2_im_dly1[2].CLK
clk => din2_im_dly1[3].CLK
clk => din2_im_dly1[4].CLK
clk => din2_im_dly1[5].CLK
clk => din2_im_dly1[6].CLK
clk => din2_im_dly1[7].CLK
clk => din2_im_dly1[8].CLK
clk => din2_im_dly1[9].CLK
clk => din2_im_dly1[10].CLK
clk => din2_im_dly1[11].CLK
clk => din2_re_dly2[0].CLK
clk => din2_re_dly2[1].CLK
clk => din2_re_dly2[2].CLK
clk => din2_re_dly2[3].CLK
clk => din2_re_dly2[4].CLK
clk => din2_re_dly2[5].CLK
clk => din2_re_dly2[6].CLK
clk => din2_re_dly2[7].CLK
clk => din2_re_dly2[8].CLK
clk => din2_re_dly2[9].CLK
clk => din2_re_dly2[10].CLK
clk => din2_re_dly2[11].CLK
clk => din2_re_dly1[0].CLK
clk => din2_re_dly1[1].CLK
clk => din2_re_dly1[2].CLK
clk => din2_re_dly1[3].CLK
clk => din2_re_dly1[4].CLK
clk => din2_re_dly1[5].CLK
clk => din2_re_dly1[6].CLK
clk => din2_re_dly1[7].CLK
clk => din2_re_dly1[8].CLK
clk => din2_re_dly1[9].CLK
clk => din2_re_dly1[10].CLK
clk => din2_re_dly1[11].CLK
clk => din1_vld_dly3.CLK
clk => din1_vld_dly2.CLK
clk => din1_vld_dly1.CLK
clk => din1_im_dly3[0].CLK
clk => din1_im_dly3[1].CLK
clk => din1_im_dly3[2].CLK
clk => din1_im_dly3[3].CLK
clk => din1_im_dly3[4].CLK
clk => din1_im_dly3[5].CLK
clk => din1_im_dly3[6].CLK
clk => din1_im_dly3[7].CLK
clk => din1_im_dly3[8].CLK
clk => din1_im_dly3[9].CLK
clk => din1_im_dly3[10].CLK
clk => din1_im_dly3[11].CLK
clk => din1_re_dly3[0].CLK
clk => din1_re_dly3[1].CLK
clk => din1_re_dly3[2].CLK
clk => din1_re_dly3[3].CLK
clk => din1_re_dly3[4].CLK
clk => din1_re_dly3[5].CLK
clk => din1_re_dly3[6].CLK
clk => din1_re_dly3[7].CLK
clk => din1_re_dly3[8].CLK
clk => din1_re_dly3[9].CLK
clk => din1_re_dly3[10].CLK
clk => din1_re_dly3[11].CLK
clk => din1_im_dly2[0].CLK
clk => din1_im_dly2[1].CLK
clk => din1_im_dly2[2].CLK
clk => din1_im_dly2[3].CLK
clk => din1_im_dly2[4].CLK
clk => din1_im_dly2[5].CLK
clk => din1_im_dly2[6].CLK
clk => din1_im_dly2[7].CLK
clk => din1_im_dly2[8].CLK
clk => din1_im_dly2[9].CLK
clk => din1_im_dly2[10].CLK
clk => din1_im_dly2[11].CLK
clk => din1_im_dly1[0].CLK
clk => din1_im_dly1[1].CLK
clk => din1_im_dly1[2].CLK
clk => din1_im_dly1[3].CLK
clk => din1_im_dly1[4].CLK
clk => din1_im_dly1[5].CLK
clk => din1_im_dly1[6].CLK
clk => din1_im_dly1[7].CLK
clk => din1_im_dly1[8].CLK
clk => din1_im_dly1[9].CLK
clk => din1_im_dly1[10].CLK
clk => din1_im_dly1[11].CLK
clk => din1_re_dly2[0].CLK
clk => din1_re_dly2[1].CLK
clk => din1_re_dly2[2].CLK
clk => din1_re_dly2[3].CLK
clk => din1_re_dly2[4].CLK
clk => din1_re_dly2[5].CLK
clk => din1_re_dly2[6].CLK
clk => din1_re_dly2[7].CLK
clk => din1_re_dly2[8].CLK
clk => din1_re_dly2[9].CLK
clk => din1_re_dly2[10].CLK
clk => din1_re_dly2[11].CLK
clk => din1_re_dly1[0].CLK
clk => din1_re_dly1[1].CLK
clk => din1_re_dly1[2].CLK
clk => din1_re_dly1[3].CLK
clk => din1_re_dly1[4].CLK
clk => din1_re_dly1[5].CLK
clk => din1_re_dly1[6].CLK
clk => din1_re_dly1[7].CLK
clk => din1_re_dly1[8].CLK
clk => din1_re_dly1[9].CLK
clk => din1_re_dly1[10].CLK
clk => din1_re_dly1[11].CLK
clk => complex4multiply_block3:u_MUL4_1.clk
clk => complex4multiply_block4:u_MUL4_2.clk
reset => di2_vld_dly3.ACLR
reset => di2_vld_dly2.ACLR
reset => di2_vld_dly1.ACLR
reset => din2_im_dly3[0].ACLR
reset => din2_im_dly3[1].ACLR
reset => din2_im_dly3[2].ACLR
reset => din2_im_dly3[3].ACLR
reset => din2_im_dly3[4].ACLR
reset => din2_im_dly3[5].ACLR
reset => din2_im_dly3[6].ACLR
reset => din2_im_dly3[7].ACLR
reset => din2_im_dly3[8].ACLR
reset => din2_im_dly3[9].ACLR
reset => din2_im_dly3[10].ACLR
reset => din2_im_dly3[11].ACLR
reset => din2_re_dly3[0].ACLR
reset => din2_re_dly3[1].ACLR
reset => din2_re_dly3[2].ACLR
reset => din2_re_dly3[3].ACLR
reset => din2_re_dly3[4].ACLR
reset => din2_re_dly3[5].ACLR
reset => din2_re_dly3[6].ACLR
reset => din2_re_dly3[7].ACLR
reset => din2_re_dly3[8].ACLR
reset => din2_re_dly3[9].ACLR
reset => din2_re_dly3[10].ACLR
reset => din2_re_dly3[11].ACLR
reset => din2_im_dly2[0].ACLR
reset => din2_im_dly2[1].ACLR
reset => din2_im_dly2[2].ACLR
reset => din2_im_dly2[3].ACLR
reset => din2_im_dly2[4].ACLR
reset => din2_im_dly2[5].ACLR
reset => din2_im_dly2[6].ACLR
reset => din2_im_dly2[7].ACLR
reset => din2_im_dly2[8].ACLR
reset => din2_im_dly2[9].ACLR
reset => din2_im_dly2[10].ACLR
reset => din2_im_dly2[11].ACLR
reset => din2_im_dly1[0].ACLR
reset => din2_im_dly1[1].ACLR
reset => din2_im_dly1[2].ACLR
reset => din2_im_dly1[3].ACLR
reset => din2_im_dly1[4].ACLR
reset => din2_im_dly1[5].ACLR
reset => din2_im_dly1[6].ACLR
reset => din2_im_dly1[7].ACLR
reset => din2_im_dly1[8].ACLR
reset => din2_im_dly1[9].ACLR
reset => din2_im_dly1[10].ACLR
reset => din2_im_dly1[11].ACLR
reset => din2_re_dly2[0].ACLR
reset => din2_re_dly2[1].ACLR
reset => din2_re_dly2[2].ACLR
reset => din2_re_dly2[3].ACLR
reset => din2_re_dly2[4].ACLR
reset => din2_re_dly2[5].ACLR
reset => din2_re_dly2[6].ACLR
reset => din2_re_dly2[7].ACLR
reset => din2_re_dly2[8].ACLR
reset => din2_re_dly2[9].ACLR
reset => din2_re_dly2[10].ACLR
reset => din2_re_dly2[11].ACLR
reset => din2_re_dly1[0].ACLR
reset => din2_re_dly1[1].ACLR
reset => din2_re_dly1[2].ACLR
reset => din2_re_dly1[3].ACLR
reset => din2_re_dly1[4].ACLR
reset => din2_re_dly1[5].ACLR
reset => din2_re_dly1[6].ACLR
reset => din2_re_dly1[7].ACLR
reset => din2_re_dly1[8].ACLR
reset => din2_re_dly1[9].ACLR
reset => din2_re_dly1[10].ACLR
reset => din2_re_dly1[11].ACLR
reset => din1_vld_dly3.ACLR
reset => din1_vld_dly2.ACLR
reset => din1_vld_dly1.ACLR
reset => din1_im_dly3[0].ACLR
reset => din1_im_dly3[1].ACLR
reset => din1_im_dly3[2].ACLR
reset => din1_im_dly3[3].ACLR
reset => din1_im_dly3[4].ACLR
reset => din1_im_dly3[5].ACLR
reset => din1_im_dly3[6].ACLR
reset => din1_im_dly3[7].ACLR
reset => din1_im_dly3[8].ACLR
reset => din1_im_dly3[9].ACLR
reset => din1_im_dly3[10].ACLR
reset => din1_im_dly3[11].ACLR
reset => din1_re_dly3[0].ACLR
reset => din1_re_dly3[1].ACLR
reset => din1_re_dly3[2].ACLR
reset => din1_re_dly3[3].ACLR
reset => din1_re_dly3[4].ACLR
reset => din1_re_dly3[5].ACLR
reset => din1_re_dly3[6].ACLR
reset => din1_re_dly3[7].ACLR
reset => din1_re_dly3[8].ACLR
reset => din1_re_dly3[9].ACLR
reset => din1_re_dly3[10].ACLR
reset => din1_re_dly3[11].ACLR
reset => din1_im_dly2[0].ACLR
reset => din1_im_dly2[1].ACLR
reset => din1_im_dly2[2].ACLR
reset => din1_im_dly2[3].ACLR
reset => din1_im_dly2[4].ACLR
reset => din1_im_dly2[5].ACLR
reset => din1_im_dly2[6].ACLR
reset => din1_im_dly2[7].ACLR
reset => din1_im_dly2[8].ACLR
reset => din1_im_dly2[9].ACLR
reset => din1_im_dly2[10].ACLR
reset => din1_im_dly2[11].ACLR
reset => din1_im_dly1[0].ACLR
reset => din1_im_dly1[1].ACLR
reset => din1_im_dly1[2].ACLR
reset => din1_im_dly1[3].ACLR
reset => din1_im_dly1[4].ACLR
reset => din1_im_dly1[5].ACLR
reset => din1_im_dly1[6].ACLR
reset => din1_im_dly1[7].ACLR
reset => din1_im_dly1[8].ACLR
reset => din1_im_dly1[9].ACLR
reset => din1_im_dly1[10].ACLR
reset => din1_im_dly1[11].ACLR
reset => din1_re_dly2[0].ACLR
reset => din1_re_dly2[1].ACLR
reset => din1_re_dly2[2].ACLR
reset => din1_re_dly2[3].ACLR
reset => din1_re_dly2[4].ACLR
reset => din1_re_dly2[5].ACLR
reset => din1_re_dly2[6].ACLR
reset => din1_re_dly2[7].ACLR
reset => din1_re_dly2[8].ACLR
reset => din1_re_dly2[9].ACLR
reset => din1_re_dly2[10].ACLR
reset => din1_re_dly2[11].ACLR
reset => din1_re_dly1[0].ACLR
reset => din1_re_dly1[1].ACLR
reset => din1_re_dly1[2].ACLR
reset => din1_re_dly1[3].ACLR
reset => din1_re_dly1[4].ACLR
reset => din1_re_dly1[5].ACLR
reset => din1_re_dly1[6].ACLR
reset => din1_re_dly1[7].ACLR
reset => din1_re_dly1[8].ACLR
reset => din1_re_dly1[9].ACLR
reset => din1_re_dly1[10].ACLR
reset => din1_re_dly1[11].ACLR
reset => complex4multiply_block3:u_MUL4_1.reset
reset => complex4multiply_block4:u_MUL4_2.reset
enb_1_16_0 => complex4multiply_block3:u_MUL4_1.enb_1_16_0
enb_1_16_0 => complex4multiply_block4:u_MUL4_2.enb_1_16_0
enb_1_16_0 => di2_vld_dly3.ENA
enb_1_16_0 => din1_re_dly1[11].ENA
enb_1_16_0 => din1_re_dly1[10].ENA
enb_1_16_0 => din1_re_dly1[9].ENA
enb_1_16_0 => din1_re_dly1[8].ENA
enb_1_16_0 => din1_re_dly1[7].ENA
enb_1_16_0 => din1_re_dly1[6].ENA
enb_1_16_0 => din1_re_dly1[5].ENA
enb_1_16_0 => din1_re_dly1[4].ENA
enb_1_16_0 => din1_re_dly1[3].ENA
enb_1_16_0 => din1_re_dly1[2].ENA
enb_1_16_0 => din1_re_dly1[1].ENA
enb_1_16_0 => din1_re_dly1[0].ENA
enb_1_16_0 => din1_re_dly2[11].ENA
enb_1_16_0 => din1_re_dly2[10].ENA
enb_1_16_0 => din1_re_dly2[9].ENA
enb_1_16_0 => din1_re_dly2[8].ENA
enb_1_16_0 => din1_re_dly2[7].ENA
enb_1_16_0 => din1_re_dly2[6].ENA
enb_1_16_0 => din1_re_dly2[5].ENA
enb_1_16_0 => din1_re_dly2[4].ENA
enb_1_16_0 => din1_re_dly2[3].ENA
enb_1_16_0 => din1_re_dly2[2].ENA
enb_1_16_0 => din1_re_dly2[1].ENA
enb_1_16_0 => din1_re_dly2[0].ENA
enb_1_16_0 => din1_im_dly1[11].ENA
enb_1_16_0 => din1_im_dly1[10].ENA
enb_1_16_0 => din1_im_dly1[9].ENA
enb_1_16_0 => din1_im_dly1[8].ENA
enb_1_16_0 => din1_im_dly1[7].ENA
enb_1_16_0 => din1_im_dly1[6].ENA
enb_1_16_0 => din1_im_dly1[5].ENA
enb_1_16_0 => din1_im_dly1[4].ENA
enb_1_16_0 => din1_im_dly1[3].ENA
enb_1_16_0 => din1_im_dly1[2].ENA
enb_1_16_0 => din1_im_dly1[1].ENA
enb_1_16_0 => din1_im_dly1[0].ENA
enb_1_16_0 => din1_im_dly2[11].ENA
enb_1_16_0 => din1_im_dly2[10].ENA
enb_1_16_0 => din1_im_dly2[9].ENA
enb_1_16_0 => din1_im_dly2[8].ENA
enb_1_16_0 => din1_im_dly2[7].ENA
enb_1_16_0 => din1_im_dly2[6].ENA
enb_1_16_0 => din1_im_dly2[5].ENA
enb_1_16_0 => din1_im_dly2[4].ENA
enb_1_16_0 => din1_im_dly2[3].ENA
enb_1_16_0 => din1_im_dly2[2].ENA
enb_1_16_0 => din1_im_dly2[1].ENA
enb_1_16_0 => din1_im_dly2[0].ENA
enb_1_16_0 => din1_re_dly3[11].ENA
enb_1_16_0 => din1_re_dly3[10].ENA
enb_1_16_0 => din1_re_dly3[9].ENA
enb_1_16_0 => din1_re_dly3[8].ENA
enb_1_16_0 => din1_re_dly3[7].ENA
enb_1_16_0 => din1_re_dly3[6].ENA
enb_1_16_0 => din1_re_dly3[5].ENA
enb_1_16_0 => din1_re_dly3[4].ENA
enb_1_16_0 => din1_re_dly3[3].ENA
enb_1_16_0 => din1_re_dly3[2].ENA
enb_1_16_0 => din1_re_dly3[1].ENA
enb_1_16_0 => din1_re_dly3[0].ENA
enb_1_16_0 => din1_im_dly3[11].ENA
enb_1_16_0 => din1_im_dly3[10].ENA
enb_1_16_0 => din1_im_dly3[9].ENA
enb_1_16_0 => din1_im_dly3[8].ENA
enb_1_16_0 => din1_im_dly3[7].ENA
enb_1_16_0 => din1_im_dly3[6].ENA
enb_1_16_0 => din1_im_dly3[5].ENA
enb_1_16_0 => din1_im_dly3[4].ENA
enb_1_16_0 => din1_im_dly3[3].ENA
enb_1_16_0 => din1_im_dly3[2].ENA
enb_1_16_0 => din1_im_dly3[1].ENA
enb_1_16_0 => din1_im_dly3[0].ENA
enb_1_16_0 => din1_vld_dly1.ENA
enb_1_16_0 => din1_vld_dly2.ENA
enb_1_16_0 => din1_vld_dly3.ENA
enb_1_16_0 => din2_re_dly1[11].ENA
enb_1_16_0 => din2_re_dly1[10].ENA
enb_1_16_0 => din2_re_dly1[9].ENA
enb_1_16_0 => din2_re_dly1[8].ENA
enb_1_16_0 => din2_re_dly1[7].ENA
enb_1_16_0 => din2_re_dly1[6].ENA
enb_1_16_0 => din2_re_dly1[5].ENA
enb_1_16_0 => din2_re_dly1[4].ENA
enb_1_16_0 => din2_re_dly1[3].ENA
enb_1_16_0 => din2_re_dly1[2].ENA
enb_1_16_0 => din2_re_dly1[1].ENA
enb_1_16_0 => din2_re_dly1[0].ENA
enb_1_16_0 => din2_re_dly2[11].ENA
enb_1_16_0 => din2_re_dly2[10].ENA
enb_1_16_0 => din2_re_dly2[9].ENA
enb_1_16_0 => din2_re_dly2[8].ENA
enb_1_16_0 => din2_re_dly2[7].ENA
enb_1_16_0 => din2_re_dly2[6].ENA
enb_1_16_0 => din2_re_dly2[5].ENA
enb_1_16_0 => din2_re_dly2[4].ENA
enb_1_16_0 => din2_re_dly2[3].ENA
enb_1_16_0 => din2_re_dly2[2].ENA
enb_1_16_0 => din2_re_dly2[1].ENA
enb_1_16_0 => din2_re_dly2[0].ENA
enb_1_16_0 => din2_im_dly1[11].ENA
enb_1_16_0 => din2_im_dly1[10].ENA
enb_1_16_0 => din2_im_dly1[9].ENA
enb_1_16_0 => din2_im_dly1[8].ENA
enb_1_16_0 => din2_im_dly1[7].ENA
enb_1_16_0 => din2_im_dly1[6].ENA
enb_1_16_0 => din2_im_dly1[5].ENA
enb_1_16_0 => din2_im_dly1[4].ENA
enb_1_16_0 => din2_im_dly1[3].ENA
enb_1_16_0 => din2_im_dly1[2].ENA
enb_1_16_0 => din2_im_dly1[1].ENA
enb_1_16_0 => din2_im_dly1[0].ENA
enb_1_16_0 => din2_im_dly2[11].ENA
enb_1_16_0 => din2_im_dly2[10].ENA
enb_1_16_0 => din2_im_dly2[9].ENA
enb_1_16_0 => din2_im_dly2[8].ENA
enb_1_16_0 => din2_im_dly2[7].ENA
enb_1_16_0 => din2_im_dly2[6].ENA
enb_1_16_0 => din2_im_dly2[5].ENA
enb_1_16_0 => din2_im_dly2[4].ENA
enb_1_16_0 => din2_im_dly2[3].ENA
enb_1_16_0 => din2_im_dly2[2].ENA
enb_1_16_0 => din2_im_dly2[1].ENA
enb_1_16_0 => din2_im_dly2[0].ENA
enb_1_16_0 => din2_re_dly3[11].ENA
enb_1_16_0 => din2_re_dly3[10].ENA
enb_1_16_0 => din2_re_dly3[9].ENA
enb_1_16_0 => din2_re_dly3[8].ENA
enb_1_16_0 => din2_re_dly3[7].ENA
enb_1_16_0 => din2_re_dly3[6].ENA
enb_1_16_0 => din2_re_dly3[5].ENA
enb_1_16_0 => din2_re_dly3[4].ENA
enb_1_16_0 => din2_re_dly3[3].ENA
enb_1_16_0 => din2_re_dly3[2].ENA
enb_1_16_0 => din2_re_dly3[1].ENA
enb_1_16_0 => din2_re_dly3[0].ENA
enb_1_16_0 => din2_im_dly3[11].ENA
enb_1_16_0 => din2_im_dly3[10].ENA
enb_1_16_0 => din2_im_dly3[9].ENA
enb_1_16_0 => din2_im_dly3[8].ENA
enb_1_16_0 => din2_im_dly3[7].ENA
enb_1_16_0 => din2_im_dly3[6].ENA
enb_1_16_0 => din2_im_dly3[5].ENA
enb_1_16_0 => din2_im_dly3[4].ENA
enb_1_16_0 => din2_im_dly3[3].ENA
enb_1_16_0 => din2_im_dly3[2].ENA
enb_1_16_0 => din2_im_dly3[1].ENA
enb_1_16_0 => din2_im_dly3[0].ENA
enb_1_16_0 => di2_vld_dly1.ENA
enb_1_16_0 => di2_vld_dly2.ENA
dout_6_re[0] => din1_re_dly1[0].DATAIN
dout_6_re[1] => din1_re_dly1[1].DATAIN
dout_6_re[2] => din1_re_dly1[2].DATAIN
dout_6_re[3] => din1_re_dly1[3].DATAIN
dout_6_re[4] => din1_re_dly1[4].DATAIN
dout_6_re[5] => din1_re_dly1[5].DATAIN
dout_6_re[6] => din1_re_dly1[6].DATAIN
dout_6_re[7] => din1_re_dly1[7].DATAIN
dout_6_re[8] => din1_re_dly1[8].DATAIN
dout_6_re[9] => din1_re_dly1[9].DATAIN
dout_6_re[10] => din1_re_dly1[10].DATAIN
dout_6_re[11] => din1_re_dly1[11].DATAIN
dout_6_im[0] => din1_im_dly1[0].DATAIN
dout_6_im[1] => din1_im_dly1[1].DATAIN
dout_6_im[2] => din1_im_dly1[2].DATAIN
dout_6_im[3] => din1_im_dly1[3].DATAIN
dout_6_im[4] => din1_im_dly1[4].DATAIN
dout_6_im[5] => din1_im_dly1[5].DATAIN
dout_6_im[6] => din1_im_dly1[6].DATAIN
dout_6_im[7] => din1_im_dly1[7].DATAIN
dout_6_im[8] => din1_im_dly1[8].DATAIN
dout_6_im[9] => din1_im_dly1[9].DATAIN
dout_6_im[10] => din1_im_dly1[10].DATAIN
dout_6_im[11] => din1_im_dly1[11].DATAIN
dout_8_re[0] => din2_re_dly1[0].DATAIN
dout_8_re[1] => din2_re_dly1[1].DATAIN
dout_8_re[2] => din2_re_dly1[2].DATAIN
dout_8_re[3] => din2_re_dly1[3].DATAIN
dout_8_re[4] => din2_re_dly1[4].DATAIN
dout_8_re[5] => din2_re_dly1[5].DATAIN
dout_8_re[6] => din2_re_dly1[6].DATAIN
dout_8_re[7] => din2_re_dly1[7].DATAIN
dout_8_re[8] => din2_re_dly1[8].DATAIN
dout_8_re[9] => din2_re_dly1[9].DATAIN
dout_8_re[10] => din2_re_dly1[10].DATAIN
dout_8_re[11] => din2_re_dly1[11].DATAIN
dout_8_im[0] => din2_im_dly1[0].DATAIN
dout_8_im[1] => din2_im_dly1[1].DATAIN
dout_8_im[2] => din2_im_dly1[2].DATAIN
dout_8_im[3] => din2_im_dly1[3].DATAIN
dout_8_im[4] => din2_im_dly1[4].DATAIN
dout_8_im[5] => din2_im_dly1[5].DATAIN
dout_8_im[6] => din2_im_dly1[6].DATAIN
dout_8_im[7] => din2_im_dly1[7].DATAIN
dout_8_im[8] => din2_im_dly1[8].DATAIN
dout_8_im[9] => din2_im_dly1[9].DATAIN
dout_8_im[10] => din2_im_dly1[10].DATAIN
dout_8_im[11] => din2_im_dly1[11].DATAIN
dout_2_vld => din1_vld_dly1.DATAIN
dout_2_vld => di2_vld_dly1.DATAIN
twdl_3_7_re[0] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[0]
twdl_3_7_re[1] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[1]
twdl_3_7_re[2] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[2]
twdl_3_7_re[3] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[3]
twdl_3_7_re[4] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[4]
twdl_3_7_re[5] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[5]
twdl_3_7_re[6] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[6]
twdl_3_7_re[7] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[7]
twdl_3_7_re[8] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[8]
twdl_3_7_re[9] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[9]
twdl_3_7_re[10] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[10]
twdl_3_7_re[11] => complex4multiply_block3:u_MUL4_1.twdl_3_7_re[11]
twdl_3_7_im[0] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[0]
twdl_3_7_im[1] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[1]
twdl_3_7_im[2] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[2]
twdl_3_7_im[3] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[3]
twdl_3_7_im[4] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[4]
twdl_3_7_im[5] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[5]
twdl_3_7_im[6] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[6]
twdl_3_7_im[7] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[7]
twdl_3_7_im[8] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[8]
twdl_3_7_im[9] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[9]
twdl_3_7_im[10] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[10]
twdl_3_7_im[11] => complex4multiply_block3:u_MUL4_1.twdl_3_7_im[11]
twdl_3_8_re[0] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[0]
twdl_3_8_re[1] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[1]
twdl_3_8_re[2] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[2]
twdl_3_8_re[3] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[3]
twdl_3_8_re[4] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[4]
twdl_3_8_re[5] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[5]
twdl_3_8_re[6] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[6]
twdl_3_8_re[7] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[7]
twdl_3_8_re[8] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[8]
twdl_3_8_re[9] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[9]
twdl_3_8_re[10] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[10]
twdl_3_8_re[11] => complex4multiply_block4:u_MUL4_2.twdl_3_8_re[11]
twdl_3_8_im[0] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[0]
twdl_3_8_im[1] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[1]
twdl_3_8_im[2] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[2]
twdl_3_8_im[3] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[3]
twdl_3_8_im[4] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[4]
twdl_3_8_im[5] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[5]
twdl_3_8_im[6] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[6]
twdl_3_8_im[7] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[7]
twdl_3_8_im[8] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[8]
twdl_3_8_im[9] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[9]
twdl_3_8_im[10] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[10]
twdl_3_8_im[11] => complex4multiply_block4:u_MUL4_2.twdl_3_8_im[11]
twdl_3_8_vld => ~NO_FANOUT~
softReset => complex4multiply_block3:u_MUL4_1.softReset
softReset => complex4multiply_block4:u_MUL4_2.softReset
twdlXdin_7_re[0] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[0]
twdlXdin_7_re[1] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[1]
twdlXdin_7_re[2] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[2]
twdlXdin_7_re[3] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[3]
twdlXdin_7_re[4] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[4]
twdlXdin_7_re[5] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[5]
twdlXdin_7_re[6] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[6]
twdlXdin_7_re[7] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[7]
twdlXdin_7_re[8] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[8]
twdlXdin_7_re[9] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[9]
twdlXdin_7_re[10] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[10]
twdlXdin_7_re[11] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_re[11]
twdlXdin_7_im[0] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[0]
twdlXdin_7_im[1] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[1]
twdlXdin_7_im[2] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[2]
twdlXdin_7_im[3] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[3]
twdlXdin_7_im[4] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[4]
twdlXdin_7_im[5] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[5]
twdlXdin_7_im[6] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[6]
twdlXdin_7_im[7] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[7]
twdlXdin_7_im[8] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[8]
twdlXdin_7_im[9] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[9]
twdlXdin_7_im[10] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[10]
twdlXdin_7_im[11] <= complex4multiply_block3:u_MUL4_1.twdlXdin_7_im[11]
twdlXdin_8_re[0] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[0]
twdlXdin_8_re[1] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[1]
twdlXdin_8_re[2] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[2]
twdlXdin_8_re[3] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[3]
twdlXdin_8_re[4] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[4]
twdlXdin_8_re[5] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[5]
twdlXdin_8_re[6] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[6]
twdlXdin_8_re[7] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[7]
twdlXdin_8_re[8] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[8]
twdlXdin_8_re[9] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[9]
twdlXdin_8_re[10] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[10]
twdlXdin_8_re[11] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_re[11]
twdlXdin_8_im[0] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[0]
twdlXdin_8_im[1] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[1]
twdlXdin_8_im[2] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[2]
twdlXdin_8_im[3] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[3]
twdlXdin_8_im[4] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[4]
twdlXdin_8_im[5] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[5]
twdlXdin_8_im[6] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[6]
twdlXdin_8_im[7] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[7]
twdlXdin_8_im[8] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[8]
twdlXdin_8_im[9] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[9]
twdlXdin_8_im[10] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[10]
twdlXdin_8_im[11] <= complex4multiply_block4:u_MUL4_2.twdlXdin_8_im[11]
twdlXdin_7_vld <= complex4multiply_block4:u_MUL4_2.twdlXdin2_vld


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex4Multiply_block3:u_MUL4_1
clk => twdlXdin1_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin1_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin1_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din1_re_dly3[0] => din_re_reg[0].DATAIN
din1_re_dly3[1] => din_re_reg[1].DATAIN
din1_re_dly3[2] => din_re_reg[2].DATAIN
din1_re_dly3[3] => din_re_reg[3].DATAIN
din1_re_dly3[4] => din_re_reg[4].DATAIN
din1_re_dly3[5] => din_re_reg[5].DATAIN
din1_re_dly3[6] => din_re_reg[6].DATAIN
din1_re_dly3[7] => din_re_reg[7].DATAIN
din1_re_dly3[8] => din_re_reg[8].DATAIN
din1_re_dly3[9] => din_re_reg[9].DATAIN
din1_re_dly3[10] => din_re_reg[10].DATAIN
din1_re_dly3[11] => din_re_reg[11].DATAIN
din1_im_dly3[0] => din_im_reg[0].DATAIN
din1_im_dly3[1] => din_im_reg[1].DATAIN
din1_im_dly3[2] => din_im_reg[2].DATAIN
din1_im_dly3[3] => din_im_reg[3].DATAIN
din1_im_dly3[4] => din_im_reg[4].DATAIN
din1_im_dly3[5] => din_im_reg[5].DATAIN
din1_im_dly3[6] => din_im_reg[6].DATAIN
din1_im_dly3[7] => din_im_reg[7].DATAIN
din1_im_dly3[8] => din_im_reg[8].DATAIN
din1_im_dly3[9] => din_im_reg[9].DATAIN
din1_im_dly3[10] => din_im_reg[10].DATAIN
din1_im_dly3[11] => din_im_reg[11].DATAIN
din1_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_7_re[0] => twdl_re_reg[0].DATAIN
twdl_3_7_re[1] => twdl_re_reg[1].DATAIN
twdl_3_7_re[2] => twdl_re_reg[2].DATAIN
twdl_3_7_re[3] => twdl_re_reg[3].DATAIN
twdl_3_7_re[4] => twdl_re_reg[4].DATAIN
twdl_3_7_re[5] => twdl_re_reg[5].DATAIN
twdl_3_7_re[6] => twdl_re_reg[6].DATAIN
twdl_3_7_re[7] => twdl_re_reg[7].DATAIN
twdl_3_7_re[8] => twdl_re_reg[8].DATAIN
twdl_3_7_re[9] => twdl_re_reg[9].DATAIN
twdl_3_7_re[10] => twdl_re_reg[10].DATAIN
twdl_3_7_re[11] => twdl_re_reg[11].DATAIN
twdl_3_7_im[0] => twdl_im_reg[0].DATAIN
twdl_3_7_im[1] => twdl_im_reg[1].DATAIN
twdl_3_7_im[2] => twdl_im_reg[2].DATAIN
twdl_3_7_im[3] => twdl_im_reg[3].DATAIN
twdl_3_7_im[4] => twdl_im_reg[4].DATAIN
twdl_3_7_im[5] => twdl_im_reg[5].DATAIN
twdl_3_7_im[6] => twdl_im_reg[6].DATAIN
twdl_3_7_im[7] => twdl_im_reg[7].DATAIN
twdl_3_7_im[8] => twdl_im_reg[8].DATAIN
twdl_3_7_im[9] => twdl_im_reg[9].DATAIN
twdl_3_7_im[10] => twdl_im_reg[10].DATAIN
twdl_3_7_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_7_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_7_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin1_vld <= twdlXdin1_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex4Multiply_block4:u_MUL4_2
clk => twdlXdin2_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin2_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin2_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din2_re_dly3[0] => din_re_reg[0].DATAIN
din2_re_dly3[1] => din_re_reg[1].DATAIN
din2_re_dly3[2] => din_re_reg[2].DATAIN
din2_re_dly3[3] => din_re_reg[3].DATAIN
din2_re_dly3[4] => din_re_reg[4].DATAIN
din2_re_dly3[5] => din_re_reg[5].DATAIN
din2_re_dly3[6] => din_re_reg[6].DATAIN
din2_re_dly3[7] => din_re_reg[7].DATAIN
din2_re_dly3[8] => din_re_reg[8].DATAIN
din2_re_dly3[9] => din_re_reg[9].DATAIN
din2_re_dly3[10] => din_re_reg[10].DATAIN
din2_re_dly3[11] => din_re_reg[11].DATAIN
din2_im_dly3[0] => din_im_reg[0].DATAIN
din2_im_dly3[1] => din_im_reg[1].DATAIN
din2_im_dly3[2] => din_im_reg[2].DATAIN
din2_im_dly3[3] => din_im_reg[3].DATAIN
din2_im_dly3[4] => din_im_reg[4].DATAIN
din2_im_dly3[5] => din_im_reg[5].DATAIN
din2_im_dly3[6] => din_im_reg[6].DATAIN
din2_im_dly3[7] => din_im_reg[7].DATAIN
din2_im_dly3[8] => din_im_reg[8].DATAIN
din2_im_dly3[9] => din_im_reg[9].DATAIN
din2_im_dly3[10] => din_im_reg[10].DATAIN
din2_im_dly3[11] => din_im_reg[11].DATAIN
di2_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_8_re[0] => twdl_re_reg[0].DATAIN
twdl_3_8_re[1] => twdl_re_reg[1].DATAIN
twdl_3_8_re[2] => twdl_re_reg[2].DATAIN
twdl_3_8_re[3] => twdl_re_reg[3].DATAIN
twdl_3_8_re[4] => twdl_re_reg[4].DATAIN
twdl_3_8_re[5] => twdl_re_reg[5].DATAIN
twdl_3_8_re[6] => twdl_re_reg[6].DATAIN
twdl_3_8_re[7] => twdl_re_reg[7].DATAIN
twdl_3_8_re[8] => twdl_re_reg[8].DATAIN
twdl_3_8_re[9] => twdl_re_reg[9].DATAIN
twdl_3_8_re[10] => twdl_re_reg[10].DATAIN
twdl_3_8_re[11] => twdl_re_reg[11].DATAIN
twdl_3_8_im[0] => twdl_im_reg[0].DATAIN
twdl_3_8_im[1] => twdl_im_reg[1].DATAIN
twdl_3_8_im[2] => twdl_im_reg[2].DATAIN
twdl_3_8_im[3] => twdl_im_reg[3].DATAIN
twdl_3_8_im[4] => twdl_im_reg[4].DATAIN
twdl_3_8_im[5] => twdl_im_reg[5].DATAIN
twdl_3_8_im[6] => twdl_im_reg[6].DATAIN
twdl_3_8_im[7] => twdl_im_reg[7].DATAIN
twdl_3_8_im[8] => twdl_im_reg[8].DATAIN
twdl_3_8_im[9] => twdl_im_reg[9].DATAIN
twdl_3_8_im[10] => twdl_im_reg[10].DATAIN
twdl_3_8_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_8_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_8_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin2_vld <= twdlXdin2_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_5_re[0] => Add0.IN13
twdlXdin_5_re[0] => Add1.IN26
twdlXdin_5_re[1] => Add0.IN12
twdlXdin_5_re[1] => Add1.IN25
twdlXdin_5_re[2] => Add0.IN11
twdlXdin_5_re[2] => Add1.IN24
twdlXdin_5_re[3] => Add0.IN10
twdlXdin_5_re[3] => Add1.IN23
twdlXdin_5_re[4] => Add0.IN9
twdlXdin_5_re[4] => Add1.IN22
twdlXdin_5_re[5] => Add0.IN8
twdlXdin_5_re[5] => Add1.IN21
twdlXdin_5_re[6] => Add0.IN7
twdlXdin_5_re[6] => Add1.IN20
twdlXdin_5_re[7] => Add0.IN6
twdlXdin_5_re[7] => Add1.IN19
twdlXdin_5_re[8] => Add0.IN5
twdlXdin_5_re[8] => Add1.IN18
twdlXdin_5_re[9] => Add0.IN4
twdlXdin_5_re[9] => Add1.IN17
twdlXdin_5_re[10] => Add0.IN3
twdlXdin_5_re[10] => Add1.IN16
twdlXdin_5_re[11] => Add0.IN1
twdlXdin_5_re[11] => Add0.IN2
twdlXdin_5_re[11] => Add1.IN14
twdlXdin_5_re[11] => Add1.IN15
twdlXdin_5_im[0] => Add2.IN13
twdlXdin_5_im[0] => Add3.IN26
twdlXdin_5_im[1] => Add2.IN12
twdlXdin_5_im[1] => Add3.IN25
twdlXdin_5_im[2] => Add2.IN11
twdlXdin_5_im[2] => Add3.IN24
twdlXdin_5_im[3] => Add2.IN10
twdlXdin_5_im[3] => Add3.IN23
twdlXdin_5_im[4] => Add2.IN9
twdlXdin_5_im[4] => Add3.IN22
twdlXdin_5_im[5] => Add2.IN8
twdlXdin_5_im[5] => Add3.IN21
twdlXdin_5_im[6] => Add2.IN7
twdlXdin_5_im[6] => Add3.IN20
twdlXdin_5_im[7] => Add2.IN6
twdlXdin_5_im[7] => Add3.IN19
twdlXdin_5_im[8] => Add2.IN5
twdlXdin_5_im[8] => Add3.IN18
twdlXdin_5_im[9] => Add2.IN4
twdlXdin_5_im[9] => Add3.IN17
twdlXdin_5_im[10] => Add2.IN3
twdlXdin_5_im[10] => Add3.IN16
twdlXdin_5_im[11] => Add2.IN1
twdlXdin_5_im[11] => Add2.IN2
twdlXdin_5_im[11] => Add3.IN14
twdlXdin_5_im[11] => Add3.IN15
twdlXdin_7_re[0] => Add0.IN26
twdlXdin_7_re[0] => Add1.IN13
twdlXdin_7_re[1] => Add0.IN25
twdlXdin_7_re[1] => Add1.IN12
twdlXdin_7_re[2] => Add0.IN24
twdlXdin_7_re[2] => Add1.IN11
twdlXdin_7_re[3] => Add0.IN23
twdlXdin_7_re[3] => Add1.IN10
twdlXdin_7_re[4] => Add0.IN22
twdlXdin_7_re[4] => Add1.IN9
twdlXdin_7_re[5] => Add0.IN21
twdlXdin_7_re[5] => Add1.IN8
twdlXdin_7_re[6] => Add0.IN20
twdlXdin_7_re[6] => Add1.IN7
twdlXdin_7_re[7] => Add0.IN19
twdlXdin_7_re[7] => Add1.IN6
twdlXdin_7_re[8] => Add0.IN18
twdlXdin_7_re[8] => Add1.IN5
twdlXdin_7_re[9] => Add0.IN17
twdlXdin_7_re[9] => Add1.IN4
twdlXdin_7_re[10] => Add0.IN16
twdlXdin_7_re[10] => Add1.IN3
twdlXdin_7_re[11] => Add0.IN14
twdlXdin_7_re[11] => Add0.IN15
twdlXdin_7_re[11] => Add1.IN1
twdlXdin_7_re[11] => Add1.IN2
twdlXdin_7_im[0] => Add2.IN26
twdlXdin_7_im[0] => Add3.IN13
twdlXdin_7_im[1] => Add2.IN25
twdlXdin_7_im[1] => Add3.IN12
twdlXdin_7_im[2] => Add2.IN24
twdlXdin_7_im[2] => Add3.IN11
twdlXdin_7_im[3] => Add2.IN23
twdlXdin_7_im[3] => Add3.IN10
twdlXdin_7_im[4] => Add2.IN22
twdlXdin_7_im[4] => Add3.IN9
twdlXdin_7_im[5] => Add2.IN21
twdlXdin_7_im[5] => Add3.IN8
twdlXdin_7_im[6] => Add2.IN20
twdlXdin_7_im[6] => Add3.IN7
twdlXdin_7_im[7] => Add2.IN19
twdlXdin_7_im[7] => Add3.IN6
twdlXdin_7_im[8] => Add2.IN18
twdlXdin_7_im[8] => Add3.IN5
twdlXdin_7_im[9] => Add2.IN17
twdlXdin_7_im[9] => Add3.IN4
twdlXdin_7_im[10] => Add2.IN16
twdlXdin_7_im[10] => Add3.IN3
twdlXdin_7_im[11] => Add2.IN14
twdlXdin_7_im[11] => Add2.IN15
twdlXdin_7_im[11] => Add3.IN1
twdlXdin_7_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_5_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_5_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_6_re[0] => Add0.IN13
twdlXdin_6_re[0] => Add1.IN26
twdlXdin_6_re[1] => Add0.IN12
twdlXdin_6_re[1] => Add1.IN25
twdlXdin_6_re[2] => Add0.IN11
twdlXdin_6_re[2] => Add1.IN24
twdlXdin_6_re[3] => Add0.IN10
twdlXdin_6_re[3] => Add1.IN23
twdlXdin_6_re[4] => Add0.IN9
twdlXdin_6_re[4] => Add1.IN22
twdlXdin_6_re[5] => Add0.IN8
twdlXdin_6_re[5] => Add1.IN21
twdlXdin_6_re[6] => Add0.IN7
twdlXdin_6_re[6] => Add1.IN20
twdlXdin_6_re[7] => Add0.IN6
twdlXdin_6_re[7] => Add1.IN19
twdlXdin_6_re[8] => Add0.IN5
twdlXdin_6_re[8] => Add1.IN18
twdlXdin_6_re[9] => Add0.IN4
twdlXdin_6_re[9] => Add1.IN17
twdlXdin_6_re[10] => Add0.IN3
twdlXdin_6_re[10] => Add1.IN16
twdlXdin_6_re[11] => Add0.IN1
twdlXdin_6_re[11] => Add0.IN2
twdlXdin_6_re[11] => Add1.IN14
twdlXdin_6_re[11] => Add1.IN15
twdlXdin_6_im[0] => Add2.IN13
twdlXdin_6_im[0] => Add3.IN26
twdlXdin_6_im[1] => Add2.IN12
twdlXdin_6_im[1] => Add3.IN25
twdlXdin_6_im[2] => Add2.IN11
twdlXdin_6_im[2] => Add3.IN24
twdlXdin_6_im[3] => Add2.IN10
twdlXdin_6_im[3] => Add3.IN23
twdlXdin_6_im[4] => Add2.IN9
twdlXdin_6_im[4] => Add3.IN22
twdlXdin_6_im[5] => Add2.IN8
twdlXdin_6_im[5] => Add3.IN21
twdlXdin_6_im[6] => Add2.IN7
twdlXdin_6_im[6] => Add3.IN20
twdlXdin_6_im[7] => Add2.IN6
twdlXdin_6_im[7] => Add3.IN19
twdlXdin_6_im[8] => Add2.IN5
twdlXdin_6_im[8] => Add3.IN18
twdlXdin_6_im[9] => Add2.IN4
twdlXdin_6_im[9] => Add3.IN17
twdlXdin_6_im[10] => Add2.IN3
twdlXdin_6_im[10] => Add3.IN16
twdlXdin_6_im[11] => Add2.IN1
twdlXdin_6_im[11] => Add2.IN2
twdlXdin_6_im[11] => Add3.IN14
twdlXdin_6_im[11] => Add3.IN15
twdlXdin_8_re[0] => Add0.IN26
twdlXdin_8_re[0] => Add1.IN13
twdlXdin_8_re[1] => Add0.IN25
twdlXdin_8_re[1] => Add1.IN12
twdlXdin_8_re[2] => Add0.IN24
twdlXdin_8_re[2] => Add1.IN11
twdlXdin_8_re[3] => Add0.IN23
twdlXdin_8_re[3] => Add1.IN10
twdlXdin_8_re[4] => Add0.IN22
twdlXdin_8_re[4] => Add1.IN9
twdlXdin_8_re[5] => Add0.IN21
twdlXdin_8_re[5] => Add1.IN8
twdlXdin_8_re[6] => Add0.IN20
twdlXdin_8_re[6] => Add1.IN7
twdlXdin_8_re[7] => Add0.IN19
twdlXdin_8_re[7] => Add1.IN6
twdlXdin_8_re[8] => Add0.IN18
twdlXdin_8_re[8] => Add1.IN5
twdlXdin_8_re[9] => Add0.IN17
twdlXdin_8_re[9] => Add1.IN4
twdlXdin_8_re[10] => Add0.IN16
twdlXdin_8_re[10] => Add1.IN3
twdlXdin_8_re[11] => Add0.IN14
twdlXdin_8_re[11] => Add0.IN15
twdlXdin_8_re[11] => Add1.IN1
twdlXdin_8_re[11] => Add1.IN2
twdlXdin_8_im[0] => Add2.IN26
twdlXdin_8_im[0] => Add3.IN13
twdlXdin_8_im[1] => Add2.IN25
twdlXdin_8_im[1] => Add3.IN12
twdlXdin_8_im[2] => Add2.IN24
twdlXdin_8_im[2] => Add3.IN11
twdlXdin_8_im[3] => Add2.IN23
twdlXdin_8_im[3] => Add3.IN10
twdlXdin_8_im[4] => Add2.IN22
twdlXdin_8_im[4] => Add3.IN9
twdlXdin_8_im[5] => Add2.IN21
twdlXdin_8_im[5] => Add3.IN8
twdlXdin_8_im[6] => Add2.IN20
twdlXdin_8_im[6] => Add3.IN7
twdlXdin_8_im[7] => Add2.IN19
twdlXdin_8_im[7] => Add3.IN6
twdlXdin_8_im[8] => Add2.IN18
twdlXdin_8_im[8] => Add3.IN5
twdlXdin_8_im[9] => Add2.IN17
twdlXdin_8_im[9] => Add3.IN4
twdlXdin_8_im[10] => Add2.IN16
twdlXdin_8_im[10] => Add3.IN3
twdlXdin_8_im[11] => Add2.IN14
twdlXdin_8_im[11] => Add2.IN15
twdlXdin_8_im[11] => Add3.IN1
twdlXdin_8_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_7_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_7_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_5 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_5_re[0] => Add0.IN13
dout_5_re[0] => Add1.IN26
dout_5_re[0] => Add4.IN13
dout_5_re[0] => Add5.IN26
dout_5_re[1] => Add0.IN12
dout_5_re[1] => Add1.IN25
dout_5_re[1] => Add4.IN12
dout_5_re[1] => Add5.IN25
dout_5_re[2] => Add0.IN11
dout_5_re[2] => Add1.IN24
dout_5_re[2] => Add4.IN11
dout_5_re[2] => Add5.IN24
dout_5_re[3] => Add0.IN10
dout_5_re[3] => Add1.IN23
dout_5_re[3] => Add4.IN10
dout_5_re[3] => Add5.IN23
dout_5_re[4] => Add0.IN9
dout_5_re[4] => Add1.IN22
dout_5_re[4] => Add4.IN9
dout_5_re[4] => Add5.IN22
dout_5_re[5] => Add0.IN8
dout_5_re[5] => Add1.IN21
dout_5_re[5] => Add4.IN8
dout_5_re[5] => Add5.IN21
dout_5_re[6] => Add0.IN7
dout_5_re[6] => Add1.IN20
dout_5_re[6] => Add4.IN7
dout_5_re[6] => Add5.IN20
dout_5_re[7] => Add0.IN6
dout_5_re[7] => Add1.IN19
dout_5_re[7] => Add4.IN6
dout_5_re[7] => Add5.IN19
dout_5_re[8] => Add0.IN5
dout_5_re[8] => Add1.IN18
dout_5_re[8] => Add4.IN5
dout_5_re[8] => Add5.IN18
dout_5_re[9] => Add0.IN4
dout_5_re[9] => Add1.IN17
dout_5_re[9] => Add4.IN4
dout_5_re[9] => Add5.IN17
dout_5_re[10] => Add0.IN3
dout_5_re[10] => Add1.IN16
dout_5_re[10] => Add4.IN3
dout_5_re[10] => Add5.IN16
dout_5_re[11] => Add0.IN1
dout_5_re[11] => Add0.IN2
dout_5_re[11] => Add1.IN14
dout_5_re[11] => Add1.IN15
dout_5_re[11] => Add4.IN1
dout_5_re[11] => Add4.IN2
dout_5_re[11] => Add5.IN14
dout_5_re[11] => Add5.IN15
dout_5_im[0] => Add2.IN13
dout_5_im[0] => Add3.IN26
dout_5_im[0] => Add6.IN13
dout_5_im[0] => Add7.IN26
dout_5_im[1] => Add2.IN12
dout_5_im[1] => Add3.IN25
dout_5_im[1] => Add6.IN12
dout_5_im[1] => Add7.IN25
dout_5_im[2] => Add2.IN11
dout_5_im[2] => Add3.IN24
dout_5_im[2] => Add6.IN11
dout_5_im[2] => Add7.IN24
dout_5_im[3] => Add2.IN10
dout_5_im[3] => Add3.IN23
dout_5_im[3] => Add6.IN10
dout_5_im[3] => Add7.IN23
dout_5_im[4] => Add2.IN9
dout_5_im[4] => Add3.IN22
dout_5_im[4] => Add6.IN9
dout_5_im[4] => Add7.IN22
dout_5_im[5] => Add2.IN8
dout_5_im[5] => Add3.IN21
dout_5_im[5] => Add6.IN8
dout_5_im[5] => Add7.IN21
dout_5_im[6] => Add2.IN7
dout_5_im[6] => Add3.IN20
dout_5_im[6] => Add6.IN7
dout_5_im[6] => Add7.IN20
dout_5_im[7] => Add2.IN6
dout_5_im[7] => Add3.IN19
dout_5_im[7] => Add6.IN6
dout_5_im[7] => Add7.IN19
dout_5_im[8] => Add2.IN5
dout_5_im[8] => Add3.IN18
dout_5_im[8] => Add6.IN5
dout_5_im[8] => Add7.IN18
dout_5_im[9] => Add2.IN4
dout_5_im[9] => Add3.IN17
dout_5_im[9] => Add6.IN4
dout_5_im[9] => Add7.IN17
dout_5_im[10] => Add2.IN3
dout_5_im[10] => Add3.IN16
dout_5_im[10] => Add6.IN3
dout_5_im[10] => Add7.IN16
dout_5_im[11] => Add2.IN1
dout_5_im[11] => Add2.IN2
dout_5_im[11] => Add3.IN14
dout_5_im[11] => Add3.IN15
dout_5_im[11] => Add6.IN1
dout_5_im[11] => Add6.IN2
dout_5_im[11] => Add7.IN14
dout_5_im[11] => Add7.IN15
dout_7_re[0] => Add2.IN26
dout_7_re[0] => Add4.IN26
dout_7_re[0] => Add3.IN13
dout_7_re[0] => Add5.IN13
dout_7_re[1] => Add2.IN25
dout_7_re[1] => Add4.IN25
dout_7_re[1] => Add3.IN12
dout_7_re[1] => Add5.IN12
dout_7_re[2] => Add2.IN24
dout_7_re[2] => Add4.IN24
dout_7_re[2] => Add3.IN11
dout_7_re[2] => Add5.IN11
dout_7_re[3] => Add2.IN23
dout_7_re[3] => Add4.IN23
dout_7_re[3] => Add3.IN10
dout_7_re[3] => Add5.IN10
dout_7_re[4] => Add2.IN22
dout_7_re[4] => Add4.IN22
dout_7_re[4] => Add3.IN9
dout_7_re[4] => Add5.IN9
dout_7_re[5] => Add2.IN21
dout_7_re[5] => Add4.IN21
dout_7_re[5] => Add3.IN8
dout_7_re[5] => Add5.IN8
dout_7_re[6] => Add2.IN20
dout_7_re[6] => Add4.IN20
dout_7_re[6] => Add3.IN7
dout_7_re[6] => Add5.IN7
dout_7_re[7] => Add2.IN19
dout_7_re[7] => Add4.IN19
dout_7_re[7] => Add3.IN6
dout_7_re[7] => Add5.IN6
dout_7_re[8] => Add2.IN18
dout_7_re[8] => Add4.IN18
dout_7_re[8] => Add3.IN5
dout_7_re[8] => Add5.IN5
dout_7_re[9] => Add2.IN17
dout_7_re[9] => Add4.IN17
dout_7_re[9] => Add3.IN4
dout_7_re[9] => Add5.IN4
dout_7_re[10] => Add2.IN16
dout_7_re[10] => Add4.IN16
dout_7_re[10] => Add3.IN3
dout_7_re[10] => Add5.IN3
dout_7_re[11] => Add2.IN14
dout_7_re[11] => Add2.IN15
dout_7_re[11] => Add4.IN14
dout_7_re[11] => Add4.IN15
dout_7_re[11] => Add3.IN1
dout_7_re[11] => Add3.IN2
dout_7_re[11] => Add5.IN1
dout_7_re[11] => Add5.IN2
dout_7_im[0] => Add0.IN26
dout_7_im[0] => Add6.IN26
dout_7_im[0] => Add1.IN13
dout_7_im[0] => Add7.IN13
dout_7_im[1] => Add0.IN25
dout_7_im[1] => Add6.IN25
dout_7_im[1] => Add1.IN12
dout_7_im[1] => Add7.IN12
dout_7_im[2] => Add0.IN24
dout_7_im[2] => Add6.IN24
dout_7_im[2] => Add1.IN11
dout_7_im[2] => Add7.IN11
dout_7_im[3] => Add0.IN23
dout_7_im[3] => Add6.IN23
dout_7_im[3] => Add1.IN10
dout_7_im[3] => Add7.IN10
dout_7_im[4] => Add0.IN22
dout_7_im[4] => Add6.IN22
dout_7_im[4] => Add1.IN9
dout_7_im[4] => Add7.IN9
dout_7_im[5] => Add0.IN21
dout_7_im[5] => Add6.IN21
dout_7_im[5] => Add1.IN8
dout_7_im[5] => Add7.IN8
dout_7_im[6] => Add0.IN20
dout_7_im[6] => Add6.IN20
dout_7_im[6] => Add1.IN7
dout_7_im[6] => Add7.IN7
dout_7_im[7] => Add0.IN19
dout_7_im[7] => Add6.IN19
dout_7_im[7] => Add1.IN6
dout_7_im[7] => Add7.IN6
dout_7_im[8] => Add0.IN18
dout_7_im[8] => Add6.IN18
dout_7_im[8] => Add1.IN5
dout_7_im[8] => Add7.IN5
dout_7_im[9] => Add0.IN17
dout_7_im[9] => Add6.IN17
dout_7_im[9] => Add1.IN4
dout_7_im[9] => Add7.IN4
dout_7_im[10] => Add0.IN16
dout_7_im[10] => Add6.IN16
dout_7_im[10] => Add1.IN3
dout_7_im[10] => Add7.IN3
dout_7_im[11] => Add0.IN14
dout_7_im[11] => Add0.IN15
dout_7_im[11] => Add6.IN14
dout_7_im[11] => Add6.IN15
dout_7_im[11] => Add1.IN1
dout_7_im[11] => Add1.IN2
dout_7_im[11] => Add7.IN1
dout_7_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_5_re_1[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_5_re_1[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_5_im_1[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_6_re[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_6_im[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_14:u_twdlROM_3_14
clk => twdl_3_14_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_14_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].PRESET
reset => Radix22TwdlMapping_phase[1].PRESET
reset => Radix22TwdlMapping_cnt[0].PRESET
reset => Radix22TwdlMapping_cnt[1].ACLR
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_14_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_14_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_14_vld <= twdl_3_14_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13
clk => di2_vld_dly3.CLK
clk => di2_vld_dly2.CLK
clk => di2_vld_dly1.CLK
clk => din2_im_dly3[0].CLK
clk => din2_im_dly3[1].CLK
clk => din2_im_dly3[2].CLK
clk => din2_im_dly3[3].CLK
clk => din2_im_dly3[4].CLK
clk => din2_im_dly3[5].CLK
clk => din2_im_dly3[6].CLK
clk => din2_im_dly3[7].CLK
clk => din2_im_dly3[8].CLK
clk => din2_im_dly3[9].CLK
clk => din2_im_dly3[10].CLK
clk => din2_im_dly3[11].CLK
clk => din2_re_dly3[0].CLK
clk => din2_re_dly3[1].CLK
clk => din2_re_dly3[2].CLK
clk => din2_re_dly3[3].CLK
clk => din2_re_dly3[4].CLK
clk => din2_re_dly3[5].CLK
clk => din2_re_dly3[6].CLK
clk => din2_re_dly3[7].CLK
clk => din2_re_dly3[8].CLK
clk => din2_re_dly3[9].CLK
clk => din2_re_dly3[10].CLK
clk => din2_re_dly3[11].CLK
clk => din2_im_dly2[0].CLK
clk => din2_im_dly2[1].CLK
clk => din2_im_dly2[2].CLK
clk => din2_im_dly2[3].CLK
clk => din2_im_dly2[4].CLK
clk => din2_im_dly2[5].CLK
clk => din2_im_dly2[6].CLK
clk => din2_im_dly2[7].CLK
clk => din2_im_dly2[8].CLK
clk => din2_im_dly2[9].CLK
clk => din2_im_dly2[10].CLK
clk => din2_im_dly2[11].CLK
clk => din2_im_dly1[0].CLK
clk => din2_im_dly1[1].CLK
clk => din2_im_dly1[2].CLK
clk => din2_im_dly1[3].CLK
clk => din2_im_dly1[4].CLK
clk => din2_im_dly1[5].CLK
clk => din2_im_dly1[6].CLK
clk => din2_im_dly1[7].CLK
clk => din2_im_dly1[8].CLK
clk => din2_im_dly1[9].CLK
clk => din2_im_dly1[10].CLK
clk => din2_im_dly1[11].CLK
clk => din2_re_dly2[0].CLK
clk => din2_re_dly2[1].CLK
clk => din2_re_dly2[2].CLK
clk => din2_re_dly2[3].CLK
clk => din2_re_dly2[4].CLK
clk => din2_re_dly2[5].CLK
clk => din2_re_dly2[6].CLK
clk => din2_re_dly2[7].CLK
clk => din2_re_dly2[8].CLK
clk => din2_re_dly2[9].CLK
clk => din2_re_dly2[10].CLK
clk => din2_re_dly2[11].CLK
clk => din2_re_dly1[0].CLK
clk => din2_re_dly1[1].CLK
clk => din2_re_dly1[2].CLK
clk => din2_re_dly1[3].CLK
clk => din2_re_dly1[4].CLK
clk => din2_re_dly1[5].CLK
clk => din2_re_dly1[6].CLK
clk => din2_re_dly1[7].CLK
clk => din2_re_dly1[8].CLK
clk => din2_re_dly1[9].CLK
clk => din2_re_dly1[10].CLK
clk => din2_re_dly1[11].CLK
clk => din1_im_dly9[0].CLK
clk => din1_im_dly9[1].CLK
clk => din1_im_dly9[2].CLK
clk => din1_im_dly9[3].CLK
clk => din1_im_dly9[4].CLK
clk => din1_im_dly9[5].CLK
clk => din1_im_dly9[6].CLK
clk => din1_im_dly9[7].CLK
clk => din1_im_dly9[8].CLK
clk => din1_im_dly9[9].CLK
clk => din1_im_dly9[10].CLK
clk => din1_im_dly9[11].CLK
clk => din1_im_dly8[0].CLK
clk => din1_im_dly8[1].CLK
clk => din1_im_dly8[2].CLK
clk => din1_im_dly8[3].CLK
clk => din1_im_dly8[4].CLK
clk => din1_im_dly8[5].CLK
clk => din1_im_dly8[6].CLK
clk => din1_im_dly8[7].CLK
clk => din1_im_dly8[8].CLK
clk => din1_im_dly8[9].CLK
clk => din1_im_dly8[10].CLK
clk => din1_im_dly8[11].CLK
clk => din1_im_dly7[0].CLK
clk => din1_im_dly7[1].CLK
clk => din1_im_dly7[2].CLK
clk => din1_im_dly7[3].CLK
clk => din1_im_dly7[4].CLK
clk => din1_im_dly7[5].CLK
clk => din1_im_dly7[6].CLK
clk => din1_im_dly7[7].CLK
clk => din1_im_dly7[8].CLK
clk => din1_im_dly7[9].CLK
clk => din1_im_dly7[10].CLK
clk => din1_im_dly7[11].CLK
clk => din1_im_dly6[0].CLK
clk => din1_im_dly6[1].CLK
clk => din1_im_dly6[2].CLK
clk => din1_im_dly6[3].CLK
clk => din1_im_dly6[4].CLK
clk => din1_im_dly6[5].CLK
clk => din1_im_dly6[6].CLK
clk => din1_im_dly6[7].CLK
clk => din1_im_dly6[8].CLK
clk => din1_im_dly6[9].CLK
clk => din1_im_dly6[10].CLK
clk => din1_im_dly6[11].CLK
clk => din1_im_dly5[0].CLK
clk => din1_im_dly5[1].CLK
clk => din1_im_dly5[2].CLK
clk => din1_im_dly5[3].CLK
clk => din1_im_dly5[4].CLK
clk => din1_im_dly5[5].CLK
clk => din1_im_dly5[6].CLK
clk => din1_im_dly5[7].CLK
clk => din1_im_dly5[8].CLK
clk => din1_im_dly5[9].CLK
clk => din1_im_dly5[10].CLK
clk => din1_im_dly5[11].CLK
clk => din1_im_dly4[0].CLK
clk => din1_im_dly4[1].CLK
clk => din1_im_dly4[2].CLK
clk => din1_im_dly4[3].CLK
clk => din1_im_dly4[4].CLK
clk => din1_im_dly4[5].CLK
clk => din1_im_dly4[6].CLK
clk => din1_im_dly4[7].CLK
clk => din1_im_dly4[8].CLK
clk => din1_im_dly4[9].CLK
clk => din1_im_dly4[10].CLK
clk => din1_im_dly4[11].CLK
clk => din1_im_dly3[0].CLK
clk => din1_im_dly3[1].CLK
clk => din1_im_dly3[2].CLK
clk => din1_im_dly3[3].CLK
clk => din1_im_dly3[4].CLK
clk => din1_im_dly3[5].CLK
clk => din1_im_dly3[6].CLK
clk => din1_im_dly3[7].CLK
clk => din1_im_dly3[8].CLK
clk => din1_im_dly3[9].CLK
clk => din1_im_dly3[10].CLK
clk => din1_im_dly3[11].CLK
clk => din1_im_dly2[0].CLK
clk => din1_im_dly2[1].CLK
clk => din1_im_dly2[2].CLK
clk => din1_im_dly2[3].CLK
clk => din1_im_dly2[4].CLK
clk => din1_im_dly2[5].CLK
clk => din1_im_dly2[6].CLK
clk => din1_im_dly2[7].CLK
clk => din1_im_dly2[8].CLK
clk => din1_im_dly2[9].CLK
clk => din1_im_dly2[10].CLK
clk => din1_im_dly2[11].CLK
clk => din1_im_dly1[0].CLK
clk => din1_im_dly1[1].CLK
clk => din1_im_dly1[2].CLK
clk => din1_im_dly1[3].CLK
clk => din1_im_dly1[4].CLK
clk => din1_im_dly1[5].CLK
clk => din1_im_dly1[6].CLK
clk => din1_im_dly1[7].CLK
clk => din1_im_dly1[8].CLK
clk => din1_im_dly1[9].CLK
clk => din1_im_dly1[10].CLK
clk => din1_im_dly1[11].CLK
clk => din1_re_dly9[0].CLK
clk => din1_re_dly9[1].CLK
clk => din1_re_dly9[2].CLK
clk => din1_re_dly9[3].CLK
clk => din1_re_dly9[4].CLK
clk => din1_re_dly9[5].CLK
clk => din1_re_dly9[6].CLK
clk => din1_re_dly9[7].CLK
clk => din1_re_dly9[8].CLK
clk => din1_re_dly9[9].CLK
clk => din1_re_dly9[10].CLK
clk => din1_re_dly9[11].CLK
clk => din1_re_dly8[0].CLK
clk => din1_re_dly8[1].CLK
clk => din1_re_dly8[2].CLK
clk => din1_re_dly8[3].CLK
clk => din1_re_dly8[4].CLK
clk => din1_re_dly8[5].CLK
clk => din1_re_dly8[6].CLK
clk => din1_re_dly8[7].CLK
clk => din1_re_dly8[8].CLK
clk => din1_re_dly8[9].CLK
clk => din1_re_dly8[10].CLK
clk => din1_re_dly8[11].CLK
clk => din1_re_dly7[0].CLK
clk => din1_re_dly7[1].CLK
clk => din1_re_dly7[2].CLK
clk => din1_re_dly7[3].CLK
clk => din1_re_dly7[4].CLK
clk => din1_re_dly7[5].CLK
clk => din1_re_dly7[6].CLK
clk => din1_re_dly7[7].CLK
clk => din1_re_dly7[8].CLK
clk => din1_re_dly7[9].CLK
clk => din1_re_dly7[10].CLK
clk => din1_re_dly7[11].CLK
clk => din1_re_dly6[0].CLK
clk => din1_re_dly6[1].CLK
clk => din1_re_dly6[2].CLK
clk => din1_re_dly6[3].CLK
clk => din1_re_dly6[4].CLK
clk => din1_re_dly6[5].CLK
clk => din1_re_dly6[6].CLK
clk => din1_re_dly6[7].CLK
clk => din1_re_dly6[8].CLK
clk => din1_re_dly6[9].CLK
clk => din1_re_dly6[10].CLK
clk => din1_re_dly6[11].CLK
clk => din1_re_dly5[0].CLK
clk => din1_re_dly5[1].CLK
clk => din1_re_dly5[2].CLK
clk => din1_re_dly5[3].CLK
clk => din1_re_dly5[4].CLK
clk => din1_re_dly5[5].CLK
clk => din1_re_dly5[6].CLK
clk => din1_re_dly5[7].CLK
clk => din1_re_dly5[8].CLK
clk => din1_re_dly5[9].CLK
clk => din1_re_dly5[10].CLK
clk => din1_re_dly5[11].CLK
clk => din1_re_dly4[0].CLK
clk => din1_re_dly4[1].CLK
clk => din1_re_dly4[2].CLK
clk => din1_re_dly4[3].CLK
clk => din1_re_dly4[4].CLK
clk => din1_re_dly4[5].CLK
clk => din1_re_dly4[6].CLK
clk => din1_re_dly4[7].CLK
clk => din1_re_dly4[8].CLK
clk => din1_re_dly4[9].CLK
clk => din1_re_dly4[10].CLK
clk => din1_re_dly4[11].CLK
clk => din1_re_dly3[0].CLK
clk => din1_re_dly3[1].CLK
clk => din1_re_dly3[2].CLK
clk => din1_re_dly3[3].CLK
clk => din1_re_dly3[4].CLK
clk => din1_re_dly3[5].CLK
clk => din1_re_dly3[6].CLK
clk => din1_re_dly3[7].CLK
clk => din1_re_dly3[8].CLK
clk => din1_re_dly3[9].CLK
clk => din1_re_dly3[10].CLK
clk => din1_re_dly3[11].CLK
clk => din1_re_dly2[0].CLK
clk => din1_re_dly2[1].CLK
clk => din1_re_dly2[2].CLK
clk => din1_re_dly2[3].CLK
clk => din1_re_dly2[4].CLK
clk => din1_re_dly2[5].CLK
clk => din1_re_dly2[6].CLK
clk => din1_re_dly2[7].CLK
clk => din1_re_dly2[8].CLK
clk => din1_re_dly2[9].CLK
clk => din1_re_dly2[10].CLK
clk => din1_re_dly2[11].CLK
clk => din1_re_dly1[0].CLK
clk => din1_re_dly1[1].CLK
clk => din1_re_dly1[2].CLK
clk => din1_re_dly1[3].CLK
clk => din1_re_dly1[4].CLK
clk => din1_re_dly1[5].CLK
clk => din1_re_dly1[6].CLK
clk => din1_re_dly1[7].CLK
clk => din1_re_dly1[8].CLK
clk => din1_re_dly1[9].CLK
clk => din1_re_dly1[10].CLK
clk => din1_re_dly1[11].CLK
clk => complex4multiply_block8:u_MUL4_2.clk
reset => di2_vld_dly3.ACLR
reset => di2_vld_dly2.ACLR
reset => di2_vld_dly1.ACLR
reset => din2_im_dly3[0].ACLR
reset => din2_im_dly3[1].ACLR
reset => din2_im_dly3[2].ACLR
reset => din2_im_dly3[3].ACLR
reset => din2_im_dly3[4].ACLR
reset => din2_im_dly3[5].ACLR
reset => din2_im_dly3[6].ACLR
reset => din2_im_dly3[7].ACLR
reset => din2_im_dly3[8].ACLR
reset => din2_im_dly3[9].ACLR
reset => din2_im_dly3[10].ACLR
reset => din2_im_dly3[11].ACLR
reset => din2_re_dly3[0].ACLR
reset => din2_re_dly3[1].ACLR
reset => din2_re_dly3[2].ACLR
reset => din2_re_dly3[3].ACLR
reset => din2_re_dly3[4].ACLR
reset => din2_re_dly3[5].ACLR
reset => din2_re_dly3[6].ACLR
reset => din2_re_dly3[7].ACLR
reset => din2_re_dly3[8].ACLR
reset => din2_re_dly3[9].ACLR
reset => din2_re_dly3[10].ACLR
reset => din2_re_dly3[11].ACLR
reset => din2_im_dly2[0].ACLR
reset => din2_im_dly2[1].ACLR
reset => din2_im_dly2[2].ACLR
reset => din2_im_dly2[3].ACLR
reset => din2_im_dly2[4].ACLR
reset => din2_im_dly2[5].ACLR
reset => din2_im_dly2[6].ACLR
reset => din2_im_dly2[7].ACLR
reset => din2_im_dly2[8].ACLR
reset => din2_im_dly2[9].ACLR
reset => din2_im_dly2[10].ACLR
reset => din2_im_dly2[11].ACLR
reset => din2_im_dly1[0].ACLR
reset => din2_im_dly1[1].ACLR
reset => din2_im_dly1[2].ACLR
reset => din2_im_dly1[3].ACLR
reset => din2_im_dly1[4].ACLR
reset => din2_im_dly1[5].ACLR
reset => din2_im_dly1[6].ACLR
reset => din2_im_dly1[7].ACLR
reset => din2_im_dly1[8].ACLR
reset => din2_im_dly1[9].ACLR
reset => din2_im_dly1[10].ACLR
reset => din2_im_dly1[11].ACLR
reset => din2_re_dly2[0].ACLR
reset => din2_re_dly2[1].ACLR
reset => din2_re_dly2[2].ACLR
reset => din2_re_dly2[3].ACLR
reset => din2_re_dly2[4].ACLR
reset => din2_re_dly2[5].ACLR
reset => din2_re_dly2[6].ACLR
reset => din2_re_dly2[7].ACLR
reset => din2_re_dly2[8].ACLR
reset => din2_re_dly2[9].ACLR
reset => din2_re_dly2[10].ACLR
reset => din2_re_dly2[11].ACLR
reset => din2_re_dly1[0].ACLR
reset => din2_re_dly1[1].ACLR
reset => din2_re_dly1[2].ACLR
reset => din2_re_dly1[3].ACLR
reset => din2_re_dly1[4].ACLR
reset => din2_re_dly1[5].ACLR
reset => din2_re_dly1[6].ACLR
reset => din2_re_dly1[7].ACLR
reset => din2_re_dly1[8].ACLR
reset => din2_re_dly1[9].ACLR
reset => din2_re_dly1[10].ACLR
reset => din2_re_dly1[11].ACLR
reset => din1_im_dly9[0].ACLR
reset => din1_im_dly9[1].ACLR
reset => din1_im_dly9[2].ACLR
reset => din1_im_dly9[3].ACLR
reset => din1_im_dly9[4].ACLR
reset => din1_im_dly9[5].ACLR
reset => din1_im_dly9[6].ACLR
reset => din1_im_dly9[7].ACLR
reset => din1_im_dly9[8].ACLR
reset => din1_im_dly9[9].ACLR
reset => din1_im_dly9[10].ACLR
reset => din1_im_dly9[11].ACLR
reset => din1_im_dly8[0].ACLR
reset => din1_im_dly8[1].ACLR
reset => din1_im_dly8[2].ACLR
reset => din1_im_dly8[3].ACLR
reset => din1_im_dly8[4].ACLR
reset => din1_im_dly8[5].ACLR
reset => din1_im_dly8[6].ACLR
reset => din1_im_dly8[7].ACLR
reset => din1_im_dly8[8].ACLR
reset => din1_im_dly8[9].ACLR
reset => din1_im_dly8[10].ACLR
reset => din1_im_dly8[11].ACLR
reset => din1_im_dly7[0].ACLR
reset => din1_im_dly7[1].ACLR
reset => din1_im_dly7[2].ACLR
reset => din1_im_dly7[3].ACLR
reset => din1_im_dly7[4].ACLR
reset => din1_im_dly7[5].ACLR
reset => din1_im_dly7[6].ACLR
reset => din1_im_dly7[7].ACLR
reset => din1_im_dly7[8].ACLR
reset => din1_im_dly7[9].ACLR
reset => din1_im_dly7[10].ACLR
reset => din1_im_dly7[11].ACLR
reset => din1_im_dly6[0].ACLR
reset => din1_im_dly6[1].ACLR
reset => din1_im_dly6[2].ACLR
reset => din1_im_dly6[3].ACLR
reset => din1_im_dly6[4].ACLR
reset => din1_im_dly6[5].ACLR
reset => din1_im_dly6[6].ACLR
reset => din1_im_dly6[7].ACLR
reset => din1_im_dly6[8].ACLR
reset => din1_im_dly6[9].ACLR
reset => din1_im_dly6[10].ACLR
reset => din1_im_dly6[11].ACLR
reset => din1_im_dly5[0].ACLR
reset => din1_im_dly5[1].ACLR
reset => din1_im_dly5[2].ACLR
reset => din1_im_dly5[3].ACLR
reset => din1_im_dly5[4].ACLR
reset => din1_im_dly5[5].ACLR
reset => din1_im_dly5[6].ACLR
reset => din1_im_dly5[7].ACLR
reset => din1_im_dly5[8].ACLR
reset => din1_im_dly5[9].ACLR
reset => din1_im_dly5[10].ACLR
reset => din1_im_dly5[11].ACLR
reset => din1_im_dly4[0].ACLR
reset => din1_im_dly4[1].ACLR
reset => din1_im_dly4[2].ACLR
reset => din1_im_dly4[3].ACLR
reset => din1_im_dly4[4].ACLR
reset => din1_im_dly4[5].ACLR
reset => din1_im_dly4[6].ACLR
reset => din1_im_dly4[7].ACLR
reset => din1_im_dly4[8].ACLR
reset => din1_im_dly4[9].ACLR
reset => din1_im_dly4[10].ACLR
reset => din1_im_dly4[11].ACLR
reset => din1_im_dly3[0].ACLR
reset => din1_im_dly3[1].ACLR
reset => din1_im_dly3[2].ACLR
reset => din1_im_dly3[3].ACLR
reset => din1_im_dly3[4].ACLR
reset => din1_im_dly3[5].ACLR
reset => din1_im_dly3[6].ACLR
reset => din1_im_dly3[7].ACLR
reset => din1_im_dly3[8].ACLR
reset => din1_im_dly3[9].ACLR
reset => din1_im_dly3[10].ACLR
reset => din1_im_dly3[11].ACLR
reset => din1_im_dly2[0].ACLR
reset => din1_im_dly2[1].ACLR
reset => din1_im_dly2[2].ACLR
reset => din1_im_dly2[3].ACLR
reset => din1_im_dly2[4].ACLR
reset => din1_im_dly2[5].ACLR
reset => din1_im_dly2[6].ACLR
reset => din1_im_dly2[7].ACLR
reset => din1_im_dly2[8].ACLR
reset => din1_im_dly2[9].ACLR
reset => din1_im_dly2[10].ACLR
reset => din1_im_dly2[11].ACLR
reset => din1_im_dly1[0].ACLR
reset => din1_im_dly1[1].ACLR
reset => din1_im_dly1[2].ACLR
reset => din1_im_dly1[3].ACLR
reset => din1_im_dly1[4].ACLR
reset => din1_im_dly1[5].ACLR
reset => din1_im_dly1[6].ACLR
reset => din1_im_dly1[7].ACLR
reset => din1_im_dly1[8].ACLR
reset => din1_im_dly1[9].ACLR
reset => din1_im_dly1[10].ACLR
reset => din1_im_dly1[11].ACLR
reset => din1_re_dly9[0].ACLR
reset => din1_re_dly9[1].ACLR
reset => din1_re_dly9[2].ACLR
reset => din1_re_dly9[3].ACLR
reset => din1_re_dly9[4].ACLR
reset => din1_re_dly9[5].ACLR
reset => din1_re_dly9[6].ACLR
reset => din1_re_dly9[7].ACLR
reset => din1_re_dly9[8].ACLR
reset => din1_re_dly9[9].ACLR
reset => din1_re_dly9[10].ACLR
reset => din1_re_dly9[11].ACLR
reset => din1_re_dly8[0].ACLR
reset => din1_re_dly8[1].ACLR
reset => din1_re_dly8[2].ACLR
reset => din1_re_dly8[3].ACLR
reset => din1_re_dly8[4].ACLR
reset => din1_re_dly8[5].ACLR
reset => din1_re_dly8[6].ACLR
reset => din1_re_dly8[7].ACLR
reset => din1_re_dly8[8].ACLR
reset => din1_re_dly8[9].ACLR
reset => din1_re_dly8[10].ACLR
reset => din1_re_dly8[11].ACLR
reset => din1_re_dly7[0].ACLR
reset => din1_re_dly7[1].ACLR
reset => din1_re_dly7[2].ACLR
reset => din1_re_dly7[3].ACLR
reset => din1_re_dly7[4].ACLR
reset => din1_re_dly7[5].ACLR
reset => din1_re_dly7[6].ACLR
reset => din1_re_dly7[7].ACLR
reset => din1_re_dly7[8].ACLR
reset => din1_re_dly7[9].ACLR
reset => din1_re_dly7[10].ACLR
reset => din1_re_dly7[11].ACLR
reset => din1_re_dly6[0].ACLR
reset => din1_re_dly6[1].ACLR
reset => din1_re_dly6[2].ACLR
reset => din1_re_dly6[3].ACLR
reset => din1_re_dly6[4].ACLR
reset => din1_re_dly6[5].ACLR
reset => din1_re_dly6[6].ACLR
reset => din1_re_dly6[7].ACLR
reset => din1_re_dly6[8].ACLR
reset => din1_re_dly6[9].ACLR
reset => din1_re_dly6[10].ACLR
reset => din1_re_dly6[11].ACLR
reset => din1_re_dly5[0].ACLR
reset => din1_re_dly5[1].ACLR
reset => din1_re_dly5[2].ACLR
reset => din1_re_dly5[3].ACLR
reset => din1_re_dly5[4].ACLR
reset => din1_re_dly5[5].ACLR
reset => din1_re_dly5[6].ACLR
reset => din1_re_dly5[7].ACLR
reset => din1_re_dly5[8].ACLR
reset => din1_re_dly5[9].ACLR
reset => din1_re_dly5[10].ACLR
reset => din1_re_dly5[11].ACLR
reset => din1_re_dly4[0].ACLR
reset => din1_re_dly4[1].ACLR
reset => din1_re_dly4[2].ACLR
reset => din1_re_dly4[3].ACLR
reset => din1_re_dly4[4].ACLR
reset => din1_re_dly4[5].ACLR
reset => din1_re_dly4[6].ACLR
reset => din1_re_dly4[7].ACLR
reset => din1_re_dly4[8].ACLR
reset => din1_re_dly4[9].ACLR
reset => din1_re_dly4[10].ACLR
reset => din1_re_dly4[11].ACLR
reset => din1_re_dly3[0].ACLR
reset => din1_re_dly3[1].ACLR
reset => din1_re_dly3[2].ACLR
reset => din1_re_dly3[3].ACLR
reset => din1_re_dly3[4].ACLR
reset => din1_re_dly3[5].ACLR
reset => din1_re_dly3[6].ACLR
reset => din1_re_dly3[7].ACLR
reset => din1_re_dly3[8].ACLR
reset => din1_re_dly3[9].ACLR
reset => din1_re_dly3[10].ACLR
reset => din1_re_dly3[11].ACLR
reset => din1_re_dly2[0].ACLR
reset => din1_re_dly2[1].ACLR
reset => din1_re_dly2[2].ACLR
reset => din1_re_dly2[3].ACLR
reset => din1_re_dly2[4].ACLR
reset => din1_re_dly2[5].ACLR
reset => din1_re_dly2[6].ACLR
reset => din1_re_dly2[7].ACLR
reset => din1_re_dly2[8].ACLR
reset => din1_re_dly2[9].ACLR
reset => din1_re_dly2[10].ACLR
reset => din1_re_dly2[11].ACLR
reset => din1_re_dly1[0].ACLR
reset => din1_re_dly1[1].ACLR
reset => din1_re_dly1[2].ACLR
reset => din1_re_dly1[3].ACLR
reset => din1_re_dly1[4].ACLR
reset => din1_re_dly1[5].ACLR
reset => din1_re_dly1[6].ACLR
reset => din1_re_dly1[7].ACLR
reset => din1_re_dly1[8].ACLR
reset => din1_re_dly1[9].ACLR
reset => din1_re_dly1[10].ACLR
reset => din1_re_dly1[11].ACLR
reset => complex4multiply_block8:u_MUL4_2.reset
enb_1_16_0 => complex4multiply_block8:u_MUL4_2.enb_1_16_0
enb_1_16_0 => di2_vld_dly3.ENA
enb_1_16_0 => din1_re_dly1[11].ENA
enb_1_16_0 => din1_re_dly1[10].ENA
enb_1_16_0 => din1_re_dly1[9].ENA
enb_1_16_0 => din1_re_dly1[8].ENA
enb_1_16_0 => din1_re_dly1[7].ENA
enb_1_16_0 => din1_re_dly1[6].ENA
enb_1_16_0 => din1_re_dly1[5].ENA
enb_1_16_0 => din1_re_dly1[4].ENA
enb_1_16_0 => din1_re_dly1[3].ENA
enb_1_16_0 => din1_re_dly1[2].ENA
enb_1_16_0 => din1_re_dly1[1].ENA
enb_1_16_0 => din1_re_dly1[0].ENA
enb_1_16_0 => din1_re_dly2[11].ENA
enb_1_16_0 => din1_re_dly2[10].ENA
enb_1_16_0 => din1_re_dly2[9].ENA
enb_1_16_0 => din1_re_dly2[8].ENA
enb_1_16_0 => din1_re_dly2[7].ENA
enb_1_16_0 => din1_re_dly2[6].ENA
enb_1_16_0 => din1_re_dly2[5].ENA
enb_1_16_0 => din1_re_dly2[4].ENA
enb_1_16_0 => din1_re_dly2[3].ENA
enb_1_16_0 => din1_re_dly2[2].ENA
enb_1_16_0 => din1_re_dly2[1].ENA
enb_1_16_0 => din1_re_dly2[0].ENA
enb_1_16_0 => din1_re_dly3[11].ENA
enb_1_16_0 => din1_re_dly3[10].ENA
enb_1_16_0 => din1_re_dly3[9].ENA
enb_1_16_0 => din1_re_dly3[8].ENA
enb_1_16_0 => din1_re_dly3[7].ENA
enb_1_16_0 => din1_re_dly3[6].ENA
enb_1_16_0 => din1_re_dly3[5].ENA
enb_1_16_0 => din1_re_dly3[4].ENA
enb_1_16_0 => din1_re_dly3[3].ENA
enb_1_16_0 => din1_re_dly3[2].ENA
enb_1_16_0 => din1_re_dly3[1].ENA
enb_1_16_0 => din1_re_dly3[0].ENA
enb_1_16_0 => din1_re_dly4[11].ENA
enb_1_16_0 => din1_re_dly4[10].ENA
enb_1_16_0 => din1_re_dly4[9].ENA
enb_1_16_0 => din1_re_dly4[8].ENA
enb_1_16_0 => din1_re_dly4[7].ENA
enb_1_16_0 => din1_re_dly4[6].ENA
enb_1_16_0 => din1_re_dly4[5].ENA
enb_1_16_0 => din1_re_dly4[4].ENA
enb_1_16_0 => din1_re_dly4[3].ENA
enb_1_16_0 => din1_re_dly4[2].ENA
enb_1_16_0 => din1_re_dly4[1].ENA
enb_1_16_0 => din1_re_dly4[0].ENA
enb_1_16_0 => din1_re_dly5[11].ENA
enb_1_16_0 => din1_re_dly5[10].ENA
enb_1_16_0 => din1_re_dly5[9].ENA
enb_1_16_0 => din1_re_dly5[8].ENA
enb_1_16_0 => din1_re_dly5[7].ENA
enb_1_16_0 => din1_re_dly5[6].ENA
enb_1_16_0 => din1_re_dly5[5].ENA
enb_1_16_0 => din1_re_dly5[4].ENA
enb_1_16_0 => din1_re_dly5[3].ENA
enb_1_16_0 => din1_re_dly5[2].ENA
enb_1_16_0 => din1_re_dly5[1].ENA
enb_1_16_0 => din1_re_dly5[0].ENA
enb_1_16_0 => din1_re_dly6[11].ENA
enb_1_16_0 => din1_re_dly6[10].ENA
enb_1_16_0 => din1_re_dly6[9].ENA
enb_1_16_0 => din1_re_dly6[8].ENA
enb_1_16_0 => din1_re_dly6[7].ENA
enb_1_16_0 => din1_re_dly6[6].ENA
enb_1_16_0 => din1_re_dly6[5].ENA
enb_1_16_0 => din1_re_dly6[4].ENA
enb_1_16_0 => din1_re_dly6[3].ENA
enb_1_16_0 => din1_re_dly6[2].ENA
enb_1_16_0 => din1_re_dly6[1].ENA
enb_1_16_0 => din1_re_dly6[0].ENA
enb_1_16_0 => din1_re_dly7[11].ENA
enb_1_16_0 => din1_re_dly7[10].ENA
enb_1_16_0 => din1_re_dly7[9].ENA
enb_1_16_0 => din1_re_dly7[8].ENA
enb_1_16_0 => din1_re_dly7[7].ENA
enb_1_16_0 => din1_re_dly7[6].ENA
enb_1_16_0 => din1_re_dly7[5].ENA
enb_1_16_0 => din1_re_dly7[4].ENA
enb_1_16_0 => din1_re_dly7[3].ENA
enb_1_16_0 => din1_re_dly7[2].ENA
enb_1_16_0 => din1_re_dly7[1].ENA
enb_1_16_0 => din1_re_dly7[0].ENA
enb_1_16_0 => din1_re_dly8[11].ENA
enb_1_16_0 => din1_re_dly8[10].ENA
enb_1_16_0 => din1_re_dly8[9].ENA
enb_1_16_0 => din1_re_dly8[8].ENA
enb_1_16_0 => din1_re_dly8[7].ENA
enb_1_16_0 => din1_re_dly8[6].ENA
enb_1_16_0 => din1_re_dly8[5].ENA
enb_1_16_0 => din1_re_dly8[4].ENA
enb_1_16_0 => din1_re_dly8[3].ENA
enb_1_16_0 => din1_re_dly8[2].ENA
enb_1_16_0 => din1_re_dly8[1].ENA
enb_1_16_0 => din1_re_dly8[0].ENA
enb_1_16_0 => din1_re_dly9[11].ENA
enb_1_16_0 => din1_re_dly9[10].ENA
enb_1_16_0 => din1_re_dly9[9].ENA
enb_1_16_0 => din1_re_dly9[8].ENA
enb_1_16_0 => din1_re_dly9[7].ENA
enb_1_16_0 => din1_re_dly9[6].ENA
enb_1_16_0 => din1_re_dly9[5].ENA
enb_1_16_0 => din1_re_dly9[4].ENA
enb_1_16_0 => din1_re_dly9[3].ENA
enb_1_16_0 => din1_re_dly9[2].ENA
enb_1_16_0 => din1_re_dly9[1].ENA
enb_1_16_0 => din1_re_dly9[0].ENA
enb_1_16_0 => din1_im_dly1[11].ENA
enb_1_16_0 => din1_im_dly1[10].ENA
enb_1_16_0 => din1_im_dly1[9].ENA
enb_1_16_0 => din1_im_dly1[8].ENA
enb_1_16_0 => din1_im_dly1[7].ENA
enb_1_16_0 => din1_im_dly1[6].ENA
enb_1_16_0 => din1_im_dly1[5].ENA
enb_1_16_0 => din1_im_dly1[4].ENA
enb_1_16_0 => din1_im_dly1[3].ENA
enb_1_16_0 => din1_im_dly1[2].ENA
enb_1_16_0 => din1_im_dly1[1].ENA
enb_1_16_0 => din1_im_dly1[0].ENA
enb_1_16_0 => din1_im_dly2[11].ENA
enb_1_16_0 => din1_im_dly2[10].ENA
enb_1_16_0 => din1_im_dly2[9].ENA
enb_1_16_0 => din1_im_dly2[8].ENA
enb_1_16_0 => din1_im_dly2[7].ENA
enb_1_16_0 => din1_im_dly2[6].ENA
enb_1_16_0 => din1_im_dly2[5].ENA
enb_1_16_0 => din1_im_dly2[4].ENA
enb_1_16_0 => din1_im_dly2[3].ENA
enb_1_16_0 => din1_im_dly2[2].ENA
enb_1_16_0 => din1_im_dly2[1].ENA
enb_1_16_0 => din1_im_dly2[0].ENA
enb_1_16_0 => din1_im_dly3[11].ENA
enb_1_16_0 => din1_im_dly3[10].ENA
enb_1_16_0 => din1_im_dly3[9].ENA
enb_1_16_0 => din1_im_dly3[8].ENA
enb_1_16_0 => din1_im_dly3[7].ENA
enb_1_16_0 => din1_im_dly3[6].ENA
enb_1_16_0 => din1_im_dly3[5].ENA
enb_1_16_0 => din1_im_dly3[4].ENA
enb_1_16_0 => din1_im_dly3[3].ENA
enb_1_16_0 => din1_im_dly3[2].ENA
enb_1_16_0 => din1_im_dly3[1].ENA
enb_1_16_0 => din1_im_dly3[0].ENA
enb_1_16_0 => din1_im_dly4[11].ENA
enb_1_16_0 => din1_im_dly4[10].ENA
enb_1_16_0 => din1_im_dly4[9].ENA
enb_1_16_0 => din1_im_dly4[8].ENA
enb_1_16_0 => din1_im_dly4[7].ENA
enb_1_16_0 => din1_im_dly4[6].ENA
enb_1_16_0 => din1_im_dly4[5].ENA
enb_1_16_0 => din1_im_dly4[4].ENA
enb_1_16_0 => din1_im_dly4[3].ENA
enb_1_16_0 => din1_im_dly4[2].ENA
enb_1_16_0 => din1_im_dly4[1].ENA
enb_1_16_0 => din1_im_dly4[0].ENA
enb_1_16_0 => din1_im_dly5[11].ENA
enb_1_16_0 => din1_im_dly5[10].ENA
enb_1_16_0 => din1_im_dly5[9].ENA
enb_1_16_0 => din1_im_dly5[8].ENA
enb_1_16_0 => din1_im_dly5[7].ENA
enb_1_16_0 => din1_im_dly5[6].ENA
enb_1_16_0 => din1_im_dly5[5].ENA
enb_1_16_0 => din1_im_dly5[4].ENA
enb_1_16_0 => din1_im_dly5[3].ENA
enb_1_16_0 => din1_im_dly5[2].ENA
enb_1_16_0 => din1_im_dly5[1].ENA
enb_1_16_0 => din1_im_dly5[0].ENA
enb_1_16_0 => din1_im_dly6[11].ENA
enb_1_16_0 => din1_im_dly6[10].ENA
enb_1_16_0 => din1_im_dly6[9].ENA
enb_1_16_0 => din1_im_dly6[8].ENA
enb_1_16_0 => din1_im_dly6[7].ENA
enb_1_16_0 => din1_im_dly6[6].ENA
enb_1_16_0 => din1_im_dly6[5].ENA
enb_1_16_0 => din1_im_dly6[4].ENA
enb_1_16_0 => din1_im_dly6[3].ENA
enb_1_16_0 => din1_im_dly6[2].ENA
enb_1_16_0 => din1_im_dly6[1].ENA
enb_1_16_0 => din1_im_dly6[0].ENA
enb_1_16_0 => din1_im_dly7[11].ENA
enb_1_16_0 => din1_im_dly7[10].ENA
enb_1_16_0 => din1_im_dly7[9].ENA
enb_1_16_0 => din1_im_dly7[8].ENA
enb_1_16_0 => din1_im_dly7[7].ENA
enb_1_16_0 => din1_im_dly7[6].ENA
enb_1_16_0 => din1_im_dly7[5].ENA
enb_1_16_0 => din1_im_dly7[4].ENA
enb_1_16_0 => din1_im_dly7[3].ENA
enb_1_16_0 => din1_im_dly7[2].ENA
enb_1_16_0 => din1_im_dly7[1].ENA
enb_1_16_0 => din1_im_dly7[0].ENA
enb_1_16_0 => din1_im_dly8[11].ENA
enb_1_16_0 => din1_im_dly8[10].ENA
enb_1_16_0 => din1_im_dly8[9].ENA
enb_1_16_0 => din1_im_dly8[8].ENA
enb_1_16_0 => din1_im_dly8[7].ENA
enb_1_16_0 => din1_im_dly8[6].ENA
enb_1_16_0 => din1_im_dly8[5].ENA
enb_1_16_0 => din1_im_dly8[4].ENA
enb_1_16_0 => din1_im_dly8[3].ENA
enb_1_16_0 => din1_im_dly8[2].ENA
enb_1_16_0 => din1_im_dly8[1].ENA
enb_1_16_0 => din1_im_dly8[0].ENA
enb_1_16_0 => din1_im_dly9[11].ENA
enb_1_16_0 => din1_im_dly9[10].ENA
enb_1_16_0 => din1_im_dly9[9].ENA
enb_1_16_0 => din1_im_dly9[8].ENA
enb_1_16_0 => din1_im_dly9[7].ENA
enb_1_16_0 => din1_im_dly9[6].ENA
enb_1_16_0 => din1_im_dly9[5].ENA
enb_1_16_0 => din1_im_dly9[4].ENA
enb_1_16_0 => din1_im_dly9[3].ENA
enb_1_16_0 => din1_im_dly9[2].ENA
enb_1_16_0 => din1_im_dly9[1].ENA
enb_1_16_0 => din1_im_dly9[0].ENA
enb_1_16_0 => din2_re_dly1[11].ENA
enb_1_16_0 => din2_re_dly1[10].ENA
enb_1_16_0 => din2_re_dly1[9].ENA
enb_1_16_0 => din2_re_dly1[8].ENA
enb_1_16_0 => din2_re_dly1[7].ENA
enb_1_16_0 => din2_re_dly1[6].ENA
enb_1_16_0 => din2_re_dly1[5].ENA
enb_1_16_0 => din2_re_dly1[4].ENA
enb_1_16_0 => din2_re_dly1[3].ENA
enb_1_16_0 => din2_re_dly1[2].ENA
enb_1_16_0 => din2_re_dly1[1].ENA
enb_1_16_0 => din2_re_dly1[0].ENA
enb_1_16_0 => din2_re_dly2[11].ENA
enb_1_16_0 => din2_re_dly2[10].ENA
enb_1_16_0 => din2_re_dly2[9].ENA
enb_1_16_0 => din2_re_dly2[8].ENA
enb_1_16_0 => din2_re_dly2[7].ENA
enb_1_16_0 => din2_re_dly2[6].ENA
enb_1_16_0 => din2_re_dly2[5].ENA
enb_1_16_0 => din2_re_dly2[4].ENA
enb_1_16_0 => din2_re_dly2[3].ENA
enb_1_16_0 => din2_re_dly2[2].ENA
enb_1_16_0 => din2_re_dly2[1].ENA
enb_1_16_0 => din2_re_dly2[0].ENA
enb_1_16_0 => din2_im_dly1[11].ENA
enb_1_16_0 => din2_im_dly1[10].ENA
enb_1_16_0 => din2_im_dly1[9].ENA
enb_1_16_0 => din2_im_dly1[8].ENA
enb_1_16_0 => din2_im_dly1[7].ENA
enb_1_16_0 => din2_im_dly1[6].ENA
enb_1_16_0 => din2_im_dly1[5].ENA
enb_1_16_0 => din2_im_dly1[4].ENA
enb_1_16_0 => din2_im_dly1[3].ENA
enb_1_16_0 => din2_im_dly1[2].ENA
enb_1_16_0 => din2_im_dly1[1].ENA
enb_1_16_0 => din2_im_dly1[0].ENA
enb_1_16_0 => din2_im_dly2[11].ENA
enb_1_16_0 => din2_im_dly2[10].ENA
enb_1_16_0 => din2_im_dly2[9].ENA
enb_1_16_0 => din2_im_dly2[8].ENA
enb_1_16_0 => din2_im_dly2[7].ENA
enb_1_16_0 => din2_im_dly2[6].ENA
enb_1_16_0 => din2_im_dly2[5].ENA
enb_1_16_0 => din2_im_dly2[4].ENA
enb_1_16_0 => din2_im_dly2[3].ENA
enb_1_16_0 => din2_im_dly2[2].ENA
enb_1_16_0 => din2_im_dly2[1].ENA
enb_1_16_0 => din2_im_dly2[0].ENA
enb_1_16_0 => din2_re_dly3[11].ENA
enb_1_16_0 => din2_re_dly3[10].ENA
enb_1_16_0 => din2_re_dly3[9].ENA
enb_1_16_0 => din2_re_dly3[8].ENA
enb_1_16_0 => din2_re_dly3[7].ENA
enb_1_16_0 => din2_re_dly3[6].ENA
enb_1_16_0 => din2_re_dly3[5].ENA
enb_1_16_0 => din2_re_dly3[4].ENA
enb_1_16_0 => din2_re_dly3[3].ENA
enb_1_16_0 => din2_re_dly3[2].ENA
enb_1_16_0 => din2_re_dly3[1].ENA
enb_1_16_0 => din2_re_dly3[0].ENA
enb_1_16_0 => din2_im_dly3[11].ENA
enb_1_16_0 => din2_im_dly3[10].ENA
enb_1_16_0 => din2_im_dly3[9].ENA
enb_1_16_0 => din2_im_dly3[8].ENA
enb_1_16_0 => din2_im_dly3[7].ENA
enb_1_16_0 => din2_im_dly3[6].ENA
enb_1_16_0 => din2_im_dly3[5].ENA
enb_1_16_0 => din2_im_dly3[4].ENA
enb_1_16_0 => din2_im_dly3[3].ENA
enb_1_16_0 => din2_im_dly3[2].ENA
enb_1_16_0 => din2_im_dly3[1].ENA
enb_1_16_0 => din2_im_dly3[0].ENA
enb_1_16_0 => di2_vld_dly1.ENA
enb_1_16_0 => di2_vld_dly2.ENA
dout_10_re[0] => din1_re_dly1[0].DATAIN
dout_10_re[1] => din1_re_dly1[1].DATAIN
dout_10_re[2] => din1_re_dly1[2].DATAIN
dout_10_re[3] => din1_re_dly1[3].DATAIN
dout_10_re[4] => din1_re_dly1[4].DATAIN
dout_10_re[5] => din1_re_dly1[5].DATAIN
dout_10_re[6] => din1_re_dly1[6].DATAIN
dout_10_re[7] => din1_re_dly1[7].DATAIN
dout_10_re[8] => din1_re_dly1[8].DATAIN
dout_10_re[9] => din1_re_dly1[9].DATAIN
dout_10_re[10] => din1_re_dly1[10].DATAIN
dout_10_re[11] => din1_re_dly1[11].DATAIN
dout_10_im[0] => din1_im_dly1[0].DATAIN
dout_10_im[1] => din1_im_dly1[1].DATAIN
dout_10_im[2] => din1_im_dly1[2].DATAIN
dout_10_im[3] => din1_im_dly1[3].DATAIN
dout_10_im[4] => din1_im_dly1[4].DATAIN
dout_10_im[5] => din1_im_dly1[5].DATAIN
dout_10_im[6] => din1_im_dly1[6].DATAIN
dout_10_im[7] => din1_im_dly1[7].DATAIN
dout_10_im[8] => din1_im_dly1[8].DATAIN
dout_10_im[9] => din1_im_dly1[9].DATAIN
dout_10_im[10] => din1_im_dly1[10].DATAIN
dout_10_im[11] => din1_im_dly1[11].DATAIN
dout_12_re[0] => din2_re_dly1[0].DATAIN
dout_12_re[1] => din2_re_dly1[1].DATAIN
dout_12_re[2] => din2_re_dly1[2].DATAIN
dout_12_re[3] => din2_re_dly1[3].DATAIN
dout_12_re[4] => din2_re_dly1[4].DATAIN
dout_12_re[5] => din2_re_dly1[5].DATAIN
dout_12_re[6] => din2_re_dly1[6].DATAIN
dout_12_re[7] => din2_re_dly1[7].DATAIN
dout_12_re[8] => din2_re_dly1[8].DATAIN
dout_12_re[9] => din2_re_dly1[9].DATAIN
dout_12_re[10] => din2_re_dly1[10].DATAIN
dout_12_re[11] => din2_re_dly1[11].DATAIN
dout_12_im[0] => din2_im_dly1[0].DATAIN
dout_12_im[1] => din2_im_dly1[1].DATAIN
dout_12_im[2] => din2_im_dly1[2].DATAIN
dout_12_im[3] => din2_im_dly1[3].DATAIN
dout_12_im[4] => din2_im_dly1[4].DATAIN
dout_12_im[5] => din2_im_dly1[5].DATAIN
dout_12_im[6] => din2_im_dly1[6].DATAIN
dout_12_im[7] => din2_im_dly1[7].DATAIN
dout_12_im[8] => din2_im_dly1[8].DATAIN
dout_12_im[9] => din2_im_dly1[9].DATAIN
dout_12_im[10] => din2_im_dly1[10].DATAIN
dout_12_im[11] => din2_im_dly1[11].DATAIN
dout_2_vld => di2_vld_dly1.DATAIN
twdl_3_13_re[0] => ~NO_FANOUT~
twdl_3_13_re[1] => ~NO_FANOUT~
twdl_3_13_re[2] => ~NO_FANOUT~
twdl_3_13_re[3] => ~NO_FANOUT~
twdl_3_13_re[4] => ~NO_FANOUT~
twdl_3_13_re[5] => ~NO_FANOUT~
twdl_3_13_re[6] => ~NO_FANOUT~
twdl_3_13_re[7] => ~NO_FANOUT~
twdl_3_13_re[8] => ~NO_FANOUT~
twdl_3_13_re[9] => ~NO_FANOUT~
twdl_3_13_re[10] => ~NO_FANOUT~
twdl_3_13_re[11] => ~NO_FANOUT~
twdl_3_13_im[0] => ~NO_FANOUT~
twdl_3_13_im[1] => ~NO_FANOUT~
twdl_3_13_im[2] => ~NO_FANOUT~
twdl_3_13_im[3] => ~NO_FANOUT~
twdl_3_13_im[4] => ~NO_FANOUT~
twdl_3_13_im[5] => ~NO_FANOUT~
twdl_3_13_im[6] => ~NO_FANOUT~
twdl_3_13_im[7] => ~NO_FANOUT~
twdl_3_13_im[8] => ~NO_FANOUT~
twdl_3_13_im[9] => ~NO_FANOUT~
twdl_3_13_im[10] => ~NO_FANOUT~
twdl_3_13_im[11] => ~NO_FANOUT~
twdl_3_14_re[0] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[0]
twdl_3_14_re[1] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[1]
twdl_3_14_re[2] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[2]
twdl_3_14_re[3] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[3]
twdl_3_14_re[4] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[4]
twdl_3_14_re[5] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[5]
twdl_3_14_re[6] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[6]
twdl_3_14_re[7] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[7]
twdl_3_14_re[8] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[8]
twdl_3_14_re[9] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[9]
twdl_3_14_re[10] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[10]
twdl_3_14_re[11] => complex4multiply_block8:u_MUL4_2.twdl_3_14_re[11]
twdl_3_14_im[0] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[0]
twdl_3_14_im[1] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[1]
twdl_3_14_im[2] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[2]
twdl_3_14_im[3] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[3]
twdl_3_14_im[4] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[4]
twdl_3_14_im[5] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[5]
twdl_3_14_im[6] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[6]
twdl_3_14_im[7] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[7]
twdl_3_14_im[8] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[8]
twdl_3_14_im[9] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[9]
twdl_3_14_im[10] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[10]
twdl_3_14_im[11] => complex4multiply_block8:u_MUL4_2.twdl_3_14_im[11]
twdl_3_14_vld => ~NO_FANOUT~
softReset => complex4multiply_block8:u_MUL4_2.softReset
twdlXdin_13_re[0] <= din1_re_dly9[0].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_re[1] <= din1_re_dly9[1].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_re[2] <= din1_re_dly9[2].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_re[3] <= din1_re_dly9[3].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_re[4] <= din1_re_dly9[4].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_re[5] <= din1_re_dly9[5].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_re[6] <= din1_re_dly9[6].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_re[7] <= din1_re_dly9[7].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_re[8] <= din1_re_dly9[8].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_re[9] <= din1_re_dly9[9].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_re[10] <= din1_re_dly9[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_re[11] <= din1_re_dly9[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[0] <= din1_im_dly9[0].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[1] <= din1_im_dly9[1].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[2] <= din1_im_dly9[2].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[3] <= din1_im_dly9[3].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[4] <= din1_im_dly9[4].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[5] <= din1_im_dly9[5].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[6] <= din1_im_dly9[6].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[7] <= din1_im_dly9[7].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[8] <= din1_im_dly9[8].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[9] <= din1_im_dly9[9].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[10] <= din1_im_dly9[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_13_im[11] <= din1_im_dly9[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[0] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[0]
twdlXdin_14_re[1] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[1]
twdlXdin_14_re[2] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[2]
twdlXdin_14_re[3] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[3]
twdlXdin_14_re[4] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[4]
twdlXdin_14_re[5] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[5]
twdlXdin_14_re[6] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[6]
twdlXdin_14_re[7] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[7]
twdlXdin_14_re[8] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[8]
twdlXdin_14_re[9] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[9]
twdlXdin_14_re[10] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[10]
twdlXdin_14_re[11] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_re[11]
twdlXdin_14_im[0] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[0]
twdlXdin_14_im[1] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[1]
twdlXdin_14_im[2] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[2]
twdlXdin_14_im[3] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[3]
twdlXdin_14_im[4] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[4]
twdlXdin_14_im[5] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[5]
twdlXdin_14_im[6] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[6]
twdlXdin_14_im[7] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[7]
twdlXdin_14_im[8] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[8]
twdlXdin_14_im[9] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[9]
twdlXdin_14_im[10] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[10]
twdlXdin_14_im[11] <= complex4multiply_block8:u_MUL4_2.twdlXdin_14_im[11]
twdlXdin_13_vld <= complex4multiply_block8:u_MUL4_2.twdlXdin2_vld


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex4Multiply_block8:u_MUL4_2
clk => twdlXdin2_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin2_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin2_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din2_re_dly3[0] => din_re_reg[0].DATAIN
din2_re_dly3[1] => din_re_reg[1].DATAIN
din2_re_dly3[2] => din_re_reg[2].DATAIN
din2_re_dly3[3] => din_re_reg[3].DATAIN
din2_re_dly3[4] => din_re_reg[4].DATAIN
din2_re_dly3[5] => din_re_reg[5].DATAIN
din2_re_dly3[6] => din_re_reg[6].DATAIN
din2_re_dly3[7] => din_re_reg[7].DATAIN
din2_re_dly3[8] => din_re_reg[8].DATAIN
din2_re_dly3[9] => din_re_reg[9].DATAIN
din2_re_dly3[10] => din_re_reg[10].DATAIN
din2_re_dly3[11] => din_re_reg[11].DATAIN
din2_im_dly3[0] => din_im_reg[0].DATAIN
din2_im_dly3[1] => din_im_reg[1].DATAIN
din2_im_dly3[2] => din_im_reg[2].DATAIN
din2_im_dly3[3] => din_im_reg[3].DATAIN
din2_im_dly3[4] => din_im_reg[4].DATAIN
din2_im_dly3[5] => din_im_reg[5].DATAIN
din2_im_dly3[6] => din_im_reg[6].DATAIN
din2_im_dly3[7] => din_im_reg[7].DATAIN
din2_im_dly3[8] => din_im_reg[8].DATAIN
din2_im_dly3[9] => din_im_reg[9].DATAIN
din2_im_dly3[10] => din_im_reg[10].DATAIN
din2_im_dly3[11] => din_im_reg[11].DATAIN
di2_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_14_re[0] => twdl_re_reg[0].DATAIN
twdl_3_14_re[1] => twdl_re_reg[1].DATAIN
twdl_3_14_re[2] => twdl_re_reg[2].DATAIN
twdl_3_14_re[3] => twdl_re_reg[3].DATAIN
twdl_3_14_re[4] => twdl_re_reg[4].DATAIN
twdl_3_14_re[5] => twdl_re_reg[5].DATAIN
twdl_3_14_re[6] => twdl_re_reg[6].DATAIN
twdl_3_14_re[7] => twdl_re_reg[7].DATAIN
twdl_3_14_re[8] => twdl_re_reg[8].DATAIN
twdl_3_14_re[9] => twdl_re_reg[9].DATAIN
twdl_3_14_re[10] => twdl_re_reg[10].DATAIN
twdl_3_14_re[11] => twdl_re_reg[11].DATAIN
twdl_3_14_im[0] => twdl_im_reg[0].DATAIN
twdl_3_14_im[1] => twdl_im_reg[1].DATAIN
twdl_3_14_im[2] => twdl_im_reg[2].DATAIN
twdl_3_14_im[3] => twdl_im_reg[3].DATAIN
twdl_3_14_im[4] => twdl_im_reg[4].DATAIN
twdl_3_14_im[5] => twdl_im_reg[5].DATAIN
twdl_3_14_im[6] => twdl_im_reg[6].DATAIN
twdl_3_14_im[7] => twdl_im_reg[7].DATAIN
twdl_3_14_im[8] => twdl_im_reg[8].DATAIN
twdl_3_14_im[9] => twdl_im_reg[9].DATAIN
twdl_3_14_im[10] => twdl_im_reg[10].DATAIN
twdl_3_14_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_14_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_14_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin2_vld <= twdlXdin2_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_15:u_twdlROM_3_15
clk => twdl_3_15_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_15_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].PRESET
reset => Radix22TwdlMapping_phase[1].PRESET
reset => Radix22TwdlMapping_cnt[0].ACLR
reset => Radix22TwdlMapping_cnt[1].PRESET
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_15_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_15_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_15_vld <= twdl_3_15_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLROM_3_16:u_twdlROM_3_16
clk => twdl_3_16_vld~reg0.CLK
clk => twdl45Reg.CLK
clk => twdlOctantReg[0].CLK
clk => twdlOctantReg[1].CLK
clk => twdlOctantReg[2].CLK
clk => twiddleReg_im[0].CLK
clk => twiddleReg_im[1].CLK
clk => twiddleReg_im[2].CLK
clk => twiddleReg_im[3].CLK
clk => twiddleReg_im[4].CLK
clk => twiddleReg_im[5].CLK
clk => twiddleReg_im[6].CLK
clk => twiddleReg_im[7].CLK
clk => twiddleReg_im[8].CLK
clk => twiddleReg_im[9].CLK
clk => twiddleReg_im[10].CLK
clk => twiddleReg_im[11].CLK
clk => twiddleReg_re[0].CLK
clk => twiddleReg_re[1].CLK
clk => twiddleReg_re[2].CLK
clk => twiddleReg_re[3].CLK
clk => twiddleReg_re[4].CLK
clk => twiddleReg_re[5].CLK
clk => twiddleReg_re[6].CLK
clk => twiddleReg_re[7].CLK
clk => twiddleReg_re[8].CLK
clk => twiddleReg_re[9].CLK
clk => twiddleReg_re[10].CLK
clk => twiddleReg_re[11].CLK
clk => Radix22TwdlMapping_phase[0].CLK
clk => Radix22TwdlMapping_phase[1].CLK
clk => Radix22TwdlMapping_cnt[0].CLK
clk => Radix22TwdlMapping_cnt[1].CLK
clk => Radix22TwdlMapping_dvldReg2.CLK
clk => Radix22TwdlMapping_dvldReg1.CLK
clk => Radix22TwdlMapping_twdl45Reg.CLK
clk => Radix22TwdlMapping_twdlAddrMap.CLK
clk => Radix22TwdlMapping_twdlAddr_raw[0].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[1].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[2].CLK
clk => Radix22TwdlMapping_twdlAddr_raw[3].CLK
clk => Radix22TwdlMapping_octantReg1[0].CLK
clk => Radix22TwdlMapping_octantReg1[1].CLK
clk => Radix22TwdlMapping_octantReg1[2].CLK
reset => twdl_3_16_vld~reg0.ACLR
reset => twdl45Reg.ACLR
reset => twdlOctantReg[0].ACLR
reset => twdlOctantReg[1].ACLR
reset => twdlOctantReg[2].ACLR
reset => twiddleReg_im[0].ACLR
reset => twiddleReg_im[1].ACLR
reset => twiddleReg_im[2].ACLR
reset => twiddleReg_im[3].ACLR
reset => twiddleReg_im[4].ACLR
reset => twiddleReg_im[5].ACLR
reset => twiddleReg_im[6].ACLR
reset => twiddleReg_im[7].ACLR
reset => twiddleReg_im[8].ACLR
reset => twiddleReg_im[9].ACLR
reset => twiddleReg_im[10].ACLR
reset => twiddleReg_im[11].ACLR
reset => twiddleReg_re[0].ACLR
reset => twiddleReg_re[1].ACLR
reset => twiddleReg_re[2].ACLR
reset => twiddleReg_re[3].ACLR
reset => twiddleReg_re[4].ACLR
reset => twiddleReg_re[5].ACLR
reset => twiddleReg_re[6].ACLR
reset => twiddleReg_re[7].ACLR
reset => twiddleReg_re[8].ACLR
reset => twiddleReg_re[9].ACLR
reset => twiddleReg_re[10].ACLR
reset => twiddleReg_re[11].ACLR
reset => Radix22TwdlMapping_phase[0].PRESET
reset => Radix22TwdlMapping_phase[1].PRESET
reset => Radix22TwdlMapping_cnt[0].PRESET
reset => Radix22TwdlMapping_cnt[1].PRESET
reset => Radix22TwdlMapping_dvldReg2.ACLR
reset => Radix22TwdlMapping_dvldReg1.ACLR
reset => Radix22TwdlMapping_twdl45Reg.ACLR
reset => Radix22TwdlMapping_twdlAddrMap.ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[0].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[1].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[2].ACLR
reset => Radix22TwdlMapping_twdlAddr_raw[3].ACLR
reset => Radix22TwdlMapping_octantReg1[0].ACLR
reset => Radix22TwdlMapping_octantReg1[1].ACLR
reset => Radix22TwdlMapping_octantReg1[2].ACLR
enb_1_16_0 => Radix22TwdlMapping_octantReg1[2].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[1].ENA
enb_1_16_0 => Radix22TwdlMapping_octantReg1[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[3].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[2].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[1].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddr_raw[0].ENA
enb_1_16_0 => Radix22TwdlMapping_twdlAddrMap.ENA
enb_1_16_0 => Radix22TwdlMapping_twdl45Reg.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg1.ENA
enb_1_16_0 => Radix22TwdlMapping_dvldReg2.ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[1].ENA
enb_1_16_0 => Radix22TwdlMapping_cnt[0].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[1].ENA
enb_1_16_0 => Radix22TwdlMapping_phase[0].ENA
enb_1_16_0 => twiddleReg_re[11].ENA
enb_1_16_0 => twiddleReg_re[10].ENA
enb_1_16_0 => twiddleReg_re[9].ENA
enb_1_16_0 => twiddleReg_re[8].ENA
enb_1_16_0 => twiddleReg_re[7].ENA
enb_1_16_0 => twiddleReg_re[6].ENA
enb_1_16_0 => twiddleReg_re[5].ENA
enb_1_16_0 => twiddleReg_re[4].ENA
enb_1_16_0 => twiddleReg_re[3].ENA
enb_1_16_0 => twiddleReg_re[2].ENA
enb_1_16_0 => twiddleReg_re[1].ENA
enb_1_16_0 => twiddleReg_re[0].ENA
enb_1_16_0 => twiddleReg_im[11].ENA
enb_1_16_0 => twiddleReg_im[10].ENA
enb_1_16_0 => twiddleReg_im[9].ENA
enb_1_16_0 => twiddleReg_im[8].ENA
enb_1_16_0 => twiddleReg_im[7].ENA
enb_1_16_0 => twiddleReg_im[6].ENA
enb_1_16_0 => twiddleReg_im[5].ENA
enb_1_16_0 => twiddleReg_im[4].ENA
enb_1_16_0 => twiddleReg_im[3].ENA
enb_1_16_0 => twiddleReg_im[2].ENA
enb_1_16_0 => twiddleReg_im[1].ENA
enb_1_16_0 => twiddleReg_im[0].ENA
enb_1_16_0 => twdlOctantReg[2].ENA
enb_1_16_0 => twdlOctantReg[1].ENA
enb_1_16_0 => twdlOctantReg[0].ENA
enb_1_16_0 => twdl_3_16_vld~reg0.ENA
enb_1_16_0 => twdl45Reg.ENA
dout_2_vld => Radix22TwdlMapping_dvldReg1.DATAIN
softReset => ~NO_FANOUT~
twdl_3_16_re[0] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_re[1] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_re[2] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_re[3] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_re[4] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_re[5] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_re[6] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_re[7] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_re[8] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_re[9] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_re[10] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_re[11] <= twdlIn_re.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[0] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[1] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[2] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[3] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[4] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[5] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[6] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[7] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[8] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[9] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[10] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_im[11] <= twdlIn_im.DB_MAX_OUTPUT_PORT_TYPE
twdl_3_16_vld <= twdl_3_16_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15
clk => di2_vld_dly3.CLK
clk => di2_vld_dly2.CLK
clk => di2_vld_dly1.CLK
clk => din2_im_dly3[0].CLK
clk => din2_im_dly3[1].CLK
clk => din2_im_dly3[2].CLK
clk => din2_im_dly3[3].CLK
clk => din2_im_dly3[4].CLK
clk => din2_im_dly3[5].CLK
clk => din2_im_dly3[6].CLK
clk => din2_im_dly3[7].CLK
clk => din2_im_dly3[8].CLK
clk => din2_im_dly3[9].CLK
clk => din2_im_dly3[10].CLK
clk => din2_im_dly3[11].CLK
clk => din2_re_dly3[0].CLK
clk => din2_re_dly3[1].CLK
clk => din2_re_dly3[2].CLK
clk => din2_re_dly3[3].CLK
clk => din2_re_dly3[4].CLK
clk => din2_re_dly3[5].CLK
clk => din2_re_dly3[6].CLK
clk => din2_re_dly3[7].CLK
clk => din2_re_dly3[8].CLK
clk => din2_re_dly3[9].CLK
clk => din2_re_dly3[10].CLK
clk => din2_re_dly3[11].CLK
clk => din2_im_dly2[0].CLK
clk => din2_im_dly2[1].CLK
clk => din2_im_dly2[2].CLK
clk => din2_im_dly2[3].CLK
clk => din2_im_dly2[4].CLK
clk => din2_im_dly2[5].CLK
clk => din2_im_dly2[6].CLK
clk => din2_im_dly2[7].CLK
clk => din2_im_dly2[8].CLK
clk => din2_im_dly2[9].CLK
clk => din2_im_dly2[10].CLK
clk => din2_im_dly2[11].CLK
clk => din2_im_dly1[0].CLK
clk => din2_im_dly1[1].CLK
clk => din2_im_dly1[2].CLK
clk => din2_im_dly1[3].CLK
clk => din2_im_dly1[4].CLK
clk => din2_im_dly1[5].CLK
clk => din2_im_dly1[6].CLK
clk => din2_im_dly1[7].CLK
clk => din2_im_dly1[8].CLK
clk => din2_im_dly1[9].CLK
clk => din2_im_dly1[10].CLK
clk => din2_im_dly1[11].CLK
clk => din2_re_dly2[0].CLK
clk => din2_re_dly2[1].CLK
clk => din2_re_dly2[2].CLK
clk => din2_re_dly2[3].CLK
clk => din2_re_dly2[4].CLK
clk => din2_re_dly2[5].CLK
clk => din2_re_dly2[6].CLK
clk => din2_re_dly2[7].CLK
clk => din2_re_dly2[8].CLK
clk => din2_re_dly2[9].CLK
clk => din2_re_dly2[10].CLK
clk => din2_re_dly2[11].CLK
clk => din2_re_dly1[0].CLK
clk => din2_re_dly1[1].CLK
clk => din2_re_dly1[2].CLK
clk => din2_re_dly1[3].CLK
clk => din2_re_dly1[4].CLK
clk => din2_re_dly1[5].CLK
clk => din2_re_dly1[6].CLK
clk => din2_re_dly1[7].CLK
clk => din2_re_dly1[8].CLK
clk => din2_re_dly1[9].CLK
clk => din2_re_dly1[10].CLK
clk => din2_re_dly1[11].CLK
clk => din1_vld_dly3.CLK
clk => din1_vld_dly2.CLK
clk => din1_vld_dly1.CLK
clk => din1_im_dly3[0].CLK
clk => din1_im_dly3[1].CLK
clk => din1_im_dly3[2].CLK
clk => din1_im_dly3[3].CLK
clk => din1_im_dly3[4].CLK
clk => din1_im_dly3[5].CLK
clk => din1_im_dly3[6].CLK
clk => din1_im_dly3[7].CLK
clk => din1_im_dly3[8].CLK
clk => din1_im_dly3[9].CLK
clk => din1_im_dly3[10].CLK
clk => din1_im_dly3[11].CLK
clk => din1_re_dly3[0].CLK
clk => din1_re_dly3[1].CLK
clk => din1_re_dly3[2].CLK
clk => din1_re_dly3[3].CLK
clk => din1_re_dly3[4].CLK
clk => din1_re_dly3[5].CLK
clk => din1_re_dly3[6].CLK
clk => din1_re_dly3[7].CLK
clk => din1_re_dly3[8].CLK
clk => din1_re_dly3[9].CLK
clk => din1_re_dly3[10].CLK
clk => din1_re_dly3[11].CLK
clk => din1_im_dly2[0].CLK
clk => din1_im_dly2[1].CLK
clk => din1_im_dly2[2].CLK
clk => din1_im_dly2[3].CLK
clk => din1_im_dly2[4].CLK
clk => din1_im_dly2[5].CLK
clk => din1_im_dly2[6].CLK
clk => din1_im_dly2[7].CLK
clk => din1_im_dly2[8].CLK
clk => din1_im_dly2[9].CLK
clk => din1_im_dly2[10].CLK
clk => din1_im_dly2[11].CLK
clk => din1_im_dly1[0].CLK
clk => din1_im_dly1[1].CLK
clk => din1_im_dly1[2].CLK
clk => din1_im_dly1[3].CLK
clk => din1_im_dly1[4].CLK
clk => din1_im_dly1[5].CLK
clk => din1_im_dly1[6].CLK
clk => din1_im_dly1[7].CLK
clk => din1_im_dly1[8].CLK
clk => din1_im_dly1[9].CLK
clk => din1_im_dly1[10].CLK
clk => din1_im_dly1[11].CLK
clk => din1_re_dly2[0].CLK
clk => din1_re_dly2[1].CLK
clk => din1_re_dly2[2].CLK
clk => din1_re_dly2[3].CLK
clk => din1_re_dly2[4].CLK
clk => din1_re_dly2[5].CLK
clk => din1_re_dly2[6].CLK
clk => din1_re_dly2[7].CLK
clk => din1_re_dly2[8].CLK
clk => din1_re_dly2[9].CLK
clk => din1_re_dly2[10].CLK
clk => din1_re_dly2[11].CLK
clk => din1_re_dly1[0].CLK
clk => din1_re_dly1[1].CLK
clk => din1_re_dly1[2].CLK
clk => din1_re_dly1[3].CLK
clk => din1_re_dly1[4].CLK
clk => din1_re_dly1[5].CLK
clk => din1_re_dly1[6].CLK
clk => din1_re_dly1[7].CLK
clk => din1_re_dly1[8].CLK
clk => din1_re_dly1[9].CLK
clk => din1_re_dly1[10].CLK
clk => din1_re_dly1[11].CLK
clk => complex4multiply_block9:u_MUL4_1.clk
clk => complex4multiply_block10:u_MUL4_2.clk
reset => di2_vld_dly3.ACLR
reset => di2_vld_dly2.ACLR
reset => di2_vld_dly1.ACLR
reset => din2_im_dly3[0].ACLR
reset => din2_im_dly3[1].ACLR
reset => din2_im_dly3[2].ACLR
reset => din2_im_dly3[3].ACLR
reset => din2_im_dly3[4].ACLR
reset => din2_im_dly3[5].ACLR
reset => din2_im_dly3[6].ACLR
reset => din2_im_dly3[7].ACLR
reset => din2_im_dly3[8].ACLR
reset => din2_im_dly3[9].ACLR
reset => din2_im_dly3[10].ACLR
reset => din2_im_dly3[11].ACLR
reset => din2_re_dly3[0].ACLR
reset => din2_re_dly3[1].ACLR
reset => din2_re_dly3[2].ACLR
reset => din2_re_dly3[3].ACLR
reset => din2_re_dly3[4].ACLR
reset => din2_re_dly3[5].ACLR
reset => din2_re_dly3[6].ACLR
reset => din2_re_dly3[7].ACLR
reset => din2_re_dly3[8].ACLR
reset => din2_re_dly3[9].ACLR
reset => din2_re_dly3[10].ACLR
reset => din2_re_dly3[11].ACLR
reset => din2_im_dly2[0].ACLR
reset => din2_im_dly2[1].ACLR
reset => din2_im_dly2[2].ACLR
reset => din2_im_dly2[3].ACLR
reset => din2_im_dly2[4].ACLR
reset => din2_im_dly2[5].ACLR
reset => din2_im_dly2[6].ACLR
reset => din2_im_dly2[7].ACLR
reset => din2_im_dly2[8].ACLR
reset => din2_im_dly2[9].ACLR
reset => din2_im_dly2[10].ACLR
reset => din2_im_dly2[11].ACLR
reset => din2_im_dly1[0].ACLR
reset => din2_im_dly1[1].ACLR
reset => din2_im_dly1[2].ACLR
reset => din2_im_dly1[3].ACLR
reset => din2_im_dly1[4].ACLR
reset => din2_im_dly1[5].ACLR
reset => din2_im_dly1[6].ACLR
reset => din2_im_dly1[7].ACLR
reset => din2_im_dly1[8].ACLR
reset => din2_im_dly1[9].ACLR
reset => din2_im_dly1[10].ACLR
reset => din2_im_dly1[11].ACLR
reset => din2_re_dly2[0].ACLR
reset => din2_re_dly2[1].ACLR
reset => din2_re_dly2[2].ACLR
reset => din2_re_dly2[3].ACLR
reset => din2_re_dly2[4].ACLR
reset => din2_re_dly2[5].ACLR
reset => din2_re_dly2[6].ACLR
reset => din2_re_dly2[7].ACLR
reset => din2_re_dly2[8].ACLR
reset => din2_re_dly2[9].ACLR
reset => din2_re_dly2[10].ACLR
reset => din2_re_dly2[11].ACLR
reset => din2_re_dly1[0].ACLR
reset => din2_re_dly1[1].ACLR
reset => din2_re_dly1[2].ACLR
reset => din2_re_dly1[3].ACLR
reset => din2_re_dly1[4].ACLR
reset => din2_re_dly1[5].ACLR
reset => din2_re_dly1[6].ACLR
reset => din2_re_dly1[7].ACLR
reset => din2_re_dly1[8].ACLR
reset => din2_re_dly1[9].ACLR
reset => din2_re_dly1[10].ACLR
reset => din2_re_dly1[11].ACLR
reset => din1_vld_dly3.ACLR
reset => din1_vld_dly2.ACLR
reset => din1_vld_dly1.ACLR
reset => din1_im_dly3[0].ACLR
reset => din1_im_dly3[1].ACLR
reset => din1_im_dly3[2].ACLR
reset => din1_im_dly3[3].ACLR
reset => din1_im_dly3[4].ACLR
reset => din1_im_dly3[5].ACLR
reset => din1_im_dly3[6].ACLR
reset => din1_im_dly3[7].ACLR
reset => din1_im_dly3[8].ACLR
reset => din1_im_dly3[9].ACLR
reset => din1_im_dly3[10].ACLR
reset => din1_im_dly3[11].ACLR
reset => din1_re_dly3[0].ACLR
reset => din1_re_dly3[1].ACLR
reset => din1_re_dly3[2].ACLR
reset => din1_re_dly3[3].ACLR
reset => din1_re_dly3[4].ACLR
reset => din1_re_dly3[5].ACLR
reset => din1_re_dly3[6].ACLR
reset => din1_re_dly3[7].ACLR
reset => din1_re_dly3[8].ACLR
reset => din1_re_dly3[9].ACLR
reset => din1_re_dly3[10].ACLR
reset => din1_re_dly3[11].ACLR
reset => din1_im_dly2[0].ACLR
reset => din1_im_dly2[1].ACLR
reset => din1_im_dly2[2].ACLR
reset => din1_im_dly2[3].ACLR
reset => din1_im_dly2[4].ACLR
reset => din1_im_dly2[5].ACLR
reset => din1_im_dly2[6].ACLR
reset => din1_im_dly2[7].ACLR
reset => din1_im_dly2[8].ACLR
reset => din1_im_dly2[9].ACLR
reset => din1_im_dly2[10].ACLR
reset => din1_im_dly2[11].ACLR
reset => din1_im_dly1[0].ACLR
reset => din1_im_dly1[1].ACLR
reset => din1_im_dly1[2].ACLR
reset => din1_im_dly1[3].ACLR
reset => din1_im_dly1[4].ACLR
reset => din1_im_dly1[5].ACLR
reset => din1_im_dly1[6].ACLR
reset => din1_im_dly1[7].ACLR
reset => din1_im_dly1[8].ACLR
reset => din1_im_dly1[9].ACLR
reset => din1_im_dly1[10].ACLR
reset => din1_im_dly1[11].ACLR
reset => din1_re_dly2[0].ACLR
reset => din1_re_dly2[1].ACLR
reset => din1_re_dly2[2].ACLR
reset => din1_re_dly2[3].ACLR
reset => din1_re_dly2[4].ACLR
reset => din1_re_dly2[5].ACLR
reset => din1_re_dly2[6].ACLR
reset => din1_re_dly2[7].ACLR
reset => din1_re_dly2[8].ACLR
reset => din1_re_dly2[9].ACLR
reset => din1_re_dly2[10].ACLR
reset => din1_re_dly2[11].ACLR
reset => din1_re_dly1[0].ACLR
reset => din1_re_dly1[1].ACLR
reset => din1_re_dly1[2].ACLR
reset => din1_re_dly1[3].ACLR
reset => din1_re_dly1[4].ACLR
reset => din1_re_dly1[5].ACLR
reset => din1_re_dly1[6].ACLR
reset => din1_re_dly1[7].ACLR
reset => din1_re_dly1[8].ACLR
reset => din1_re_dly1[9].ACLR
reset => din1_re_dly1[10].ACLR
reset => din1_re_dly1[11].ACLR
reset => complex4multiply_block9:u_MUL4_1.reset
reset => complex4multiply_block10:u_MUL4_2.reset
enb_1_16_0 => complex4multiply_block9:u_MUL4_1.enb_1_16_0
enb_1_16_0 => complex4multiply_block10:u_MUL4_2.enb_1_16_0
enb_1_16_0 => di2_vld_dly3.ENA
enb_1_16_0 => din1_re_dly1[11].ENA
enb_1_16_0 => din1_re_dly1[10].ENA
enb_1_16_0 => din1_re_dly1[9].ENA
enb_1_16_0 => din1_re_dly1[8].ENA
enb_1_16_0 => din1_re_dly1[7].ENA
enb_1_16_0 => din1_re_dly1[6].ENA
enb_1_16_0 => din1_re_dly1[5].ENA
enb_1_16_0 => din1_re_dly1[4].ENA
enb_1_16_0 => din1_re_dly1[3].ENA
enb_1_16_0 => din1_re_dly1[2].ENA
enb_1_16_0 => din1_re_dly1[1].ENA
enb_1_16_0 => din1_re_dly1[0].ENA
enb_1_16_0 => din1_re_dly2[11].ENA
enb_1_16_0 => din1_re_dly2[10].ENA
enb_1_16_0 => din1_re_dly2[9].ENA
enb_1_16_0 => din1_re_dly2[8].ENA
enb_1_16_0 => din1_re_dly2[7].ENA
enb_1_16_0 => din1_re_dly2[6].ENA
enb_1_16_0 => din1_re_dly2[5].ENA
enb_1_16_0 => din1_re_dly2[4].ENA
enb_1_16_0 => din1_re_dly2[3].ENA
enb_1_16_0 => din1_re_dly2[2].ENA
enb_1_16_0 => din1_re_dly2[1].ENA
enb_1_16_0 => din1_re_dly2[0].ENA
enb_1_16_0 => din1_im_dly1[11].ENA
enb_1_16_0 => din1_im_dly1[10].ENA
enb_1_16_0 => din1_im_dly1[9].ENA
enb_1_16_0 => din1_im_dly1[8].ENA
enb_1_16_0 => din1_im_dly1[7].ENA
enb_1_16_0 => din1_im_dly1[6].ENA
enb_1_16_0 => din1_im_dly1[5].ENA
enb_1_16_0 => din1_im_dly1[4].ENA
enb_1_16_0 => din1_im_dly1[3].ENA
enb_1_16_0 => din1_im_dly1[2].ENA
enb_1_16_0 => din1_im_dly1[1].ENA
enb_1_16_0 => din1_im_dly1[0].ENA
enb_1_16_0 => din1_im_dly2[11].ENA
enb_1_16_0 => din1_im_dly2[10].ENA
enb_1_16_0 => din1_im_dly2[9].ENA
enb_1_16_0 => din1_im_dly2[8].ENA
enb_1_16_0 => din1_im_dly2[7].ENA
enb_1_16_0 => din1_im_dly2[6].ENA
enb_1_16_0 => din1_im_dly2[5].ENA
enb_1_16_0 => din1_im_dly2[4].ENA
enb_1_16_0 => din1_im_dly2[3].ENA
enb_1_16_0 => din1_im_dly2[2].ENA
enb_1_16_0 => din1_im_dly2[1].ENA
enb_1_16_0 => din1_im_dly2[0].ENA
enb_1_16_0 => din1_re_dly3[11].ENA
enb_1_16_0 => din1_re_dly3[10].ENA
enb_1_16_0 => din1_re_dly3[9].ENA
enb_1_16_0 => din1_re_dly3[8].ENA
enb_1_16_0 => din1_re_dly3[7].ENA
enb_1_16_0 => din1_re_dly3[6].ENA
enb_1_16_0 => din1_re_dly3[5].ENA
enb_1_16_0 => din1_re_dly3[4].ENA
enb_1_16_0 => din1_re_dly3[3].ENA
enb_1_16_0 => din1_re_dly3[2].ENA
enb_1_16_0 => din1_re_dly3[1].ENA
enb_1_16_0 => din1_re_dly3[0].ENA
enb_1_16_0 => din1_im_dly3[11].ENA
enb_1_16_0 => din1_im_dly3[10].ENA
enb_1_16_0 => din1_im_dly3[9].ENA
enb_1_16_0 => din1_im_dly3[8].ENA
enb_1_16_0 => din1_im_dly3[7].ENA
enb_1_16_0 => din1_im_dly3[6].ENA
enb_1_16_0 => din1_im_dly3[5].ENA
enb_1_16_0 => din1_im_dly3[4].ENA
enb_1_16_0 => din1_im_dly3[3].ENA
enb_1_16_0 => din1_im_dly3[2].ENA
enb_1_16_0 => din1_im_dly3[1].ENA
enb_1_16_0 => din1_im_dly3[0].ENA
enb_1_16_0 => din1_vld_dly1.ENA
enb_1_16_0 => din1_vld_dly2.ENA
enb_1_16_0 => din1_vld_dly3.ENA
enb_1_16_0 => din2_re_dly1[11].ENA
enb_1_16_0 => din2_re_dly1[10].ENA
enb_1_16_0 => din2_re_dly1[9].ENA
enb_1_16_0 => din2_re_dly1[8].ENA
enb_1_16_0 => din2_re_dly1[7].ENA
enb_1_16_0 => din2_re_dly1[6].ENA
enb_1_16_0 => din2_re_dly1[5].ENA
enb_1_16_0 => din2_re_dly1[4].ENA
enb_1_16_0 => din2_re_dly1[3].ENA
enb_1_16_0 => din2_re_dly1[2].ENA
enb_1_16_0 => din2_re_dly1[1].ENA
enb_1_16_0 => din2_re_dly1[0].ENA
enb_1_16_0 => din2_re_dly2[11].ENA
enb_1_16_0 => din2_re_dly2[10].ENA
enb_1_16_0 => din2_re_dly2[9].ENA
enb_1_16_0 => din2_re_dly2[8].ENA
enb_1_16_0 => din2_re_dly2[7].ENA
enb_1_16_0 => din2_re_dly2[6].ENA
enb_1_16_0 => din2_re_dly2[5].ENA
enb_1_16_0 => din2_re_dly2[4].ENA
enb_1_16_0 => din2_re_dly2[3].ENA
enb_1_16_0 => din2_re_dly2[2].ENA
enb_1_16_0 => din2_re_dly2[1].ENA
enb_1_16_0 => din2_re_dly2[0].ENA
enb_1_16_0 => din2_im_dly1[11].ENA
enb_1_16_0 => din2_im_dly1[10].ENA
enb_1_16_0 => din2_im_dly1[9].ENA
enb_1_16_0 => din2_im_dly1[8].ENA
enb_1_16_0 => din2_im_dly1[7].ENA
enb_1_16_0 => din2_im_dly1[6].ENA
enb_1_16_0 => din2_im_dly1[5].ENA
enb_1_16_0 => din2_im_dly1[4].ENA
enb_1_16_0 => din2_im_dly1[3].ENA
enb_1_16_0 => din2_im_dly1[2].ENA
enb_1_16_0 => din2_im_dly1[1].ENA
enb_1_16_0 => din2_im_dly1[0].ENA
enb_1_16_0 => din2_im_dly2[11].ENA
enb_1_16_0 => din2_im_dly2[10].ENA
enb_1_16_0 => din2_im_dly2[9].ENA
enb_1_16_0 => din2_im_dly2[8].ENA
enb_1_16_0 => din2_im_dly2[7].ENA
enb_1_16_0 => din2_im_dly2[6].ENA
enb_1_16_0 => din2_im_dly2[5].ENA
enb_1_16_0 => din2_im_dly2[4].ENA
enb_1_16_0 => din2_im_dly2[3].ENA
enb_1_16_0 => din2_im_dly2[2].ENA
enb_1_16_0 => din2_im_dly2[1].ENA
enb_1_16_0 => din2_im_dly2[0].ENA
enb_1_16_0 => din2_re_dly3[11].ENA
enb_1_16_0 => din2_re_dly3[10].ENA
enb_1_16_0 => din2_re_dly3[9].ENA
enb_1_16_0 => din2_re_dly3[8].ENA
enb_1_16_0 => din2_re_dly3[7].ENA
enb_1_16_0 => din2_re_dly3[6].ENA
enb_1_16_0 => din2_re_dly3[5].ENA
enb_1_16_0 => din2_re_dly3[4].ENA
enb_1_16_0 => din2_re_dly3[3].ENA
enb_1_16_0 => din2_re_dly3[2].ENA
enb_1_16_0 => din2_re_dly3[1].ENA
enb_1_16_0 => din2_re_dly3[0].ENA
enb_1_16_0 => din2_im_dly3[11].ENA
enb_1_16_0 => din2_im_dly3[10].ENA
enb_1_16_0 => din2_im_dly3[9].ENA
enb_1_16_0 => din2_im_dly3[8].ENA
enb_1_16_0 => din2_im_dly3[7].ENA
enb_1_16_0 => din2_im_dly3[6].ENA
enb_1_16_0 => din2_im_dly3[5].ENA
enb_1_16_0 => din2_im_dly3[4].ENA
enb_1_16_0 => din2_im_dly3[3].ENA
enb_1_16_0 => din2_im_dly3[2].ENA
enb_1_16_0 => din2_im_dly3[1].ENA
enb_1_16_0 => din2_im_dly3[0].ENA
enb_1_16_0 => di2_vld_dly1.ENA
enb_1_16_0 => di2_vld_dly2.ENA
dout_14_re[0] => din1_re_dly1[0].DATAIN
dout_14_re[1] => din1_re_dly1[1].DATAIN
dout_14_re[2] => din1_re_dly1[2].DATAIN
dout_14_re[3] => din1_re_dly1[3].DATAIN
dout_14_re[4] => din1_re_dly1[4].DATAIN
dout_14_re[5] => din1_re_dly1[5].DATAIN
dout_14_re[6] => din1_re_dly1[6].DATAIN
dout_14_re[7] => din1_re_dly1[7].DATAIN
dout_14_re[8] => din1_re_dly1[8].DATAIN
dout_14_re[9] => din1_re_dly1[9].DATAIN
dout_14_re[10] => din1_re_dly1[10].DATAIN
dout_14_re[11] => din1_re_dly1[11].DATAIN
dout_14_im[0] => din1_im_dly1[0].DATAIN
dout_14_im[1] => din1_im_dly1[1].DATAIN
dout_14_im[2] => din1_im_dly1[2].DATAIN
dout_14_im[3] => din1_im_dly1[3].DATAIN
dout_14_im[4] => din1_im_dly1[4].DATAIN
dout_14_im[5] => din1_im_dly1[5].DATAIN
dout_14_im[6] => din1_im_dly1[6].DATAIN
dout_14_im[7] => din1_im_dly1[7].DATAIN
dout_14_im[8] => din1_im_dly1[8].DATAIN
dout_14_im[9] => din1_im_dly1[9].DATAIN
dout_14_im[10] => din1_im_dly1[10].DATAIN
dout_14_im[11] => din1_im_dly1[11].DATAIN
dout_16_re[0] => din2_re_dly1[0].DATAIN
dout_16_re[1] => din2_re_dly1[1].DATAIN
dout_16_re[2] => din2_re_dly1[2].DATAIN
dout_16_re[3] => din2_re_dly1[3].DATAIN
dout_16_re[4] => din2_re_dly1[4].DATAIN
dout_16_re[5] => din2_re_dly1[5].DATAIN
dout_16_re[6] => din2_re_dly1[6].DATAIN
dout_16_re[7] => din2_re_dly1[7].DATAIN
dout_16_re[8] => din2_re_dly1[8].DATAIN
dout_16_re[9] => din2_re_dly1[9].DATAIN
dout_16_re[10] => din2_re_dly1[10].DATAIN
dout_16_re[11] => din2_re_dly1[11].DATAIN
dout_16_im[0] => din2_im_dly1[0].DATAIN
dout_16_im[1] => din2_im_dly1[1].DATAIN
dout_16_im[2] => din2_im_dly1[2].DATAIN
dout_16_im[3] => din2_im_dly1[3].DATAIN
dout_16_im[4] => din2_im_dly1[4].DATAIN
dout_16_im[5] => din2_im_dly1[5].DATAIN
dout_16_im[6] => din2_im_dly1[6].DATAIN
dout_16_im[7] => din2_im_dly1[7].DATAIN
dout_16_im[8] => din2_im_dly1[8].DATAIN
dout_16_im[9] => din2_im_dly1[9].DATAIN
dout_16_im[10] => din2_im_dly1[10].DATAIN
dout_16_im[11] => din2_im_dly1[11].DATAIN
dout_2_vld => din1_vld_dly1.DATAIN
dout_2_vld => di2_vld_dly1.DATAIN
twdl_3_15_re[0] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[0]
twdl_3_15_re[1] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[1]
twdl_3_15_re[2] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[2]
twdl_3_15_re[3] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[3]
twdl_3_15_re[4] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[4]
twdl_3_15_re[5] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[5]
twdl_3_15_re[6] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[6]
twdl_3_15_re[7] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[7]
twdl_3_15_re[8] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[8]
twdl_3_15_re[9] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[9]
twdl_3_15_re[10] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[10]
twdl_3_15_re[11] => complex4multiply_block9:u_MUL4_1.twdl_3_15_re[11]
twdl_3_15_im[0] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[0]
twdl_3_15_im[1] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[1]
twdl_3_15_im[2] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[2]
twdl_3_15_im[3] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[3]
twdl_3_15_im[4] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[4]
twdl_3_15_im[5] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[5]
twdl_3_15_im[6] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[6]
twdl_3_15_im[7] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[7]
twdl_3_15_im[8] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[8]
twdl_3_15_im[9] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[9]
twdl_3_15_im[10] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[10]
twdl_3_15_im[11] => complex4multiply_block9:u_MUL4_1.twdl_3_15_im[11]
twdl_3_16_re[0] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[0]
twdl_3_16_re[1] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[1]
twdl_3_16_re[2] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[2]
twdl_3_16_re[3] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[3]
twdl_3_16_re[4] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[4]
twdl_3_16_re[5] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[5]
twdl_3_16_re[6] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[6]
twdl_3_16_re[7] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[7]
twdl_3_16_re[8] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[8]
twdl_3_16_re[9] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[9]
twdl_3_16_re[10] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[10]
twdl_3_16_re[11] => complex4multiply_block10:u_MUL4_2.twdl_3_16_re[11]
twdl_3_16_im[0] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[0]
twdl_3_16_im[1] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[1]
twdl_3_16_im[2] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[2]
twdl_3_16_im[3] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[3]
twdl_3_16_im[4] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[4]
twdl_3_16_im[5] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[5]
twdl_3_16_im[6] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[6]
twdl_3_16_im[7] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[7]
twdl_3_16_im[8] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[8]
twdl_3_16_im[9] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[9]
twdl_3_16_im[10] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[10]
twdl_3_16_im[11] => complex4multiply_block10:u_MUL4_2.twdl_3_16_im[11]
twdl_3_16_vld => ~NO_FANOUT~
softReset => complex4multiply_block9:u_MUL4_1.softReset
softReset => complex4multiply_block10:u_MUL4_2.softReset
twdlXdin_15_re[0] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[0]
twdlXdin_15_re[1] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[1]
twdlXdin_15_re[2] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[2]
twdlXdin_15_re[3] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[3]
twdlXdin_15_re[4] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[4]
twdlXdin_15_re[5] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[5]
twdlXdin_15_re[6] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[6]
twdlXdin_15_re[7] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[7]
twdlXdin_15_re[8] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[8]
twdlXdin_15_re[9] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[9]
twdlXdin_15_re[10] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[10]
twdlXdin_15_re[11] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_re[11]
twdlXdin_15_im[0] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[0]
twdlXdin_15_im[1] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[1]
twdlXdin_15_im[2] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[2]
twdlXdin_15_im[3] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[3]
twdlXdin_15_im[4] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[4]
twdlXdin_15_im[5] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[5]
twdlXdin_15_im[6] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[6]
twdlXdin_15_im[7] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[7]
twdlXdin_15_im[8] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[8]
twdlXdin_15_im[9] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[9]
twdlXdin_15_im[10] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[10]
twdlXdin_15_im[11] <= complex4multiply_block9:u_MUL4_1.twdlXdin_15_im[11]
twdlXdin_16_re[0] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[0]
twdlXdin_16_re[1] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[1]
twdlXdin_16_re[2] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[2]
twdlXdin_16_re[3] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[3]
twdlXdin_16_re[4] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[4]
twdlXdin_16_re[5] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[5]
twdlXdin_16_re[6] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[6]
twdlXdin_16_re[7] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[7]
twdlXdin_16_re[8] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[8]
twdlXdin_16_re[9] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[9]
twdlXdin_16_re[10] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[10]
twdlXdin_16_re[11] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_re[11]
twdlXdin_16_im[0] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[0]
twdlXdin_16_im[1] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[1]
twdlXdin_16_im[2] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[2]
twdlXdin_16_im[3] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[3]
twdlXdin_16_im[4] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[4]
twdlXdin_16_im[5] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[5]
twdlXdin_16_im[6] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[6]
twdlXdin_16_im[7] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[7]
twdlXdin_16_im[8] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[8]
twdlXdin_16_im[9] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[9]
twdlXdin_16_im[10] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[10]
twdlXdin_16_im[11] <= complex4multiply_block10:u_MUL4_2.twdlXdin_16_im[11]
twdlXdin_15_vld <= complex4multiply_block10:u_MUL4_2.twdlXdin2_vld


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex4Multiply_block9:u_MUL4_1
clk => twdlXdin1_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin1_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin1_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din1_re_dly3[0] => din_re_reg[0].DATAIN
din1_re_dly3[1] => din_re_reg[1].DATAIN
din1_re_dly3[2] => din_re_reg[2].DATAIN
din1_re_dly3[3] => din_re_reg[3].DATAIN
din1_re_dly3[4] => din_re_reg[4].DATAIN
din1_re_dly3[5] => din_re_reg[5].DATAIN
din1_re_dly3[6] => din_re_reg[6].DATAIN
din1_re_dly3[7] => din_re_reg[7].DATAIN
din1_re_dly3[8] => din_re_reg[8].DATAIN
din1_re_dly3[9] => din_re_reg[9].DATAIN
din1_re_dly3[10] => din_re_reg[10].DATAIN
din1_re_dly3[11] => din_re_reg[11].DATAIN
din1_im_dly3[0] => din_im_reg[0].DATAIN
din1_im_dly3[1] => din_im_reg[1].DATAIN
din1_im_dly3[2] => din_im_reg[2].DATAIN
din1_im_dly3[3] => din_im_reg[3].DATAIN
din1_im_dly3[4] => din_im_reg[4].DATAIN
din1_im_dly3[5] => din_im_reg[5].DATAIN
din1_im_dly3[6] => din_im_reg[6].DATAIN
din1_im_dly3[7] => din_im_reg[7].DATAIN
din1_im_dly3[8] => din_im_reg[8].DATAIN
din1_im_dly3[9] => din_im_reg[9].DATAIN
din1_im_dly3[10] => din_im_reg[10].DATAIN
din1_im_dly3[11] => din_im_reg[11].DATAIN
din1_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_15_re[0] => twdl_re_reg[0].DATAIN
twdl_3_15_re[1] => twdl_re_reg[1].DATAIN
twdl_3_15_re[2] => twdl_re_reg[2].DATAIN
twdl_3_15_re[3] => twdl_re_reg[3].DATAIN
twdl_3_15_re[4] => twdl_re_reg[4].DATAIN
twdl_3_15_re[5] => twdl_re_reg[5].DATAIN
twdl_3_15_re[6] => twdl_re_reg[6].DATAIN
twdl_3_15_re[7] => twdl_re_reg[7].DATAIN
twdl_3_15_re[8] => twdl_re_reg[8].DATAIN
twdl_3_15_re[9] => twdl_re_reg[9].DATAIN
twdl_3_15_re[10] => twdl_re_reg[10].DATAIN
twdl_3_15_re[11] => twdl_re_reg[11].DATAIN
twdl_3_15_im[0] => twdl_im_reg[0].DATAIN
twdl_3_15_im[1] => twdl_im_reg[1].DATAIN
twdl_3_15_im[2] => twdl_im_reg[2].DATAIN
twdl_3_15_im[3] => twdl_im_reg[3].DATAIN
twdl_3_15_im[4] => twdl_im_reg[4].DATAIN
twdl_3_15_im[5] => twdl_im_reg[5].DATAIN
twdl_3_15_im[6] => twdl_im_reg[6].DATAIN
twdl_3_15_im[7] => twdl_im_reg[7].DATAIN
twdl_3_15_im[8] => twdl_im_reg[8].DATAIN
twdl_3_15_im[9] => twdl_im_reg[9].DATAIN
twdl_3_15_im[10] => twdl_im_reg[10].DATAIN
twdl_3_15_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_15_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_15_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin1_vld <= twdlXdin1_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex4Multiply_block10:u_MUL4_2
clk => twdlXdin2_vld~reg0.CLK
clk => Complex4Add_prod_vld_reg1.CLK
clk => Complex4Add_prod2_im_reg[0].CLK
clk => Complex4Add_prod2_im_reg[1].CLK
clk => Complex4Add_prod2_im_reg[2].CLK
clk => Complex4Add_prod2_im_reg[3].CLK
clk => Complex4Add_prod2_im_reg[4].CLK
clk => Complex4Add_prod2_im_reg[5].CLK
clk => Complex4Add_prod2_im_reg[6].CLK
clk => Complex4Add_prod2_im_reg[7].CLK
clk => Complex4Add_prod2_im_reg[8].CLK
clk => Complex4Add_prod2_im_reg[9].CLK
clk => Complex4Add_prod2_im_reg[10].CLK
clk => Complex4Add_prod2_im_reg[11].CLK
clk => Complex4Add_prod2_im_reg[12].CLK
clk => Complex4Add_prod2_im_reg[13].CLK
clk => Complex4Add_prod2_im_reg[14].CLK
clk => Complex4Add_prod2_im_reg[15].CLK
clk => Complex4Add_prod2_im_reg[16].CLK
clk => Complex4Add_prod2_im_reg[17].CLK
clk => Complex4Add_prod2_im_reg[18].CLK
clk => Complex4Add_prod2_im_reg[19].CLK
clk => Complex4Add_prod2_im_reg[20].CLK
clk => Complex4Add_prod2_im_reg[21].CLK
clk => Complex4Add_prod2_im_reg[22].CLK
clk => Complex4Add_prod2_im_reg[23].CLK
clk => Complex4Add_prod2_re_reg[0].CLK
clk => Complex4Add_prod2_re_reg[1].CLK
clk => Complex4Add_prod2_re_reg[2].CLK
clk => Complex4Add_prod2_re_reg[3].CLK
clk => Complex4Add_prod2_re_reg[4].CLK
clk => Complex4Add_prod2_re_reg[5].CLK
clk => Complex4Add_prod2_re_reg[6].CLK
clk => Complex4Add_prod2_re_reg[7].CLK
clk => Complex4Add_prod2_re_reg[8].CLK
clk => Complex4Add_prod2_re_reg[9].CLK
clk => Complex4Add_prod2_re_reg[10].CLK
clk => Complex4Add_prod2_re_reg[11].CLK
clk => Complex4Add_prod2_re_reg[12].CLK
clk => Complex4Add_prod2_re_reg[13].CLK
clk => Complex4Add_prod2_re_reg[14].CLK
clk => Complex4Add_prod2_re_reg[15].CLK
clk => Complex4Add_prod2_re_reg[16].CLK
clk => Complex4Add_prod2_re_reg[17].CLK
clk => Complex4Add_prod2_re_reg[18].CLK
clk => Complex4Add_prod2_re_reg[19].CLK
clk => Complex4Add_prod2_re_reg[20].CLK
clk => Complex4Add_prod2_re_reg[21].CLK
clk => Complex4Add_prod2_re_reg[22].CLK
clk => Complex4Add_prod2_re_reg[23].CLK
clk => Complex4Add_prod1_im_reg[0].CLK
clk => Complex4Add_prod1_im_reg[1].CLK
clk => Complex4Add_prod1_im_reg[2].CLK
clk => Complex4Add_prod1_im_reg[3].CLK
clk => Complex4Add_prod1_im_reg[4].CLK
clk => Complex4Add_prod1_im_reg[5].CLK
clk => Complex4Add_prod1_im_reg[6].CLK
clk => Complex4Add_prod1_im_reg[7].CLK
clk => Complex4Add_prod1_im_reg[8].CLK
clk => Complex4Add_prod1_im_reg[9].CLK
clk => Complex4Add_prod1_im_reg[10].CLK
clk => Complex4Add_prod1_im_reg[11].CLK
clk => Complex4Add_prod1_im_reg[12].CLK
clk => Complex4Add_prod1_im_reg[13].CLK
clk => Complex4Add_prod1_im_reg[14].CLK
clk => Complex4Add_prod1_im_reg[15].CLK
clk => Complex4Add_prod1_im_reg[16].CLK
clk => Complex4Add_prod1_im_reg[17].CLK
clk => Complex4Add_prod1_im_reg[18].CLK
clk => Complex4Add_prod1_im_reg[19].CLK
clk => Complex4Add_prod1_im_reg[20].CLK
clk => Complex4Add_prod1_im_reg[21].CLK
clk => Complex4Add_prod1_im_reg[22].CLK
clk => Complex4Add_prod1_im_reg[23].CLK
clk => Complex4Add_prod1_re_reg[0].CLK
clk => Complex4Add_prod1_re_reg[1].CLK
clk => Complex4Add_prod1_re_reg[2].CLK
clk => Complex4Add_prod1_re_reg[3].CLK
clk => Complex4Add_prod1_re_reg[4].CLK
clk => Complex4Add_prod1_re_reg[5].CLK
clk => Complex4Add_prod1_re_reg[6].CLK
clk => Complex4Add_prod1_re_reg[7].CLK
clk => Complex4Add_prod1_re_reg[8].CLK
clk => Complex4Add_prod1_re_reg[9].CLK
clk => Complex4Add_prod1_re_reg[10].CLK
clk => Complex4Add_prod1_re_reg[11].CLK
clk => Complex4Add_prod1_re_reg[12].CLK
clk => Complex4Add_prod1_re_reg[13].CLK
clk => Complex4Add_prod1_re_reg[14].CLK
clk => Complex4Add_prod1_re_reg[15].CLK
clk => Complex4Add_prod1_re_reg[16].CLK
clk => Complex4Add_prod1_re_reg[17].CLK
clk => Complex4Add_prod1_re_reg[18].CLK
clk => Complex4Add_prod1_re_reg[19].CLK
clk => Complex4Add_prod1_re_reg[20].CLK
clk => Complex4Add_prod1_re_reg[21].CLK
clk => Complex4Add_prod1_re_reg[22].CLK
clk => Complex4Add_prod1_re_reg[23].CLK
clk => Complex4Add_multRes_im_reg[10].CLK
clk => Complex4Add_multRes_im_reg[11].CLK
clk => Complex4Add_multRes_im_reg[12].CLK
clk => Complex4Add_multRes_im_reg[13].CLK
clk => Complex4Add_multRes_im_reg[14].CLK
clk => Complex4Add_multRes_im_reg[15].CLK
clk => Complex4Add_multRes_im_reg[16].CLK
clk => Complex4Add_multRes_im_reg[17].CLK
clk => Complex4Add_multRes_im_reg[18].CLK
clk => Complex4Add_multRes_im_reg[19].CLK
clk => Complex4Add_multRes_im_reg[20].CLK
clk => Complex4Add_multRes_im_reg[21].CLK
clk => Complex4Add_multRes_re_reg[10].CLK
clk => Complex4Add_multRes_re_reg[11].CLK
clk => Complex4Add_multRes_re_reg[12].CLK
clk => Complex4Add_multRes_re_reg[13].CLK
clk => Complex4Add_multRes_re_reg[14].CLK
clk => Complex4Add_multRes_re_reg[15].CLK
clk => Complex4Add_multRes_re_reg[16].CLK
clk => Complex4Add_multRes_re_reg[17].CLK
clk => Complex4Add_multRes_re_reg[18].CLK
clk => Complex4Add_multRes_re_reg[19].CLK
clk => Complex4Add_multRes_re_reg[20].CLK
clk => Complex4Add_multRes_re_reg[21].CLK
clk => prod_vld.CLK
clk => din_vld_dly3.CLK
clk => din_vld_dly2.CLK
clk => din_vld_dly1.CLK
clk => Complex4Multiply_din1_im_pipe1[0].CLK
clk => Complex4Multiply_din1_im_pipe1[1].CLK
clk => Complex4Multiply_din1_im_pipe1[2].CLK
clk => Complex4Multiply_din1_im_pipe1[3].CLK
clk => Complex4Multiply_din1_im_pipe1[4].CLK
clk => Complex4Multiply_din1_im_pipe1[5].CLK
clk => Complex4Multiply_din1_im_pipe1[6].CLK
clk => Complex4Multiply_din1_im_pipe1[7].CLK
clk => Complex4Multiply_din1_im_pipe1[8].CLK
clk => Complex4Multiply_din1_im_pipe1[9].CLK
clk => Complex4Multiply_din1_im_pipe1[10].CLK
clk => Complex4Multiply_din1_im_pipe1[11].CLK
clk => Complex4Multiply_din1_re_pipe1[0].CLK
clk => Complex4Multiply_din1_re_pipe1[1].CLK
clk => Complex4Multiply_din1_re_pipe1[2].CLK
clk => Complex4Multiply_din1_re_pipe1[3].CLK
clk => Complex4Multiply_din1_re_pipe1[4].CLK
clk => Complex4Multiply_din1_re_pipe1[5].CLK
clk => Complex4Multiply_din1_re_pipe1[6].CLK
clk => Complex4Multiply_din1_re_pipe1[7].CLK
clk => Complex4Multiply_din1_re_pipe1[8].CLK
clk => Complex4Multiply_din1_re_pipe1[9].CLK
clk => Complex4Multiply_din1_re_pipe1[10].CLK
clk => Complex4Multiply_din1_re_pipe1[11].CLK
clk => Complex4Multiply_twiddle_im_pipe1[0].CLK
clk => Complex4Multiply_twiddle_im_pipe1[1].CLK
clk => Complex4Multiply_twiddle_im_pipe1[2].CLK
clk => Complex4Multiply_twiddle_im_pipe1[3].CLK
clk => Complex4Multiply_twiddle_im_pipe1[4].CLK
clk => Complex4Multiply_twiddle_im_pipe1[5].CLK
clk => Complex4Multiply_twiddle_im_pipe1[6].CLK
clk => Complex4Multiply_twiddle_im_pipe1[7].CLK
clk => Complex4Multiply_twiddle_im_pipe1[8].CLK
clk => Complex4Multiply_twiddle_im_pipe1[9].CLK
clk => Complex4Multiply_twiddle_im_pipe1[10].CLK
clk => Complex4Multiply_twiddle_im_pipe1[11].CLK
clk => Complex4Multiply_twiddle_re_pipe1[0].CLK
clk => Complex4Multiply_twiddle_re_pipe1[1].CLK
clk => Complex4Multiply_twiddle_re_pipe1[2].CLK
clk => Complex4Multiply_twiddle_re_pipe1[3].CLK
clk => Complex4Multiply_twiddle_re_pipe1[4].CLK
clk => Complex4Multiply_twiddle_re_pipe1[5].CLK
clk => Complex4Multiply_twiddle_re_pipe1[6].CLK
clk => Complex4Multiply_twiddle_re_pipe1[7].CLK
clk => Complex4Multiply_twiddle_re_pipe1[8].CLK
clk => Complex4Multiply_twiddle_re_pipe1[9].CLK
clk => Complex4Multiply_twiddle_re_pipe1[10].CLK
clk => Complex4Multiply_twiddle_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[0].CLK
clk => Complex4Multiply_mult2_im_pipe1[1].CLK
clk => Complex4Multiply_mult2_im_pipe1[2].CLK
clk => Complex4Multiply_mult2_im_pipe1[3].CLK
clk => Complex4Multiply_mult2_im_pipe1[4].CLK
clk => Complex4Multiply_mult2_im_pipe1[5].CLK
clk => Complex4Multiply_mult2_im_pipe1[6].CLK
clk => Complex4Multiply_mult2_im_pipe1[7].CLK
clk => Complex4Multiply_mult2_im_pipe1[8].CLK
clk => Complex4Multiply_mult2_im_pipe1[9].CLK
clk => Complex4Multiply_mult2_im_pipe1[10].CLK
clk => Complex4Multiply_mult2_im_pipe1[11].CLK
clk => Complex4Multiply_mult2_im_pipe1[12].CLK
clk => Complex4Multiply_mult2_im_pipe1[13].CLK
clk => Complex4Multiply_mult2_im_pipe1[14].CLK
clk => Complex4Multiply_mult2_im_pipe1[15].CLK
clk => Complex4Multiply_mult2_im_pipe1[16].CLK
clk => Complex4Multiply_mult2_im_pipe1[17].CLK
clk => Complex4Multiply_mult2_im_pipe1[18].CLK
clk => Complex4Multiply_mult2_im_pipe1[19].CLK
clk => Complex4Multiply_mult2_im_pipe1[20].CLK
clk => Complex4Multiply_mult2_im_pipe1[21].CLK
clk => Complex4Multiply_mult2_im_pipe1[22].CLK
clk => Complex4Multiply_mult2_im_pipe1[23].CLK
clk => Complex4Multiply_mult1_im_pipe1[0].CLK
clk => Complex4Multiply_mult1_im_pipe1[1].CLK
clk => Complex4Multiply_mult1_im_pipe1[2].CLK
clk => Complex4Multiply_mult1_im_pipe1[3].CLK
clk => Complex4Multiply_mult1_im_pipe1[4].CLK
clk => Complex4Multiply_mult1_im_pipe1[5].CLK
clk => Complex4Multiply_mult1_im_pipe1[6].CLK
clk => Complex4Multiply_mult1_im_pipe1[7].CLK
clk => Complex4Multiply_mult1_im_pipe1[8].CLK
clk => Complex4Multiply_mult1_im_pipe1[9].CLK
clk => Complex4Multiply_mult1_im_pipe1[10].CLK
clk => Complex4Multiply_mult1_im_pipe1[11].CLK
clk => Complex4Multiply_mult1_im_pipe1[12].CLK
clk => Complex4Multiply_mult1_im_pipe1[13].CLK
clk => Complex4Multiply_mult1_im_pipe1[14].CLK
clk => Complex4Multiply_mult1_im_pipe1[15].CLK
clk => Complex4Multiply_mult1_im_pipe1[16].CLK
clk => Complex4Multiply_mult1_im_pipe1[17].CLK
clk => Complex4Multiply_mult1_im_pipe1[18].CLK
clk => Complex4Multiply_mult1_im_pipe1[19].CLK
clk => Complex4Multiply_mult1_im_pipe1[20].CLK
clk => Complex4Multiply_mult1_im_pipe1[21].CLK
clk => Complex4Multiply_mult1_im_pipe1[22].CLK
clk => Complex4Multiply_mult1_im_pipe1[23].CLK
clk => Complex4Multiply_mult2_re_pipe1[0].CLK
clk => Complex4Multiply_mult2_re_pipe1[1].CLK
clk => Complex4Multiply_mult2_re_pipe1[2].CLK
clk => Complex4Multiply_mult2_re_pipe1[3].CLK
clk => Complex4Multiply_mult2_re_pipe1[4].CLK
clk => Complex4Multiply_mult2_re_pipe1[5].CLK
clk => Complex4Multiply_mult2_re_pipe1[6].CLK
clk => Complex4Multiply_mult2_re_pipe1[7].CLK
clk => Complex4Multiply_mult2_re_pipe1[8].CLK
clk => Complex4Multiply_mult2_re_pipe1[9].CLK
clk => Complex4Multiply_mult2_re_pipe1[10].CLK
clk => Complex4Multiply_mult2_re_pipe1[11].CLK
clk => Complex4Multiply_mult2_re_pipe1[12].CLK
clk => Complex4Multiply_mult2_re_pipe1[13].CLK
clk => Complex4Multiply_mult2_re_pipe1[14].CLK
clk => Complex4Multiply_mult2_re_pipe1[15].CLK
clk => Complex4Multiply_mult2_re_pipe1[16].CLK
clk => Complex4Multiply_mult2_re_pipe1[17].CLK
clk => Complex4Multiply_mult2_re_pipe1[18].CLK
clk => Complex4Multiply_mult2_re_pipe1[19].CLK
clk => Complex4Multiply_mult2_re_pipe1[20].CLK
clk => Complex4Multiply_mult2_re_pipe1[21].CLK
clk => Complex4Multiply_mult2_re_pipe1[22].CLK
clk => Complex4Multiply_mult2_re_pipe1[23].CLK
clk => Complex4Multiply_mult1_re_pipe1[0].CLK
clk => Complex4Multiply_mult1_re_pipe1[1].CLK
clk => Complex4Multiply_mult1_re_pipe1[2].CLK
clk => Complex4Multiply_mult1_re_pipe1[3].CLK
clk => Complex4Multiply_mult1_re_pipe1[4].CLK
clk => Complex4Multiply_mult1_re_pipe1[5].CLK
clk => Complex4Multiply_mult1_re_pipe1[6].CLK
clk => Complex4Multiply_mult1_re_pipe1[7].CLK
clk => Complex4Multiply_mult1_re_pipe1[8].CLK
clk => Complex4Multiply_mult1_re_pipe1[9].CLK
clk => Complex4Multiply_mult1_re_pipe1[10].CLK
clk => Complex4Multiply_mult1_re_pipe1[11].CLK
clk => Complex4Multiply_mult1_re_pipe1[12].CLK
clk => Complex4Multiply_mult1_re_pipe1[13].CLK
clk => Complex4Multiply_mult1_re_pipe1[14].CLK
clk => Complex4Multiply_mult1_re_pipe1[15].CLK
clk => Complex4Multiply_mult1_re_pipe1[16].CLK
clk => Complex4Multiply_mult1_re_pipe1[17].CLK
clk => Complex4Multiply_mult1_re_pipe1[18].CLK
clk => Complex4Multiply_mult1_re_pipe1[19].CLK
clk => Complex4Multiply_mult1_re_pipe1[20].CLK
clk => Complex4Multiply_mult1_re_pipe1[21].CLK
clk => Complex4Multiply_mult1_re_pipe1[22].CLK
clk => Complex4Multiply_mult1_re_pipe1[23].CLK
clk => prod2_im[0].CLK
clk => prod2_im[1].CLK
clk => prod2_im[2].CLK
clk => prod2_im[3].CLK
clk => prod2_im[4].CLK
clk => prod2_im[5].CLK
clk => prod2_im[6].CLK
clk => prod2_im[7].CLK
clk => prod2_im[8].CLK
clk => prod2_im[9].CLK
clk => prod2_im[10].CLK
clk => prod2_im[11].CLK
clk => prod2_im[12].CLK
clk => prod2_im[13].CLK
clk => prod2_im[14].CLK
clk => prod2_im[15].CLK
clk => prod2_im[16].CLK
clk => prod2_im[17].CLK
clk => prod2_im[18].CLK
clk => prod2_im[19].CLK
clk => prod2_im[20].CLK
clk => prod2_im[21].CLK
clk => prod2_im[22].CLK
clk => prod2_im[23].CLK
clk => prod1_im[0].CLK
clk => prod1_im[1].CLK
clk => prod1_im[2].CLK
clk => prod1_im[3].CLK
clk => prod1_im[4].CLK
clk => prod1_im[5].CLK
clk => prod1_im[6].CLK
clk => prod1_im[7].CLK
clk => prod1_im[8].CLK
clk => prod1_im[9].CLK
clk => prod1_im[10].CLK
clk => prod1_im[11].CLK
clk => prod1_im[12].CLK
clk => prod1_im[13].CLK
clk => prod1_im[14].CLK
clk => prod1_im[15].CLK
clk => prod1_im[16].CLK
clk => prod1_im[17].CLK
clk => prod1_im[18].CLK
clk => prod1_im[19].CLK
clk => prod1_im[20].CLK
clk => prod1_im[21].CLK
clk => prod1_im[22].CLK
clk => prod1_im[23].CLK
clk => prod2_re[0].CLK
clk => prod2_re[1].CLK
clk => prod2_re[2].CLK
clk => prod2_re[3].CLK
clk => prod2_re[4].CLK
clk => prod2_re[5].CLK
clk => prod2_re[6].CLK
clk => prod2_re[7].CLK
clk => prod2_re[8].CLK
clk => prod2_re[9].CLK
clk => prod2_re[10].CLK
clk => prod2_re[11].CLK
clk => prod2_re[12].CLK
clk => prod2_re[13].CLK
clk => prod2_re[14].CLK
clk => prod2_re[15].CLK
clk => prod2_re[16].CLK
clk => prod2_re[17].CLK
clk => prod2_re[18].CLK
clk => prod2_re[19].CLK
clk => prod2_re[20].CLK
clk => prod2_re[21].CLK
clk => prod2_re[22].CLK
clk => prod2_re[23].CLK
clk => prod1_re[0].CLK
clk => prod1_re[1].CLK
clk => prod1_re[2].CLK
clk => prod1_re[3].CLK
clk => prod1_re[4].CLK
clk => prod1_re[5].CLK
clk => prod1_re[6].CLK
clk => prod1_re[7].CLK
clk => prod1_re[8].CLK
clk => prod1_re[9].CLK
clk => prod1_re[10].CLK
clk => prod1_re[11].CLK
clk => prod1_re[12].CLK
clk => prod1_re[13].CLK
clk => prod1_re[14].CLK
clk => prod1_re[15].CLK
clk => prod1_re[16].CLK
clk => prod1_re[17].CLK
clk => prod1_re[18].CLK
clk => prod1_re[19].CLK
clk => prod1_re[20].CLK
clk => prod1_re[21].CLK
clk => prod1_re[22].CLK
clk => prod1_re[23].CLK
clk => twdl_im_reg[0].CLK
clk => twdl_im_reg[1].CLK
clk => twdl_im_reg[2].CLK
clk => twdl_im_reg[3].CLK
clk => twdl_im_reg[4].CLK
clk => twdl_im_reg[5].CLK
clk => twdl_im_reg[6].CLK
clk => twdl_im_reg[7].CLK
clk => twdl_im_reg[8].CLK
clk => twdl_im_reg[9].CLK
clk => twdl_im_reg[10].CLK
clk => twdl_im_reg[11].CLK
clk => twdl_re_reg[0].CLK
clk => twdl_re_reg[1].CLK
clk => twdl_re_reg[2].CLK
clk => twdl_re_reg[3].CLK
clk => twdl_re_reg[4].CLK
clk => twdl_re_reg[5].CLK
clk => twdl_re_reg[6].CLK
clk => twdl_re_reg[7].CLK
clk => twdl_re_reg[8].CLK
clk => twdl_re_reg[9].CLK
clk => twdl_re_reg[10].CLK
clk => twdl_re_reg[11].CLK
clk => din_im_reg[0].CLK
clk => din_im_reg[1].CLK
clk => din_im_reg[2].CLK
clk => din_im_reg[3].CLK
clk => din_im_reg[4].CLK
clk => din_im_reg[5].CLK
clk => din_im_reg[6].CLK
clk => din_im_reg[7].CLK
clk => din_im_reg[8].CLK
clk => din_im_reg[9].CLK
clk => din_im_reg[10].CLK
clk => din_im_reg[11].CLK
clk => din_re_reg[0].CLK
clk => din_re_reg[1].CLK
clk => din_re_reg[2].CLK
clk => din_re_reg[3].CLK
clk => din_re_reg[4].CLK
clk => din_re_reg[5].CLK
clk => din_re_reg[6].CLK
clk => din_re_reg[7].CLK
clk => din_re_reg[8].CLK
clk => din_re_reg[9].CLK
clk => din_re_reg[10].CLK
clk => din_re_reg[11].CLK
reset => twdlXdin2_vld~reg0.ACLR
reset => Complex4Add_prod_vld_reg1.ACLR
reset => Complex4Add_prod2_im_reg[0].ACLR
reset => Complex4Add_prod2_im_reg[1].ACLR
reset => Complex4Add_prod2_im_reg[2].ACLR
reset => Complex4Add_prod2_im_reg[3].ACLR
reset => Complex4Add_prod2_im_reg[4].ACLR
reset => Complex4Add_prod2_im_reg[5].ACLR
reset => Complex4Add_prod2_im_reg[6].ACLR
reset => Complex4Add_prod2_im_reg[7].ACLR
reset => Complex4Add_prod2_im_reg[8].ACLR
reset => Complex4Add_prod2_im_reg[9].ACLR
reset => Complex4Add_prod2_im_reg[10].ACLR
reset => Complex4Add_prod2_im_reg[11].ACLR
reset => Complex4Add_prod2_im_reg[12].ACLR
reset => Complex4Add_prod2_im_reg[13].ACLR
reset => Complex4Add_prod2_im_reg[14].ACLR
reset => Complex4Add_prod2_im_reg[15].ACLR
reset => Complex4Add_prod2_im_reg[16].ACLR
reset => Complex4Add_prod2_im_reg[17].ACLR
reset => Complex4Add_prod2_im_reg[18].ACLR
reset => Complex4Add_prod2_im_reg[19].ACLR
reset => Complex4Add_prod2_im_reg[20].ACLR
reset => Complex4Add_prod2_im_reg[21].ACLR
reset => Complex4Add_prod2_im_reg[22].ACLR
reset => Complex4Add_prod2_im_reg[23].ACLR
reset => Complex4Add_prod2_re_reg[0].ACLR
reset => Complex4Add_prod2_re_reg[1].ACLR
reset => Complex4Add_prod2_re_reg[2].ACLR
reset => Complex4Add_prod2_re_reg[3].ACLR
reset => Complex4Add_prod2_re_reg[4].ACLR
reset => Complex4Add_prod2_re_reg[5].ACLR
reset => Complex4Add_prod2_re_reg[6].ACLR
reset => Complex4Add_prod2_re_reg[7].ACLR
reset => Complex4Add_prod2_re_reg[8].ACLR
reset => Complex4Add_prod2_re_reg[9].ACLR
reset => Complex4Add_prod2_re_reg[10].ACLR
reset => Complex4Add_prod2_re_reg[11].ACLR
reset => Complex4Add_prod2_re_reg[12].ACLR
reset => Complex4Add_prod2_re_reg[13].ACLR
reset => Complex4Add_prod2_re_reg[14].ACLR
reset => Complex4Add_prod2_re_reg[15].ACLR
reset => Complex4Add_prod2_re_reg[16].ACLR
reset => Complex4Add_prod2_re_reg[17].ACLR
reset => Complex4Add_prod2_re_reg[18].ACLR
reset => Complex4Add_prod2_re_reg[19].ACLR
reset => Complex4Add_prod2_re_reg[20].ACLR
reset => Complex4Add_prod2_re_reg[21].ACLR
reset => Complex4Add_prod2_re_reg[22].ACLR
reset => Complex4Add_prod2_re_reg[23].ACLR
reset => Complex4Add_prod1_im_reg[0].ACLR
reset => Complex4Add_prod1_im_reg[1].ACLR
reset => Complex4Add_prod1_im_reg[2].ACLR
reset => Complex4Add_prod1_im_reg[3].ACLR
reset => Complex4Add_prod1_im_reg[4].ACLR
reset => Complex4Add_prod1_im_reg[5].ACLR
reset => Complex4Add_prod1_im_reg[6].ACLR
reset => Complex4Add_prod1_im_reg[7].ACLR
reset => Complex4Add_prod1_im_reg[8].ACLR
reset => Complex4Add_prod1_im_reg[9].ACLR
reset => Complex4Add_prod1_im_reg[10].ACLR
reset => Complex4Add_prod1_im_reg[11].ACLR
reset => Complex4Add_prod1_im_reg[12].ACLR
reset => Complex4Add_prod1_im_reg[13].ACLR
reset => Complex4Add_prod1_im_reg[14].ACLR
reset => Complex4Add_prod1_im_reg[15].ACLR
reset => Complex4Add_prod1_im_reg[16].ACLR
reset => Complex4Add_prod1_im_reg[17].ACLR
reset => Complex4Add_prod1_im_reg[18].ACLR
reset => Complex4Add_prod1_im_reg[19].ACLR
reset => Complex4Add_prod1_im_reg[20].ACLR
reset => Complex4Add_prod1_im_reg[21].ACLR
reset => Complex4Add_prod1_im_reg[22].ACLR
reset => Complex4Add_prod1_im_reg[23].ACLR
reset => Complex4Add_prod1_re_reg[0].ACLR
reset => Complex4Add_prod1_re_reg[1].ACLR
reset => Complex4Add_prod1_re_reg[2].ACLR
reset => Complex4Add_prod1_re_reg[3].ACLR
reset => Complex4Add_prod1_re_reg[4].ACLR
reset => Complex4Add_prod1_re_reg[5].ACLR
reset => Complex4Add_prod1_re_reg[6].ACLR
reset => Complex4Add_prod1_re_reg[7].ACLR
reset => Complex4Add_prod1_re_reg[8].ACLR
reset => Complex4Add_prod1_re_reg[9].ACLR
reset => Complex4Add_prod1_re_reg[10].ACLR
reset => Complex4Add_prod1_re_reg[11].ACLR
reset => Complex4Add_prod1_re_reg[12].ACLR
reset => Complex4Add_prod1_re_reg[13].ACLR
reset => Complex4Add_prod1_re_reg[14].ACLR
reset => Complex4Add_prod1_re_reg[15].ACLR
reset => Complex4Add_prod1_re_reg[16].ACLR
reset => Complex4Add_prod1_re_reg[17].ACLR
reset => Complex4Add_prod1_re_reg[18].ACLR
reset => Complex4Add_prod1_re_reg[19].ACLR
reset => Complex4Add_prod1_re_reg[20].ACLR
reset => Complex4Add_prod1_re_reg[21].ACLR
reset => Complex4Add_prod1_re_reg[22].ACLR
reset => Complex4Add_prod1_re_reg[23].ACLR
reset => Complex4Add_multRes_im_reg[10].ACLR
reset => Complex4Add_multRes_im_reg[11].ACLR
reset => Complex4Add_multRes_im_reg[12].ACLR
reset => Complex4Add_multRes_im_reg[13].ACLR
reset => Complex4Add_multRes_im_reg[14].ACLR
reset => Complex4Add_multRes_im_reg[15].ACLR
reset => Complex4Add_multRes_im_reg[16].ACLR
reset => Complex4Add_multRes_im_reg[17].ACLR
reset => Complex4Add_multRes_im_reg[18].ACLR
reset => Complex4Add_multRes_im_reg[19].ACLR
reset => Complex4Add_multRes_im_reg[20].ACLR
reset => Complex4Add_multRes_im_reg[21].ACLR
reset => Complex4Add_multRes_re_reg[10].ACLR
reset => Complex4Add_multRes_re_reg[11].ACLR
reset => Complex4Add_multRes_re_reg[12].ACLR
reset => Complex4Add_multRes_re_reg[13].ACLR
reset => Complex4Add_multRes_re_reg[14].ACLR
reset => Complex4Add_multRes_re_reg[15].ACLR
reset => Complex4Add_multRes_re_reg[16].ACLR
reset => Complex4Add_multRes_re_reg[17].ACLR
reset => Complex4Add_multRes_re_reg[18].ACLR
reset => Complex4Add_multRes_re_reg[19].ACLR
reset => Complex4Add_multRes_re_reg[20].ACLR
reset => Complex4Add_multRes_re_reg[21].ACLR
reset => prod_vld.ACLR
reset => din_vld_dly3.ACLR
reset => din_vld_dly2.ACLR
reset => din_vld_dly1.ACLR
reset => twdl_im_reg[0].ACLR
reset => twdl_im_reg[1].ACLR
reset => twdl_im_reg[2].ACLR
reset => twdl_im_reg[3].ACLR
reset => twdl_im_reg[4].ACLR
reset => twdl_im_reg[5].ACLR
reset => twdl_im_reg[6].ACLR
reset => twdl_im_reg[7].ACLR
reset => twdl_im_reg[8].ACLR
reset => twdl_im_reg[9].ACLR
reset => twdl_im_reg[10].ACLR
reset => twdl_im_reg[11].ACLR
reset => twdl_re_reg[0].ACLR
reset => twdl_re_reg[1].ACLR
reset => twdl_re_reg[2].ACLR
reset => twdl_re_reg[3].ACLR
reset => twdl_re_reg[4].ACLR
reset => twdl_re_reg[5].ACLR
reset => twdl_re_reg[6].ACLR
reset => twdl_re_reg[7].ACLR
reset => twdl_re_reg[8].ACLR
reset => twdl_re_reg[9].ACLR
reset => twdl_re_reg[10].ACLR
reset => twdl_re_reg[11].ACLR
reset => din_im_reg[0].ACLR
reset => din_im_reg[1].ACLR
reset => din_im_reg[2].ACLR
reset => din_im_reg[3].ACLR
reset => din_im_reg[4].ACLR
reset => din_im_reg[5].ACLR
reset => din_im_reg[6].ACLR
reset => din_im_reg[7].ACLR
reset => din_im_reg[8].ACLR
reset => din_im_reg[9].ACLR
reset => din_im_reg[10].ACLR
reset => din_im_reg[11].ACLR
reset => din_re_reg[0].ACLR
reset => din_re_reg[1].ACLR
reset => din_re_reg[2].ACLR
reset => din_re_reg[3].ACLR
reset => din_re_reg[4].ACLR
reset => din_re_reg[5].ACLR
reset => din_re_reg[6].ACLR
reset => din_re_reg[7].ACLR
reset => din_re_reg[8].ACLR
reset => din_re_reg[9].ACLR
reset => din_re_reg[10].ACLR
reset => din_re_reg[11].ACLR
enb_1_16_0 => din_re_reg[11].ENA
enb_1_16_0 => din_re_reg[10].ENA
enb_1_16_0 => din_re_reg[9].ENA
enb_1_16_0 => din_re_reg[8].ENA
enb_1_16_0 => din_re_reg[7].ENA
enb_1_16_0 => din_re_reg[6].ENA
enb_1_16_0 => din_re_reg[5].ENA
enb_1_16_0 => din_re_reg[4].ENA
enb_1_16_0 => din_re_reg[3].ENA
enb_1_16_0 => din_re_reg[2].ENA
enb_1_16_0 => din_re_reg[1].ENA
enb_1_16_0 => din_re_reg[0].ENA
enb_1_16_0 => din_im_reg[11].ENA
enb_1_16_0 => din_im_reg[10].ENA
enb_1_16_0 => din_im_reg[9].ENA
enb_1_16_0 => din_im_reg[8].ENA
enb_1_16_0 => din_im_reg[7].ENA
enb_1_16_0 => din_im_reg[6].ENA
enb_1_16_0 => din_im_reg[5].ENA
enb_1_16_0 => din_im_reg[4].ENA
enb_1_16_0 => din_im_reg[3].ENA
enb_1_16_0 => din_im_reg[2].ENA
enb_1_16_0 => din_im_reg[1].ENA
enb_1_16_0 => din_im_reg[0].ENA
enb_1_16_0 => twdl_re_reg[11].ENA
enb_1_16_0 => twdl_re_reg[10].ENA
enb_1_16_0 => twdl_re_reg[9].ENA
enb_1_16_0 => twdl_re_reg[8].ENA
enb_1_16_0 => twdl_re_reg[7].ENA
enb_1_16_0 => twdl_re_reg[6].ENA
enb_1_16_0 => twdl_re_reg[5].ENA
enb_1_16_0 => twdl_re_reg[4].ENA
enb_1_16_0 => twdl_re_reg[3].ENA
enb_1_16_0 => twdl_re_reg[2].ENA
enb_1_16_0 => twdl_re_reg[1].ENA
enb_1_16_0 => twdl_re_reg[0].ENA
enb_1_16_0 => twdl_im_reg[11].ENA
enb_1_16_0 => twdl_im_reg[10].ENA
enb_1_16_0 => twdl_im_reg[9].ENA
enb_1_16_0 => twdl_im_reg[8].ENA
enb_1_16_0 => twdl_im_reg[7].ENA
enb_1_16_0 => twdl_im_reg[6].ENA
enb_1_16_0 => twdl_im_reg[5].ENA
enb_1_16_0 => twdl_im_reg[4].ENA
enb_1_16_0 => twdl_im_reg[3].ENA
enb_1_16_0 => twdl_im_reg[2].ENA
enb_1_16_0 => twdl_im_reg[1].ENA
enb_1_16_0 => twdl_im_reg[0].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[0].ENA
enb_1_16_0 => din_vld_dly1.ENA
enb_1_16_0 => din_vld_dly2.ENA
enb_1_16_0 => din_vld_dly3.ENA
enb_1_16_0 => prod_vld.ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_re_reg[10].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[21].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[20].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[19].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[18].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[17].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[16].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[15].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[14].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[13].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[12].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[11].ENA
enb_1_16_0 => Complex4Add_multRes_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod1_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_re_reg[0].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[23].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[22].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[21].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[20].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[19].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[18].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[17].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[16].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[15].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[14].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[13].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[12].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[11].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[10].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[9].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[8].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[7].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[6].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[5].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[4].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[3].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[2].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[1].ENA
enb_1_16_0 => Complex4Add_prod2_im_reg[0].ENA
enb_1_16_0 => Complex4Add_prod_vld_reg1.ENA
enb_1_16_0 => twdlXdin2_vld~reg0.ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_din1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_twiddle_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_im_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult2_re_pipe1[23].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[0].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[1].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[2].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[3].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[4].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[5].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[6].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[7].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[8].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[9].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[10].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[11].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[12].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[13].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[14].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[15].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[16].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[17].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[18].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[19].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[20].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[21].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[22].ENA
enb_1_16_0 => Complex4Multiply_mult1_re_pipe1[23].ENA
enb_1_16_0 => prod2_im[0].ENA
enb_1_16_0 => prod2_im[1].ENA
enb_1_16_0 => prod2_im[2].ENA
enb_1_16_0 => prod2_im[3].ENA
enb_1_16_0 => prod2_im[4].ENA
enb_1_16_0 => prod2_im[5].ENA
enb_1_16_0 => prod2_im[6].ENA
enb_1_16_0 => prod2_im[7].ENA
enb_1_16_0 => prod2_im[8].ENA
enb_1_16_0 => prod2_im[9].ENA
enb_1_16_0 => prod2_im[10].ENA
enb_1_16_0 => prod2_im[11].ENA
enb_1_16_0 => prod2_im[12].ENA
enb_1_16_0 => prod2_im[13].ENA
enb_1_16_0 => prod2_im[14].ENA
enb_1_16_0 => prod2_im[15].ENA
enb_1_16_0 => prod2_im[16].ENA
enb_1_16_0 => prod2_im[17].ENA
enb_1_16_0 => prod2_im[18].ENA
enb_1_16_0 => prod2_im[19].ENA
enb_1_16_0 => prod2_im[20].ENA
enb_1_16_0 => prod2_im[21].ENA
enb_1_16_0 => prod2_im[22].ENA
enb_1_16_0 => prod2_im[23].ENA
enb_1_16_0 => prod1_im[0].ENA
enb_1_16_0 => prod1_im[1].ENA
enb_1_16_0 => prod1_im[2].ENA
enb_1_16_0 => prod1_im[3].ENA
enb_1_16_0 => prod1_im[4].ENA
enb_1_16_0 => prod1_im[5].ENA
enb_1_16_0 => prod1_im[6].ENA
enb_1_16_0 => prod1_im[7].ENA
enb_1_16_0 => prod1_im[8].ENA
enb_1_16_0 => prod1_im[9].ENA
enb_1_16_0 => prod1_im[10].ENA
enb_1_16_0 => prod1_im[11].ENA
enb_1_16_0 => prod1_im[12].ENA
enb_1_16_0 => prod1_im[13].ENA
enb_1_16_0 => prod1_im[14].ENA
enb_1_16_0 => prod1_im[15].ENA
enb_1_16_0 => prod1_im[16].ENA
enb_1_16_0 => prod1_im[17].ENA
enb_1_16_0 => prod1_im[18].ENA
enb_1_16_0 => prod1_im[19].ENA
enb_1_16_0 => prod1_im[20].ENA
enb_1_16_0 => prod1_im[21].ENA
enb_1_16_0 => prod1_im[22].ENA
enb_1_16_0 => prod1_im[23].ENA
enb_1_16_0 => prod2_re[0].ENA
enb_1_16_0 => prod2_re[1].ENA
enb_1_16_0 => prod2_re[2].ENA
enb_1_16_0 => prod2_re[3].ENA
enb_1_16_0 => prod2_re[4].ENA
enb_1_16_0 => prod2_re[5].ENA
enb_1_16_0 => prod2_re[6].ENA
enb_1_16_0 => prod2_re[7].ENA
enb_1_16_0 => prod2_re[8].ENA
enb_1_16_0 => prod2_re[9].ENA
enb_1_16_0 => prod2_re[10].ENA
enb_1_16_0 => prod2_re[11].ENA
enb_1_16_0 => prod2_re[12].ENA
enb_1_16_0 => prod2_re[13].ENA
enb_1_16_0 => prod2_re[14].ENA
enb_1_16_0 => prod2_re[15].ENA
enb_1_16_0 => prod2_re[16].ENA
enb_1_16_0 => prod2_re[17].ENA
enb_1_16_0 => prod2_re[18].ENA
enb_1_16_0 => prod2_re[19].ENA
enb_1_16_0 => prod2_re[20].ENA
enb_1_16_0 => prod2_re[21].ENA
enb_1_16_0 => prod2_re[22].ENA
enb_1_16_0 => prod2_re[23].ENA
enb_1_16_0 => prod1_re[0].ENA
enb_1_16_0 => prod1_re[1].ENA
enb_1_16_0 => prod1_re[2].ENA
enb_1_16_0 => prod1_re[3].ENA
enb_1_16_0 => prod1_re[4].ENA
enb_1_16_0 => prod1_re[5].ENA
enb_1_16_0 => prod1_re[6].ENA
enb_1_16_0 => prod1_re[7].ENA
enb_1_16_0 => prod1_re[8].ENA
enb_1_16_0 => prod1_re[9].ENA
enb_1_16_0 => prod1_re[10].ENA
enb_1_16_0 => prod1_re[11].ENA
enb_1_16_0 => prod1_re[12].ENA
enb_1_16_0 => prod1_re[13].ENA
enb_1_16_0 => prod1_re[14].ENA
enb_1_16_0 => prod1_re[15].ENA
enb_1_16_0 => prod1_re[16].ENA
enb_1_16_0 => prod1_re[17].ENA
enb_1_16_0 => prod1_re[18].ENA
enb_1_16_0 => prod1_re[19].ENA
enb_1_16_0 => prod1_re[20].ENA
enb_1_16_0 => prod1_re[21].ENA
enb_1_16_0 => prod1_re[22].ENA
enb_1_16_0 => prod1_re[23].ENA
din2_re_dly3[0] => din_re_reg[0].DATAIN
din2_re_dly3[1] => din_re_reg[1].DATAIN
din2_re_dly3[2] => din_re_reg[2].DATAIN
din2_re_dly3[3] => din_re_reg[3].DATAIN
din2_re_dly3[4] => din_re_reg[4].DATAIN
din2_re_dly3[5] => din_re_reg[5].DATAIN
din2_re_dly3[6] => din_re_reg[6].DATAIN
din2_re_dly3[7] => din_re_reg[7].DATAIN
din2_re_dly3[8] => din_re_reg[8].DATAIN
din2_re_dly3[9] => din_re_reg[9].DATAIN
din2_re_dly3[10] => din_re_reg[10].DATAIN
din2_re_dly3[11] => din_re_reg[11].DATAIN
din2_im_dly3[0] => din_im_reg[0].DATAIN
din2_im_dly3[1] => din_im_reg[1].DATAIN
din2_im_dly3[2] => din_im_reg[2].DATAIN
din2_im_dly3[3] => din_im_reg[3].DATAIN
din2_im_dly3[4] => din_im_reg[4].DATAIN
din2_im_dly3[5] => din_im_reg[5].DATAIN
din2_im_dly3[6] => din_im_reg[6].DATAIN
din2_im_dly3[7] => din_im_reg[7].DATAIN
din2_im_dly3[8] => din_im_reg[8].DATAIN
din2_im_dly3[9] => din_im_reg[9].DATAIN
din2_im_dly3[10] => din_im_reg[10].DATAIN
din2_im_dly3[11] => din_im_reg[11].DATAIN
di2_vld_dly3 => din_vld_dly1.DATAIN
twdl_3_16_re[0] => twdl_re_reg[0].DATAIN
twdl_3_16_re[1] => twdl_re_reg[1].DATAIN
twdl_3_16_re[2] => twdl_re_reg[2].DATAIN
twdl_3_16_re[3] => twdl_re_reg[3].DATAIN
twdl_3_16_re[4] => twdl_re_reg[4].DATAIN
twdl_3_16_re[5] => twdl_re_reg[5].DATAIN
twdl_3_16_re[6] => twdl_re_reg[6].DATAIN
twdl_3_16_re[7] => twdl_re_reg[7].DATAIN
twdl_3_16_re[8] => twdl_re_reg[8].DATAIN
twdl_3_16_re[9] => twdl_re_reg[9].DATAIN
twdl_3_16_re[10] => twdl_re_reg[10].DATAIN
twdl_3_16_re[11] => twdl_re_reg[11].DATAIN
twdl_3_16_im[0] => twdl_im_reg[0].DATAIN
twdl_3_16_im[1] => twdl_im_reg[1].DATAIN
twdl_3_16_im[2] => twdl_im_reg[2].DATAIN
twdl_3_16_im[3] => twdl_im_reg[3].DATAIN
twdl_3_16_im[4] => twdl_im_reg[4].DATAIN
twdl_3_16_im[5] => twdl_im_reg[5].DATAIN
twdl_3_16_im[6] => twdl_im_reg[6].DATAIN
twdl_3_16_im[7] => twdl_im_reg[7].DATAIN
twdl_3_16_im[8] => twdl_im_reg[8].DATAIN
twdl_3_16_im[9] => twdl_im_reg[9].DATAIN
twdl_3_16_im[10] => twdl_im_reg[10].DATAIN
twdl_3_16_im[11] => twdl_im_reg[11].DATAIN
softReset => ~NO_FANOUT~
twdlXdin_16_re[0] <= Complex4Add_multRes_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_re[1] <= Complex4Add_multRes_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_re[2] <= Complex4Add_multRes_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_re[3] <= Complex4Add_multRes_re_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_re[4] <= Complex4Add_multRes_re_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_re[5] <= Complex4Add_multRes_re_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_re[6] <= Complex4Add_multRes_re_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_re[7] <= Complex4Add_multRes_re_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_re[8] <= Complex4Add_multRes_re_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_re[9] <= Complex4Add_multRes_re_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_re[10] <= Complex4Add_multRes_re_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_re[11] <= Complex4Add_multRes_re_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[0] <= Complex4Add_multRes_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[1] <= Complex4Add_multRes_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[2] <= Complex4Add_multRes_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[3] <= Complex4Add_multRes_im_reg[13].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[4] <= Complex4Add_multRes_im_reg[14].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[5] <= Complex4Add_multRes_im_reg[15].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[6] <= Complex4Add_multRes_im_reg[16].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[7] <= Complex4Add_multRes_im_reg[17].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[8] <= Complex4Add_multRes_im_reg[18].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[9] <= Complex4Add_multRes_im_reg[19].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[10] <= Complex4Add_multRes_im_reg[20].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin_16_im[11] <= Complex4Add_multRes_im_reg[21].DB_MAX_OUTPUT_PORT_TYPE
twdlXdin2_vld <= twdlXdin2_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_13_re[0] => Add0.IN13
twdlXdin_13_re[0] => Add1.IN26
twdlXdin_13_re[1] => Add0.IN12
twdlXdin_13_re[1] => Add1.IN25
twdlXdin_13_re[2] => Add0.IN11
twdlXdin_13_re[2] => Add1.IN24
twdlXdin_13_re[3] => Add0.IN10
twdlXdin_13_re[3] => Add1.IN23
twdlXdin_13_re[4] => Add0.IN9
twdlXdin_13_re[4] => Add1.IN22
twdlXdin_13_re[5] => Add0.IN8
twdlXdin_13_re[5] => Add1.IN21
twdlXdin_13_re[6] => Add0.IN7
twdlXdin_13_re[6] => Add1.IN20
twdlXdin_13_re[7] => Add0.IN6
twdlXdin_13_re[7] => Add1.IN19
twdlXdin_13_re[8] => Add0.IN5
twdlXdin_13_re[8] => Add1.IN18
twdlXdin_13_re[9] => Add0.IN4
twdlXdin_13_re[9] => Add1.IN17
twdlXdin_13_re[10] => Add0.IN3
twdlXdin_13_re[10] => Add1.IN16
twdlXdin_13_re[11] => Add0.IN1
twdlXdin_13_re[11] => Add0.IN2
twdlXdin_13_re[11] => Add1.IN14
twdlXdin_13_re[11] => Add1.IN15
twdlXdin_13_im[0] => Add2.IN13
twdlXdin_13_im[0] => Add3.IN26
twdlXdin_13_im[1] => Add2.IN12
twdlXdin_13_im[1] => Add3.IN25
twdlXdin_13_im[2] => Add2.IN11
twdlXdin_13_im[2] => Add3.IN24
twdlXdin_13_im[3] => Add2.IN10
twdlXdin_13_im[3] => Add3.IN23
twdlXdin_13_im[4] => Add2.IN9
twdlXdin_13_im[4] => Add3.IN22
twdlXdin_13_im[5] => Add2.IN8
twdlXdin_13_im[5] => Add3.IN21
twdlXdin_13_im[6] => Add2.IN7
twdlXdin_13_im[6] => Add3.IN20
twdlXdin_13_im[7] => Add2.IN6
twdlXdin_13_im[7] => Add3.IN19
twdlXdin_13_im[8] => Add2.IN5
twdlXdin_13_im[8] => Add3.IN18
twdlXdin_13_im[9] => Add2.IN4
twdlXdin_13_im[9] => Add3.IN17
twdlXdin_13_im[10] => Add2.IN3
twdlXdin_13_im[10] => Add3.IN16
twdlXdin_13_im[11] => Add2.IN1
twdlXdin_13_im[11] => Add2.IN2
twdlXdin_13_im[11] => Add3.IN14
twdlXdin_13_im[11] => Add3.IN15
twdlXdin_15_re[0] => Add0.IN26
twdlXdin_15_re[0] => Add1.IN13
twdlXdin_15_re[1] => Add0.IN25
twdlXdin_15_re[1] => Add1.IN12
twdlXdin_15_re[2] => Add0.IN24
twdlXdin_15_re[2] => Add1.IN11
twdlXdin_15_re[3] => Add0.IN23
twdlXdin_15_re[3] => Add1.IN10
twdlXdin_15_re[4] => Add0.IN22
twdlXdin_15_re[4] => Add1.IN9
twdlXdin_15_re[5] => Add0.IN21
twdlXdin_15_re[5] => Add1.IN8
twdlXdin_15_re[6] => Add0.IN20
twdlXdin_15_re[6] => Add1.IN7
twdlXdin_15_re[7] => Add0.IN19
twdlXdin_15_re[7] => Add1.IN6
twdlXdin_15_re[8] => Add0.IN18
twdlXdin_15_re[8] => Add1.IN5
twdlXdin_15_re[9] => Add0.IN17
twdlXdin_15_re[9] => Add1.IN4
twdlXdin_15_re[10] => Add0.IN16
twdlXdin_15_re[10] => Add1.IN3
twdlXdin_15_re[11] => Add0.IN14
twdlXdin_15_re[11] => Add0.IN15
twdlXdin_15_re[11] => Add1.IN1
twdlXdin_15_re[11] => Add1.IN2
twdlXdin_15_im[0] => Add2.IN26
twdlXdin_15_im[0] => Add3.IN13
twdlXdin_15_im[1] => Add2.IN25
twdlXdin_15_im[1] => Add3.IN12
twdlXdin_15_im[2] => Add2.IN24
twdlXdin_15_im[2] => Add3.IN11
twdlXdin_15_im[3] => Add2.IN23
twdlXdin_15_im[3] => Add3.IN10
twdlXdin_15_im[4] => Add2.IN22
twdlXdin_15_im[4] => Add3.IN9
twdlXdin_15_im[5] => Add2.IN21
twdlXdin_15_im[5] => Add3.IN8
twdlXdin_15_im[6] => Add2.IN20
twdlXdin_15_im[6] => Add3.IN7
twdlXdin_15_im[7] => Add2.IN19
twdlXdin_15_im[7] => Add3.IN6
twdlXdin_15_im[8] => Add2.IN18
twdlXdin_15_im[8] => Add3.IN5
twdlXdin_15_im[9] => Add2.IN17
twdlXdin_15_im[9] => Add3.IN4
twdlXdin_15_im[10] => Add2.IN16
twdlXdin_15_im[10] => Add3.IN3
twdlXdin_15_im[11] => Add2.IN14
twdlXdin_15_im[11] => Add2.IN15
twdlXdin_15_im[11] => Add3.IN1
twdlXdin_15_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_13_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_13_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15
clk => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG1_NF_btf1_re_reg[12].CLK
reset => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG1_NF_btf1_re_reg[12].ACLR
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_btf2_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.ENA
twdlXdin_14_re[0] => Add0.IN13
twdlXdin_14_re[0] => Add1.IN26
twdlXdin_14_re[1] => Add0.IN12
twdlXdin_14_re[1] => Add1.IN25
twdlXdin_14_re[2] => Add0.IN11
twdlXdin_14_re[2] => Add1.IN24
twdlXdin_14_re[3] => Add0.IN10
twdlXdin_14_re[3] => Add1.IN23
twdlXdin_14_re[4] => Add0.IN9
twdlXdin_14_re[4] => Add1.IN22
twdlXdin_14_re[5] => Add0.IN8
twdlXdin_14_re[5] => Add1.IN21
twdlXdin_14_re[6] => Add0.IN7
twdlXdin_14_re[6] => Add1.IN20
twdlXdin_14_re[7] => Add0.IN6
twdlXdin_14_re[7] => Add1.IN19
twdlXdin_14_re[8] => Add0.IN5
twdlXdin_14_re[8] => Add1.IN18
twdlXdin_14_re[9] => Add0.IN4
twdlXdin_14_re[9] => Add1.IN17
twdlXdin_14_re[10] => Add0.IN3
twdlXdin_14_re[10] => Add1.IN16
twdlXdin_14_re[11] => Add0.IN1
twdlXdin_14_re[11] => Add0.IN2
twdlXdin_14_re[11] => Add1.IN14
twdlXdin_14_re[11] => Add1.IN15
twdlXdin_14_im[0] => Add2.IN13
twdlXdin_14_im[0] => Add3.IN26
twdlXdin_14_im[1] => Add2.IN12
twdlXdin_14_im[1] => Add3.IN25
twdlXdin_14_im[2] => Add2.IN11
twdlXdin_14_im[2] => Add3.IN24
twdlXdin_14_im[3] => Add2.IN10
twdlXdin_14_im[3] => Add3.IN23
twdlXdin_14_im[4] => Add2.IN9
twdlXdin_14_im[4] => Add3.IN22
twdlXdin_14_im[5] => Add2.IN8
twdlXdin_14_im[5] => Add3.IN21
twdlXdin_14_im[6] => Add2.IN7
twdlXdin_14_im[6] => Add3.IN20
twdlXdin_14_im[7] => Add2.IN6
twdlXdin_14_im[7] => Add3.IN19
twdlXdin_14_im[8] => Add2.IN5
twdlXdin_14_im[8] => Add3.IN18
twdlXdin_14_im[9] => Add2.IN4
twdlXdin_14_im[9] => Add3.IN17
twdlXdin_14_im[10] => Add2.IN3
twdlXdin_14_im[10] => Add3.IN16
twdlXdin_14_im[11] => Add2.IN1
twdlXdin_14_im[11] => Add2.IN2
twdlXdin_14_im[11] => Add3.IN14
twdlXdin_14_im[11] => Add3.IN15
twdlXdin_16_re[0] => Add0.IN26
twdlXdin_16_re[0] => Add1.IN13
twdlXdin_16_re[1] => Add0.IN25
twdlXdin_16_re[1] => Add1.IN12
twdlXdin_16_re[2] => Add0.IN24
twdlXdin_16_re[2] => Add1.IN11
twdlXdin_16_re[3] => Add0.IN23
twdlXdin_16_re[3] => Add1.IN10
twdlXdin_16_re[4] => Add0.IN22
twdlXdin_16_re[4] => Add1.IN9
twdlXdin_16_re[5] => Add0.IN21
twdlXdin_16_re[5] => Add1.IN8
twdlXdin_16_re[6] => Add0.IN20
twdlXdin_16_re[6] => Add1.IN7
twdlXdin_16_re[7] => Add0.IN19
twdlXdin_16_re[7] => Add1.IN6
twdlXdin_16_re[8] => Add0.IN18
twdlXdin_16_re[8] => Add1.IN5
twdlXdin_16_re[9] => Add0.IN17
twdlXdin_16_re[9] => Add1.IN4
twdlXdin_16_re[10] => Add0.IN16
twdlXdin_16_re[10] => Add1.IN3
twdlXdin_16_re[11] => Add0.IN14
twdlXdin_16_re[11] => Add0.IN15
twdlXdin_16_re[11] => Add1.IN1
twdlXdin_16_re[11] => Add1.IN2
twdlXdin_16_im[0] => Add2.IN26
twdlXdin_16_im[0] => Add3.IN13
twdlXdin_16_im[1] => Add2.IN25
twdlXdin_16_im[1] => Add3.IN12
twdlXdin_16_im[2] => Add2.IN24
twdlXdin_16_im[2] => Add3.IN11
twdlXdin_16_im[3] => Add2.IN23
twdlXdin_16_im[3] => Add3.IN10
twdlXdin_16_im[4] => Add2.IN22
twdlXdin_16_im[4] => Add3.IN9
twdlXdin_16_im[5] => Add2.IN21
twdlXdin_16_im[5] => Add3.IN8
twdlXdin_16_im[6] => Add2.IN20
twdlXdin_16_im[6] => Add3.IN7
twdlXdin_16_im[7] => Add2.IN19
twdlXdin_16_im[7] => Add3.IN6
twdlXdin_16_im[8] => Add2.IN18
twdlXdin_16_im[8] => Add3.IN5
twdlXdin_16_im[9] => Add2.IN17
twdlXdin_16_im[9] => Add3.IN4
twdlXdin_16_im[10] => Add2.IN16
twdlXdin_16_im[10] => Add3.IN3
twdlXdin_16_im[11] => Add2.IN14
twdlXdin_16_im[11] => Add2.IN15
twdlXdin_16_im[11] => Add3.IN1
twdlXdin_16_im[11] => Add3.IN2
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_re_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf1_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[12].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[11].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[10].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[9].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[8].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[7].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[6].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[5].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[4].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[3].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[2].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_btf2_im_reg_next[1].OUTPUTSELECT
twdlXdin_1_vld => Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DATAIN
softReset => ~NO_FANOUT~
dout_15_re[0] <= Radix22ButterflyG1_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[1] <= Radix22ButterflyG1_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[2] <= Radix22ButterflyG1_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[3] <= Radix22ButterflyG1_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[4] <= Radix22ButterflyG1_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[5] <= Radix22ButterflyG1_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[6] <= Radix22ButterflyG1_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[7] <= Radix22ButterflyG1_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[8] <= Radix22ButterflyG1_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[9] <= Radix22ButterflyG1_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[10] <= Radix22ButterflyG1_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[11] <= Radix22ButterflyG1_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[0] <= Radix22ButterflyG1_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[1] <= Radix22ButterflyG1_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[2] <= Radix22ButterflyG1_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[3] <= Radix22ButterflyG1_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[4] <= Radix22ButterflyG1_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[5] <= Radix22ButterflyG1_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[6] <= Radix22ButterflyG1_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[7] <= Radix22ButterflyG1_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[8] <= Radix22ButterflyG1_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[9] <= Radix22ButterflyG1_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[10] <= Radix22ButterflyG1_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[11] <= Radix22ButterflyG1_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[0] <= Radix22ButterflyG1_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[1] <= Radix22ButterflyG1_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[2] <= Radix22ButterflyG1_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[3] <= Radix22ButterflyG1_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[4] <= Radix22ButterflyG1_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[5] <= Radix22ButterflyG1_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[6] <= Radix22ButterflyG1_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[7] <= Radix22ButterflyG1_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[8] <= Radix22ButterflyG1_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[9] <= Radix22ButterflyG1_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[10] <= Radix22ButterflyG1_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re[11] <= Radix22ButterflyG1_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[0] <= Radix22ButterflyG1_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[1] <= Radix22ButterflyG1_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[2] <= Radix22ButterflyG1_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[3] <= Radix22ButterflyG1_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[4] <= Radix22ButterflyG1_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[5] <= Radix22ButterflyG1_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[6] <= Radix22ButterflyG1_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[7] <= Radix22ButterflyG1_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[8] <= Radix22ButterflyG1_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[9] <= Radix22ButterflyG1_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[10] <= Radix22ButterflyG1_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im[11] <= Radix22ButterflyG1_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_15_vld <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_13 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_13_re[0] => Add0.IN13
dout_13_re[0] => Add1.IN26
dout_13_re[0] => Add4.IN13
dout_13_re[0] => Add5.IN26
dout_13_re[1] => Add0.IN12
dout_13_re[1] => Add1.IN25
dout_13_re[1] => Add4.IN12
dout_13_re[1] => Add5.IN25
dout_13_re[2] => Add0.IN11
dout_13_re[2] => Add1.IN24
dout_13_re[2] => Add4.IN11
dout_13_re[2] => Add5.IN24
dout_13_re[3] => Add0.IN10
dout_13_re[3] => Add1.IN23
dout_13_re[3] => Add4.IN10
dout_13_re[3] => Add5.IN23
dout_13_re[4] => Add0.IN9
dout_13_re[4] => Add1.IN22
dout_13_re[4] => Add4.IN9
dout_13_re[4] => Add5.IN22
dout_13_re[5] => Add0.IN8
dout_13_re[5] => Add1.IN21
dout_13_re[5] => Add4.IN8
dout_13_re[5] => Add5.IN21
dout_13_re[6] => Add0.IN7
dout_13_re[6] => Add1.IN20
dout_13_re[6] => Add4.IN7
dout_13_re[6] => Add5.IN20
dout_13_re[7] => Add0.IN6
dout_13_re[7] => Add1.IN19
dout_13_re[7] => Add4.IN6
dout_13_re[7] => Add5.IN19
dout_13_re[8] => Add0.IN5
dout_13_re[8] => Add1.IN18
dout_13_re[8] => Add4.IN5
dout_13_re[8] => Add5.IN18
dout_13_re[9] => Add0.IN4
dout_13_re[9] => Add1.IN17
dout_13_re[9] => Add4.IN4
dout_13_re[9] => Add5.IN17
dout_13_re[10] => Add0.IN3
dout_13_re[10] => Add1.IN16
dout_13_re[10] => Add4.IN3
dout_13_re[10] => Add5.IN16
dout_13_re[11] => Add0.IN1
dout_13_re[11] => Add0.IN2
dout_13_re[11] => Add1.IN14
dout_13_re[11] => Add1.IN15
dout_13_re[11] => Add4.IN1
dout_13_re[11] => Add4.IN2
dout_13_re[11] => Add5.IN14
dout_13_re[11] => Add5.IN15
dout_13_im[0] => Add2.IN13
dout_13_im[0] => Add3.IN26
dout_13_im[0] => Add6.IN13
dout_13_im[0] => Add7.IN26
dout_13_im[1] => Add2.IN12
dout_13_im[1] => Add3.IN25
dout_13_im[1] => Add6.IN12
dout_13_im[1] => Add7.IN25
dout_13_im[2] => Add2.IN11
dout_13_im[2] => Add3.IN24
dout_13_im[2] => Add6.IN11
dout_13_im[2] => Add7.IN24
dout_13_im[3] => Add2.IN10
dout_13_im[3] => Add3.IN23
dout_13_im[3] => Add6.IN10
dout_13_im[3] => Add7.IN23
dout_13_im[4] => Add2.IN9
dout_13_im[4] => Add3.IN22
dout_13_im[4] => Add6.IN9
dout_13_im[4] => Add7.IN22
dout_13_im[5] => Add2.IN8
dout_13_im[5] => Add3.IN21
dout_13_im[5] => Add6.IN8
dout_13_im[5] => Add7.IN21
dout_13_im[6] => Add2.IN7
dout_13_im[6] => Add3.IN20
dout_13_im[6] => Add6.IN7
dout_13_im[6] => Add7.IN20
dout_13_im[7] => Add2.IN6
dout_13_im[7] => Add3.IN19
dout_13_im[7] => Add6.IN6
dout_13_im[7] => Add7.IN19
dout_13_im[8] => Add2.IN5
dout_13_im[8] => Add3.IN18
dout_13_im[8] => Add6.IN5
dout_13_im[8] => Add7.IN18
dout_13_im[9] => Add2.IN4
dout_13_im[9] => Add3.IN17
dout_13_im[9] => Add6.IN4
dout_13_im[9] => Add7.IN17
dout_13_im[10] => Add2.IN3
dout_13_im[10] => Add3.IN16
dout_13_im[10] => Add6.IN3
dout_13_im[10] => Add7.IN16
dout_13_im[11] => Add2.IN1
dout_13_im[11] => Add2.IN2
dout_13_im[11] => Add3.IN14
dout_13_im[11] => Add3.IN15
dout_13_im[11] => Add6.IN1
dout_13_im[11] => Add6.IN2
dout_13_im[11] => Add7.IN14
dout_13_im[11] => Add7.IN15
dout_15_re[0] => Add2.IN26
dout_15_re[0] => Add4.IN26
dout_15_re[0] => Add3.IN13
dout_15_re[0] => Add5.IN13
dout_15_re[1] => Add2.IN25
dout_15_re[1] => Add4.IN25
dout_15_re[1] => Add3.IN12
dout_15_re[1] => Add5.IN12
dout_15_re[2] => Add2.IN24
dout_15_re[2] => Add4.IN24
dout_15_re[2] => Add3.IN11
dout_15_re[2] => Add5.IN11
dout_15_re[3] => Add2.IN23
dout_15_re[3] => Add4.IN23
dout_15_re[3] => Add3.IN10
dout_15_re[3] => Add5.IN10
dout_15_re[4] => Add2.IN22
dout_15_re[4] => Add4.IN22
dout_15_re[4] => Add3.IN9
dout_15_re[4] => Add5.IN9
dout_15_re[5] => Add2.IN21
dout_15_re[5] => Add4.IN21
dout_15_re[5] => Add3.IN8
dout_15_re[5] => Add5.IN8
dout_15_re[6] => Add2.IN20
dout_15_re[6] => Add4.IN20
dout_15_re[6] => Add3.IN7
dout_15_re[6] => Add5.IN7
dout_15_re[7] => Add2.IN19
dout_15_re[7] => Add4.IN19
dout_15_re[7] => Add3.IN6
dout_15_re[7] => Add5.IN6
dout_15_re[8] => Add2.IN18
dout_15_re[8] => Add4.IN18
dout_15_re[8] => Add3.IN5
dout_15_re[8] => Add5.IN5
dout_15_re[9] => Add2.IN17
dout_15_re[9] => Add4.IN17
dout_15_re[9] => Add3.IN4
dout_15_re[9] => Add5.IN4
dout_15_re[10] => Add2.IN16
dout_15_re[10] => Add4.IN16
dout_15_re[10] => Add3.IN3
dout_15_re[10] => Add5.IN3
dout_15_re[11] => Add2.IN14
dout_15_re[11] => Add2.IN15
dout_15_re[11] => Add4.IN14
dout_15_re[11] => Add4.IN15
dout_15_re[11] => Add3.IN1
dout_15_re[11] => Add3.IN2
dout_15_re[11] => Add5.IN1
dout_15_re[11] => Add5.IN2
dout_15_im[0] => Add0.IN26
dout_15_im[0] => Add6.IN26
dout_15_im[0] => Add1.IN13
dout_15_im[0] => Add7.IN13
dout_15_im[1] => Add0.IN25
dout_15_im[1] => Add6.IN25
dout_15_im[1] => Add1.IN12
dout_15_im[1] => Add7.IN12
dout_15_im[2] => Add0.IN24
dout_15_im[2] => Add6.IN24
dout_15_im[2] => Add1.IN11
dout_15_im[2] => Add7.IN11
dout_15_im[3] => Add0.IN23
dout_15_im[3] => Add6.IN23
dout_15_im[3] => Add1.IN10
dout_15_im[3] => Add7.IN10
dout_15_im[4] => Add0.IN22
dout_15_im[4] => Add6.IN22
dout_15_im[4] => Add1.IN9
dout_15_im[4] => Add7.IN9
dout_15_im[5] => Add0.IN21
dout_15_im[5] => Add6.IN21
dout_15_im[5] => Add1.IN8
dout_15_im[5] => Add7.IN8
dout_15_im[6] => Add0.IN20
dout_15_im[6] => Add6.IN20
dout_15_im[6] => Add1.IN7
dout_15_im[6] => Add7.IN7
dout_15_im[7] => Add0.IN19
dout_15_im[7] => Add6.IN19
dout_15_im[7] => Add1.IN6
dout_15_im[7] => Add7.IN6
dout_15_im[8] => Add0.IN18
dout_15_im[8] => Add6.IN18
dout_15_im[8] => Add1.IN5
dout_15_im[8] => Add7.IN5
dout_15_im[9] => Add0.IN17
dout_15_im[9] => Add6.IN17
dout_15_im[9] => Add1.IN4
dout_15_im[9] => Add7.IN4
dout_15_im[10] => Add0.IN16
dout_15_im[10] => Add6.IN16
dout_15_im[10] => Add1.IN3
dout_15_im[10] => Add7.IN3
dout_15_im[11] => Add0.IN14
dout_15_im[11] => Add0.IN15
dout_15_im[11] => Add6.IN14
dout_15_im[11] => Add6.IN15
dout_15_im[11] => Add1.IN1
dout_15_im[11] => Add1.IN2
dout_15_im[11] => Add7.IN1
dout_15_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_13_re_1[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re_1[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re_1[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re_1[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re_1[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re_1[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re_1[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re_1[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re_1[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re_1[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re_1[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_13_re_1[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_13_im_1[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_14_re[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_14_im[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_3 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_2_re[0] => Add0.IN13
dout_2_re[0] => Add1.IN26
dout_2_re[0] => Add4.IN13
dout_2_re[0] => Add5.IN26
dout_2_re[1] => Add0.IN12
dout_2_re[1] => Add1.IN25
dout_2_re[1] => Add4.IN12
dout_2_re[1] => Add5.IN25
dout_2_re[2] => Add0.IN11
dout_2_re[2] => Add1.IN24
dout_2_re[2] => Add4.IN11
dout_2_re[2] => Add5.IN24
dout_2_re[3] => Add0.IN10
dout_2_re[3] => Add1.IN23
dout_2_re[3] => Add4.IN10
dout_2_re[3] => Add5.IN23
dout_2_re[4] => Add0.IN9
dout_2_re[4] => Add1.IN22
dout_2_re[4] => Add4.IN9
dout_2_re[4] => Add5.IN22
dout_2_re[5] => Add0.IN8
dout_2_re[5] => Add1.IN21
dout_2_re[5] => Add4.IN8
dout_2_re[5] => Add5.IN21
dout_2_re[6] => Add0.IN7
dout_2_re[6] => Add1.IN20
dout_2_re[6] => Add4.IN7
dout_2_re[6] => Add5.IN20
dout_2_re[7] => Add0.IN6
dout_2_re[7] => Add1.IN19
dout_2_re[7] => Add4.IN6
dout_2_re[7] => Add5.IN19
dout_2_re[8] => Add0.IN5
dout_2_re[8] => Add1.IN18
dout_2_re[8] => Add4.IN5
dout_2_re[8] => Add5.IN18
dout_2_re[9] => Add0.IN4
dout_2_re[9] => Add1.IN17
dout_2_re[9] => Add4.IN4
dout_2_re[9] => Add5.IN17
dout_2_re[10] => Add0.IN3
dout_2_re[10] => Add1.IN16
dout_2_re[10] => Add4.IN3
dout_2_re[10] => Add5.IN16
dout_2_re[11] => Add0.IN1
dout_2_re[11] => Add0.IN2
dout_2_re[11] => Add1.IN14
dout_2_re[11] => Add1.IN15
dout_2_re[11] => Add4.IN1
dout_2_re[11] => Add4.IN2
dout_2_re[11] => Add5.IN14
dout_2_re[11] => Add5.IN15
dout_2_im[0] => Add2.IN13
dout_2_im[0] => Add3.IN26
dout_2_im[0] => Add6.IN13
dout_2_im[0] => Add7.IN26
dout_2_im[1] => Add2.IN12
dout_2_im[1] => Add3.IN25
dout_2_im[1] => Add6.IN12
dout_2_im[1] => Add7.IN25
dout_2_im[2] => Add2.IN11
dout_2_im[2] => Add3.IN24
dout_2_im[2] => Add6.IN11
dout_2_im[2] => Add7.IN24
dout_2_im[3] => Add2.IN10
dout_2_im[3] => Add3.IN23
dout_2_im[3] => Add6.IN10
dout_2_im[3] => Add7.IN23
dout_2_im[4] => Add2.IN9
dout_2_im[4] => Add3.IN22
dout_2_im[4] => Add6.IN9
dout_2_im[4] => Add7.IN22
dout_2_im[5] => Add2.IN8
dout_2_im[5] => Add3.IN21
dout_2_im[5] => Add6.IN8
dout_2_im[5] => Add7.IN21
dout_2_im[6] => Add2.IN7
dout_2_im[6] => Add3.IN20
dout_2_im[6] => Add6.IN7
dout_2_im[6] => Add7.IN20
dout_2_im[7] => Add2.IN6
dout_2_im[7] => Add3.IN19
dout_2_im[7] => Add6.IN6
dout_2_im[7] => Add7.IN19
dout_2_im[8] => Add2.IN5
dout_2_im[8] => Add3.IN18
dout_2_im[8] => Add6.IN5
dout_2_im[8] => Add7.IN18
dout_2_im[9] => Add2.IN4
dout_2_im[9] => Add3.IN17
dout_2_im[9] => Add6.IN4
dout_2_im[9] => Add7.IN17
dout_2_im[10] => Add2.IN3
dout_2_im[10] => Add3.IN16
dout_2_im[10] => Add6.IN3
dout_2_im[10] => Add7.IN16
dout_2_im[11] => Add2.IN1
dout_2_im[11] => Add2.IN2
dout_2_im[11] => Add3.IN14
dout_2_im[11] => Add3.IN15
dout_2_im[11] => Add6.IN1
dout_2_im[11] => Add6.IN2
dout_2_im[11] => Add7.IN14
dout_2_im[11] => Add7.IN15
dout_4_re[0] => Add2.IN26
dout_4_re[0] => Add4.IN26
dout_4_re[0] => Add3.IN13
dout_4_re[0] => Add5.IN13
dout_4_re[1] => Add2.IN25
dout_4_re[1] => Add4.IN25
dout_4_re[1] => Add3.IN12
dout_4_re[1] => Add5.IN12
dout_4_re[2] => Add2.IN24
dout_4_re[2] => Add4.IN24
dout_4_re[2] => Add3.IN11
dout_4_re[2] => Add5.IN11
dout_4_re[3] => Add2.IN23
dout_4_re[3] => Add4.IN23
dout_4_re[3] => Add3.IN10
dout_4_re[3] => Add5.IN10
dout_4_re[4] => Add2.IN22
dout_4_re[4] => Add4.IN22
dout_4_re[4] => Add3.IN9
dout_4_re[4] => Add5.IN9
dout_4_re[5] => Add2.IN21
dout_4_re[5] => Add4.IN21
dout_4_re[5] => Add3.IN8
dout_4_re[5] => Add5.IN8
dout_4_re[6] => Add2.IN20
dout_4_re[6] => Add4.IN20
dout_4_re[6] => Add3.IN7
dout_4_re[6] => Add5.IN7
dout_4_re[7] => Add2.IN19
dout_4_re[7] => Add4.IN19
dout_4_re[7] => Add3.IN6
dout_4_re[7] => Add5.IN6
dout_4_re[8] => Add2.IN18
dout_4_re[8] => Add4.IN18
dout_4_re[8] => Add3.IN5
dout_4_re[8] => Add5.IN5
dout_4_re[9] => Add2.IN17
dout_4_re[9] => Add4.IN17
dout_4_re[9] => Add3.IN4
dout_4_re[9] => Add5.IN4
dout_4_re[10] => Add2.IN16
dout_4_re[10] => Add4.IN16
dout_4_re[10] => Add3.IN3
dout_4_re[10] => Add5.IN3
dout_4_re[11] => Add2.IN14
dout_4_re[11] => Add2.IN15
dout_4_re[11] => Add4.IN14
dout_4_re[11] => Add4.IN15
dout_4_re[11] => Add3.IN1
dout_4_re[11] => Add3.IN2
dout_4_re[11] => Add5.IN1
dout_4_re[11] => Add5.IN2
dout_4_im[0] => Add0.IN26
dout_4_im[0] => Add6.IN26
dout_4_im[0] => Add1.IN13
dout_4_im[0] => Add7.IN13
dout_4_im[1] => Add0.IN25
dout_4_im[1] => Add6.IN25
dout_4_im[1] => Add1.IN12
dout_4_im[1] => Add7.IN12
dout_4_im[2] => Add0.IN24
dout_4_im[2] => Add6.IN24
dout_4_im[2] => Add1.IN11
dout_4_im[2] => Add7.IN11
dout_4_im[3] => Add0.IN23
dout_4_im[3] => Add6.IN23
dout_4_im[3] => Add1.IN10
dout_4_im[3] => Add7.IN10
dout_4_im[4] => Add0.IN22
dout_4_im[4] => Add6.IN22
dout_4_im[4] => Add1.IN9
dout_4_im[4] => Add7.IN9
dout_4_im[5] => Add0.IN21
dout_4_im[5] => Add6.IN21
dout_4_im[5] => Add1.IN8
dout_4_im[5] => Add7.IN8
dout_4_im[6] => Add0.IN20
dout_4_im[6] => Add6.IN20
dout_4_im[6] => Add1.IN7
dout_4_im[6] => Add7.IN7
dout_4_im[7] => Add0.IN19
dout_4_im[7] => Add6.IN19
dout_4_im[7] => Add1.IN6
dout_4_im[7] => Add7.IN6
dout_4_im[8] => Add0.IN18
dout_4_im[8] => Add6.IN18
dout_4_im[8] => Add1.IN5
dout_4_im[8] => Add7.IN5
dout_4_im[9] => Add0.IN17
dout_4_im[9] => Add6.IN17
dout_4_im[9] => Add1.IN4
dout_4_im[9] => Add7.IN4
dout_4_im[10] => Add0.IN16
dout_4_im[10] => Add6.IN16
dout_4_im[10] => Add1.IN3
dout_4_im[10] => Add7.IN3
dout_4_im[11] => Add0.IN14
dout_4_im[11] => Add0.IN15
dout_4_im[11] => Add6.IN14
dout_4_im[11] => Add6.IN15
dout_4_im[11] => Add1.IN1
dout_4_im[11] => Add1.IN2
dout_4_im[11] => Add7.IN1
dout_4_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_3_re[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_3_re[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_3_im[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_4_re_1[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_4_im_1[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_11 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_10_re[0] => Add0.IN13
dout_10_re[0] => Add1.IN26
dout_10_re[0] => Add4.IN13
dout_10_re[0] => Add5.IN26
dout_10_re[1] => Add0.IN12
dout_10_re[1] => Add1.IN25
dout_10_re[1] => Add4.IN12
dout_10_re[1] => Add5.IN25
dout_10_re[2] => Add0.IN11
dout_10_re[2] => Add1.IN24
dout_10_re[2] => Add4.IN11
dout_10_re[2] => Add5.IN24
dout_10_re[3] => Add0.IN10
dout_10_re[3] => Add1.IN23
dout_10_re[3] => Add4.IN10
dout_10_re[3] => Add5.IN23
dout_10_re[4] => Add0.IN9
dout_10_re[4] => Add1.IN22
dout_10_re[4] => Add4.IN9
dout_10_re[4] => Add5.IN22
dout_10_re[5] => Add0.IN8
dout_10_re[5] => Add1.IN21
dout_10_re[5] => Add4.IN8
dout_10_re[5] => Add5.IN21
dout_10_re[6] => Add0.IN7
dout_10_re[6] => Add1.IN20
dout_10_re[6] => Add4.IN7
dout_10_re[6] => Add5.IN20
dout_10_re[7] => Add0.IN6
dout_10_re[7] => Add1.IN19
dout_10_re[7] => Add4.IN6
dout_10_re[7] => Add5.IN19
dout_10_re[8] => Add0.IN5
dout_10_re[8] => Add1.IN18
dout_10_re[8] => Add4.IN5
dout_10_re[8] => Add5.IN18
dout_10_re[9] => Add0.IN4
dout_10_re[9] => Add1.IN17
dout_10_re[9] => Add4.IN4
dout_10_re[9] => Add5.IN17
dout_10_re[10] => Add0.IN3
dout_10_re[10] => Add1.IN16
dout_10_re[10] => Add4.IN3
dout_10_re[10] => Add5.IN16
dout_10_re[11] => Add0.IN1
dout_10_re[11] => Add0.IN2
dout_10_re[11] => Add1.IN14
dout_10_re[11] => Add1.IN15
dout_10_re[11] => Add4.IN1
dout_10_re[11] => Add4.IN2
dout_10_re[11] => Add5.IN14
dout_10_re[11] => Add5.IN15
dout_10_im[0] => Add2.IN13
dout_10_im[0] => Add3.IN26
dout_10_im[0] => Add6.IN13
dout_10_im[0] => Add7.IN26
dout_10_im[1] => Add2.IN12
dout_10_im[1] => Add3.IN25
dout_10_im[1] => Add6.IN12
dout_10_im[1] => Add7.IN25
dout_10_im[2] => Add2.IN11
dout_10_im[2] => Add3.IN24
dout_10_im[2] => Add6.IN11
dout_10_im[2] => Add7.IN24
dout_10_im[3] => Add2.IN10
dout_10_im[3] => Add3.IN23
dout_10_im[3] => Add6.IN10
dout_10_im[3] => Add7.IN23
dout_10_im[4] => Add2.IN9
dout_10_im[4] => Add3.IN22
dout_10_im[4] => Add6.IN9
dout_10_im[4] => Add7.IN22
dout_10_im[5] => Add2.IN8
dout_10_im[5] => Add3.IN21
dout_10_im[5] => Add6.IN8
dout_10_im[5] => Add7.IN21
dout_10_im[6] => Add2.IN7
dout_10_im[6] => Add3.IN20
dout_10_im[6] => Add6.IN7
dout_10_im[6] => Add7.IN20
dout_10_im[7] => Add2.IN6
dout_10_im[7] => Add3.IN19
dout_10_im[7] => Add6.IN6
dout_10_im[7] => Add7.IN19
dout_10_im[8] => Add2.IN5
dout_10_im[8] => Add3.IN18
dout_10_im[8] => Add6.IN5
dout_10_im[8] => Add7.IN18
dout_10_im[9] => Add2.IN4
dout_10_im[9] => Add3.IN17
dout_10_im[9] => Add6.IN4
dout_10_im[9] => Add7.IN17
dout_10_im[10] => Add2.IN3
dout_10_im[10] => Add3.IN16
dout_10_im[10] => Add6.IN3
dout_10_im[10] => Add7.IN16
dout_10_im[11] => Add2.IN1
dout_10_im[11] => Add2.IN2
dout_10_im[11] => Add3.IN14
dout_10_im[11] => Add3.IN15
dout_10_im[11] => Add6.IN1
dout_10_im[11] => Add6.IN2
dout_10_im[11] => Add7.IN14
dout_10_im[11] => Add7.IN15
dout_12_re[0] => Add2.IN26
dout_12_re[0] => Add4.IN26
dout_12_re[0] => Add3.IN13
dout_12_re[0] => Add5.IN13
dout_12_re[1] => Add2.IN25
dout_12_re[1] => Add4.IN25
dout_12_re[1] => Add3.IN12
dout_12_re[1] => Add5.IN12
dout_12_re[2] => Add2.IN24
dout_12_re[2] => Add4.IN24
dout_12_re[2] => Add3.IN11
dout_12_re[2] => Add5.IN11
dout_12_re[3] => Add2.IN23
dout_12_re[3] => Add4.IN23
dout_12_re[3] => Add3.IN10
dout_12_re[3] => Add5.IN10
dout_12_re[4] => Add2.IN22
dout_12_re[4] => Add4.IN22
dout_12_re[4] => Add3.IN9
dout_12_re[4] => Add5.IN9
dout_12_re[5] => Add2.IN21
dout_12_re[5] => Add4.IN21
dout_12_re[5] => Add3.IN8
dout_12_re[5] => Add5.IN8
dout_12_re[6] => Add2.IN20
dout_12_re[6] => Add4.IN20
dout_12_re[6] => Add3.IN7
dout_12_re[6] => Add5.IN7
dout_12_re[7] => Add2.IN19
dout_12_re[7] => Add4.IN19
dout_12_re[7] => Add3.IN6
dout_12_re[7] => Add5.IN6
dout_12_re[8] => Add2.IN18
dout_12_re[8] => Add4.IN18
dout_12_re[8] => Add3.IN5
dout_12_re[8] => Add5.IN5
dout_12_re[9] => Add2.IN17
dout_12_re[9] => Add4.IN17
dout_12_re[9] => Add3.IN4
dout_12_re[9] => Add5.IN4
dout_12_re[10] => Add2.IN16
dout_12_re[10] => Add4.IN16
dout_12_re[10] => Add3.IN3
dout_12_re[10] => Add5.IN3
dout_12_re[11] => Add2.IN14
dout_12_re[11] => Add2.IN15
dout_12_re[11] => Add4.IN14
dout_12_re[11] => Add4.IN15
dout_12_re[11] => Add3.IN1
dout_12_re[11] => Add3.IN2
dout_12_re[11] => Add5.IN1
dout_12_re[11] => Add5.IN2
dout_12_im[0] => Add0.IN26
dout_12_im[0] => Add6.IN26
dout_12_im[0] => Add1.IN13
dout_12_im[0] => Add7.IN13
dout_12_im[1] => Add0.IN25
dout_12_im[1] => Add6.IN25
dout_12_im[1] => Add1.IN12
dout_12_im[1] => Add7.IN12
dout_12_im[2] => Add0.IN24
dout_12_im[2] => Add6.IN24
dout_12_im[2] => Add1.IN11
dout_12_im[2] => Add7.IN11
dout_12_im[3] => Add0.IN23
dout_12_im[3] => Add6.IN23
dout_12_im[3] => Add1.IN10
dout_12_im[3] => Add7.IN10
dout_12_im[4] => Add0.IN22
dout_12_im[4] => Add6.IN22
dout_12_im[4] => Add1.IN9
dout_12_im[4] => Add7.IN9
dout_12_im[5] => Add0.IN21
dout_12_im[5] => Add6.IN21
dout_12_im[5] => Add1.IN8
dout_12_im[5] => Add7.IN8
dout_12_im[6] => Add0.IN20
dout_12_im[6] => Add6.IN20
dout_12_im[6] => Add1.IN7
dout_12_im[6] => Add7.IN7
dout_12_im[7] => Add0.IN19
dout_12_im[7] => Add6.IN19
dout_12_im[7] => Add1.IN6
dout_12_im[7] => Add7.IN6
dout_12_im[8] => Add0.IN18
dout_12_im[8] => Add6.IN18
dout_12_im[8] => Add1.IN5
dout_12_im[8] => Add7.IN5
dout_12_im[9] => Add0.IN17
dout_12_im[9] => Add6.IN17
dout_12_im[9] => Add1.IN4
dout_12_im[9] => Add7.IN4
dout_12_im[10] => Add0.IN16
dout_12_im[10] => Add6.IN16
dout_12_im[10] => Add1.IN3
dout_12_im[10] => Add7.IN3
dout_12_im[11] => Add0.IN14
dout_12_im[11] => Add0.IN15
dout_12_im[11] => Add6.IN14
dout_12_im[11] => Add6.IN15
dout_12_im[11] => Add1.IN1
dout_12_im[11] => Add1.IN2
dout_12_im[11] => Add7.IN1
dout_12_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_11_re[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_11_re[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_11_im[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_12_re_1[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_12_im_1[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_7 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_6_re[0] => Add0.IN13
dout_6_re[0] => Add1.IN26
dout_6_re[0] => Add4.IN13
dout_6_re[0] => Add5.IN26
dout_6_re[1] => Add0.IN12
dout_6_re[1] => Add1.IN25
dout_6_re[1] => Add4.IN12
dout_6_re[1] => Add5.IN25
dout_6_re[2] => Add0.IN11
dout_6_re[2] => Add1.IN24
dout_6_re[2] => Add4.IN11
dout_6_re[2] => Add5.IN24
dout_6_re[3] => Add0.IN10
dout_6_re[3] => Add1.IN23
dout_6_re[3] => Add4.IN10
dout_6_re[3] => Add5.IN23
dout_6_re[4] => Add0.IN9
dout_6_re[4] => Add1.IN22
dout_6_re[4] => Add4.IN9
dout_6_re[4] => Add5.IN22
dout_6_re[5] => Add0.IN8
dout_6_re[5] => Add1.IN21
dout_6_re[5] => Add4.IN8
dout_6_re[5] => Add5.IN21
dout_6_re[6] => Add0.IN7
dout_6_re[6] => Add1.IN20
dout_6_re[6] => Add4.IN7
dout_6_re[6] => Add5.IN20
dout_6_re[7] => Add0.IN6
dout_6_re[7] => Add1.IN19
dout_6_re[7] => Add4.IN6
dout_6_re[7] => Add5.IN19
dout_6_re[8] => Add0.IN5
dout_6_re[8] => Add1.IN18
dout_6_re[8] => Add4.IN5
dout_6_re[8] => Add5.IN18
dout_6_re[9] => Add0.IN4
dout_6_re[9] => Add1.IN17
dout_6_re[9] => Add4.IN4
dout_6_re[9] => Add5.IN17
dout_6_re[10] => Add0.IN3
dout_6_re[10] => Add1.IN16
dout_6_re[10] => Add4.IN3
dout_6_re[10] => Add5.IN16
dout_6_re[11] => Add0.IN1
dout_6_re[11] => Add0.IN2
dout_6_re[11] => Add1.IN14
dout_6_re[11] => Add1.IN15
dout_6_re[11] => Add4.IN1
dout_6_re[11] => Add4.IN2
dout_6_re[11] => Add5.IN14
dout_6_re[11] => Add5.IN15
dout_6_im[0] => Add2.IN13
dout_6_im[0] => Add3.IN26
dout_6_im[0] => Add6.IN13
dout_6_im[0] => Add7.IN26
dout_6_im[1] => Add2.IN12
dout_6_im[1] => Add3.IN25
dout_6_im[1] => Add6.IN12
dout_6_im[1] => Add7.IN25
dout_6_im[2] => Add2.IN11
dout_6_im[2] => Add3.IN24
dout_6_im[2] => Add6.IN11
dout_6_im[2] => Add7.IN24
dout_6_im[3] => Add2.IN10
dout_6_im[3] => Add3.IN23
dout_6_im[3] => Add6.IN10
dout_6_im[3] => Add7.IN23
dout_6_im[4] => Add2.IN9
dout_6_im[4] => Add3.IN22
dout_6_im[4] => Add6.IN9
dout_6_im[4] => Add7.IN22
dout_6_im[5] => Add2.IN8
dout_6_im[5] => Add3.IN21
dout_6_im[5] => Add6.IN8
dout_6_im[5] => Add7.IN21
dout_6_im[6] => Add2.IN7
dout_6_im[6] => Add3.IN20
dout_6_im[6] => Add6.IN7
dout_6_im[6] => Add7.IN20
dout_6_im[7] => Add2.IN6
dout_6_im[7] => Add3.IN19
dout_6_im[7] => Add6.IN6
dout_6_im[7] => Add7.IN19
dout_6_im[8] => Add2.IN5
dout_6_im[8] => Add3.IN18
dout_6_im[8] => Add6.IN5
dout_6_im[8] => Add7.IN18
dout_6_im[9] => Add2.IN4
dout_6_im[9] => Add3.IN17
dout_6_im[9] => Add6.IN4
dout_6_im[9] => Add7.IN17
dout_6_im[10] => Add2.IN3
dout_6_im[10] => Add3.IN16
dout_6_im[10] => Add6.IN3
dout_6_im[10] => Add7.IN16
dout_6_im[11] => Add2.IN1
dout_6_im[11] => Add2.IN2
dout_6_im[11] => Add3.IN14
dout_6_im[11] => Add3.IN15
dout_6_im[11] => Add6.IN1
dout_6_im[11] => Add6.IN2
dout_6_im[11] => Add7.IN14
dout_6_im[11] => Add7.IN15
dout_8_re[0] => Add2.IN26
dout_8_re[0] => Add4.IN26
dout_8_re[0] => Add3.IN13
dout_8_re[0] => Add5.IN13
dout_8_re[1] => Add2.IN25
dout_8_re[1] => Add4.IN25
dout_8_re[1] => Add3.IN12
dout_8_re[1] => Add5.IN12
dout_8_re[2] => Add2.IN24
dout_8_re[2] => Add4.IN24
dout_8_re[2] => Add3.IN11
dout_8_re[2] => Add5.IN11
dout_8_re[3] => Add2.IN23
dout_8_re[3] => Add4.IN23
dout_8_re[3] => Add3.IN10
dout_8_re[3] => Add5.IN10
dout_8_re[4] => Add2.IN22
dout_8_re[4] => Add4.IN22
dout_8_re[4] => Add3.IN9
dout_8_re[4] => Add5.IN9
dout_8_re[5] => Add2.IN21
dout_8_re[5] => Add4.IN21
dout_8_re[5] => Add3.IN8
dout_8_re[5] => Add5.IN8
dout_8_re[6] => Add2.IN20
dout_8_re[6] => Add4.IN20
dout_8_re[6] => Add3.IN7
dout_8_re[6] => Add5.IN7
dout_8_re[7] => Add2.IN19
dout_8_re[7] => Add4.IN19
dout_8_re[7] => Add3.IN6
dout_8_re[7] => Add5.IN6
dout_8_re[8] => Add2.IN18
dout_8_re[8] => Add4.IN18
dout_8_re[8] => Add3.IN5
dout_8_re[8] => Add5.IN5
dout_8_re[9] => Add2.IN17
dout_8_re[9] => Add4.IN17
dout_8_re[9] => Add3.IN4
dout_8_re[9] => Add5.IN4
dout_8_re[10] => Add2.IN16
dout_8_re[10] => Add4.IN16
dout_8_re[10] => Add3.IN3
dout_8_re[10] => Add5.IN3
dout_8_re[11] => Add2.IN14
dout_8_re[11] => Add2.IN15
dout_8_re[11] => Add4.IN14
dout_8_re[11] => Add4.IN15
dout_8_re[11] => Add3.IN1
dout_8_re[11] => Add3.IN2
dout_8_re[11] => Add5.IN1
dout_8_re[11] => Add5.IN2
dout_8_im[0] => Add0.IN26
dout_8_im[0] => Add6.IN26
dout_8_im[0] => Add1.IN13
dout_8_im[0] => Add7.IN13
dout_8_im[1] => Add0.IN25
dout_8_im[1] => Add6.IN25
dout_8_im[1] => Add1.IN12
dout_8_im[1] => Add7.IN12
dout_8_im[2] => Add0.IN24
dout_8_im[2] => Add6.IN24
dout_8_im[2] => Add1.IN11
dout_8_im[2] => Add7.IN11
dout_8_im[3] => Add0.IN23
dout_8_im[3] => Add6.IN23
dout_8_im[3] => Add1.IN10
dout_8_im[3] => Add7.IN10
dout_8_im[4] => Add0.IN22
dout_8_im[4] => Add6.IN22
dout_8_im[4] => Add1.IN9
dout_8_im[4] => Add7.IN9
dout_8_im[5] => Add0.IN21
dout_8_im[5] => Add6.IN21
dout_8_im[5] => Add1.IN8
dout_8_im[5] => Add7.IN8
dout_8_im[6] => Add0.IN20
dout_8_im[6] => Add6.IN20
dout_8_im[6] => Add1.IN7
dout_8_im[6] => Add7.IN7
dout_8_im[7] => Add0.IN19
dout_8_im[7] => Add6.IN19
dout_8_im[7] => Add1.IN6
dout_8_im[7] => Add7.IN6
dout_8_im[8] => Add0.IN18
dout_8_im[8] => Add6.IN18
dout_8_im[8] => Add1.IN5
dout_8_im[8] => Add7.IN5
dout_8_im[9] => Add0.IN17
dout_8_im[9] => Add6.IN17
dout_8_im[9] => Add1.IN4
dout_8_im[9] => Add7.IN4
dout_8_im[10] => Add0.IN16
dout_8_im[10] => Add6.IN16
dout_8_im[10] => Add1.IN3
dout_8_im[10] => Add7.IN3
dout_8_im[11] => Add0.IN14
dout_8_im[11] => Add0.IN15
dout_8_im[11] => Add6.IN14
dout_8_im[11] => Add6.IN15
dout_8_im[11] => Add1.IN1
dout_8_im[11] => Add1.IN2
dout_8_im[11] => Add7.IN1
dout_8_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_7_re[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_7_re[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_7_im[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_8_re_1[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_8_im_1[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


|max_frequency_top|max_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15
clk => Radix22ButterflyG2_NF_btf2_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf2_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_im_reg[12].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[1].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[2].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[3].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[4].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[5].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[6].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[7].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[8].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[9].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[10].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[11].CLK
clk => Radix22ButterflyG2_NF_btf1_re_reg[12].CLK
clk => Radix22ButterflyG2_NF_din_vld_dly.CLK
reset => Radix22ButterflyG2_NF_btf2_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf2_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_im_reg[12].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[1].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[2].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[3].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[4].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[5].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[6].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[7].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[8].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[9].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[10].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[11].ACLR
reset => Radix22ButterflyG2_NF_btf1_re_reg[12].ACLR
reset => Radix22ButterflyG2_NF_din_vld_dly.ACLR
enb_1_16_0 => Radix22ButterflyG2_NF_din_vld_dly.ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf1_im_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_re_reg[1].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[12].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[11].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[10].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[9].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[8].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[7].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[6].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[5].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[4].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[3].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[2].ENA
enb_1_16_0 => Radix22ButterflyG2_NF_btf2_im_reg[1].ENA
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[12].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[11].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[10].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[9].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[8].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[7].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[6].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[5].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[4].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[3].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[2].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_re_reg_next[1].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[12].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[11].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[10].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[9].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[8].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[7].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[6].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[5].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[4].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[3].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[2].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_re_reg_next[1].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[12].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[11].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[10].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[9].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[8].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[7].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[6].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[5].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[4].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[3].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[2].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf2_im_reg_next[1].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[12].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[11].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[10].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[9].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[8].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[7].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[6].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[5].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[4].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[3].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[2].OUTPUTSELECT
rotate_15 => Radix22ButterflyG2_NF_btf1_im_reg_next[1].OUTPUTSELECT
dout_14_re[0] => Add0.IN13
dout_14_re[0] => Add1.IN26
dout_14_re[0] => Add4.IN13
dout_14_re[0] => Add5.IN26
dout_14_re[1] => Add0.IN12
dout_14_re[1] => Add1.IN25
dout_14_re[1] => Add4.IN12
dout_14_re[1] => Add5.IN25
dout_14_re[2] => Add0.IN11
dout_14_re[2] => Add1.IN24
dout_14_re[2] => Add4.IN11
dout_14_re[2] => Add5.IN24
dout_14_re[3] => Add0.IN10
dout_14_re[3] => Add1.IN23
dout_14_re[3] => Add4.IN10
dout_14_re[3] => Add5.IN23
dout_14_re[4] => Add0.IN9
dout_14_re[4] => Add1.IN22
dout_14_re[4] => Add4.IN9
dout_14_re[4] => Add5.IN22
dout_14_re[5] => Add0.IN8
dout_14_re[5] => Add1.IN21
dout_14_re[5] => Add4.IN8
dout_14_re[5] => Add5.IN21
dout_14_re[6] => Add0.IN7
dout_14_re[6] => Add1.IN20
dout_14_re[6] => Add4.IN7
dout_14_re[6] => Add5.IN20
dout_14_re[7] => Add0.IN6
dout_14_re[7] => Add1.IN19
dout_14_re[7] => Add4.IN6
dout_14_re[7] => Add5.IN19
dout_14_re[8] => Add0.IN5
dout_14_re[8] => Add1.IN18
dout_14_re[8] => Add4.IN5
dout_14_re[8] => Add5.IN18
dout_14_re[9] => Add0.IN4
dout_14_re[9] => Add1.IN17
dout_14_re[9] => Add4.IN4
dout_14_re[9] => Add5.IN17
dout_14_re[10] => Add0.IN3
dout_14_re[10] => Add1.IN16
dout_14_re[10] => Add4.IN3
dout_14_re[10] => Add5.IN16
dout_14_re[11] => Add0.IN1
dout_14_re[11] => Add0.IN2
dout_14_re[11] => Add1.IN14
dout_14_re[11] => Add1.IN15
dout_14_re[11] => Add4.IN1
dout_14_re[11] => Add4.IN2
dout_14_re[11] => Add5.IN14
dout_14_re[11] => Add5.IN15
dout_14_im[0] => Add2.IN13
dout_14_im[0] => Add3.IN26
dout_14_im[0] => Add6.IN13
dout_14_im[0] => Add7.IN26
dout_14_im[1] => Add2.IN12
dout_14_im[1] => Add3.IN25
dout_14_im[1] => Add6.IN12
dout_14_im[1] => Add7.IN25
dout_14_im[2] => Add2.IN11
dout_14_im[2] => Add3.IN24
dout_14_im[2] => Add6.IN11
dout_14_im[2] => Add7.IN24
dout_14_im[3] => Add2.IN10
dout_14_im[3] => Add3.IN23
dout_14_im[3] => Add6.IN10
dout_14_im[3] => Add7.IN23
dout_14_im[4] => Add2.IN9
dout_14_im[4] => Add3.IN22
dout_14_im[4] => Add6.IN9
dout_14_im[4] => Add7.IN22
dout_14_im[5] => Add2.IN8
dout_14_im[5] => Add3.IN21
dout_14_im[5] => Add6.IN8
dout_14_im[5] => Add7.IN21
dout_14_im[6] => Add2.IN7
dout_14_im[6] => Add3.IN20
dout_14_im[6] => Add6.IN7
dout_14_im[6] => Add7.IN20
dout_14_im[7] => Add2.IN6
dout_14_im[7] => Add3.IN19
dout_14_im[7] => Add6.IN6
dout_14_im[7] => Add7.IN19
dout_14_im[8] => Add2.IN5
dout_14_im[8] => Add3.IN18
dout_14_im[8] => Add6.IN5
dout_14_im[8] => Add7.IN18
dout_14_im[9] => Add2.IN4
dout_14_im[9] => Add3.IN17
dout_14_im[9] => Add6.IN4
dout_14_im[9] => Add7.IN17
dout_14_im[10] => Add2.IN3
dout_14_im[10] => Add3.IN16
dout_14_im[10] => Add6.IN3
dout_14_im[10] => Add7.IN16
dout_14_im[11] => Add2.IN1
dout_14_im[11] => Add2.IN2
dout_14_im[11] => Add3.IN14
dout_14_im[11] => Add3.IN15
dout_14_im[11] => Add6.IN1
dout_14_im[11] => Add6.IN2
dout_14_im[11] => Add7.IN14
dout_14_im[11] => Add7.IN15
dout_16_re[0] => Add2.IN26
dout_16_re[0] => Add4.IN26
dout_16_re[0] => Add3.IN13
dout_16_re[0] => Add5.IN13
dout_16_re[1] => Add2.IN25
dout_16_re[1] => Add4.IN25
dout_16_re[1] => Add3.IN12
dout_16_re[1] => Add5.IN12
dout_16_re[2] => Add2.IN24
dout_16_re[2] => Add4.IN24
dout_16_re[2] => Add3.IN11
dout_16_re[2] => Add5.IN11
dout_16_re[3] => Add2.IN23
dout_16_re[3] => Add4.IN23
dout_16_re[3] => Add3.IN10
dout_16_re[3] => Add5.IN10
dout_16_re[4] => Add2.IN22
dout_16_re[4] => Add4.IN22
dout_16_re[4] => Add3.IN9
dout_16_re[4] => Add5.IN9
dout_16_re[5] => Add2.IN21
dout_16_re[5] => Add4.IN21
dout_16_re[5] => Add3.IN8
dout_16_re[5] => Add5.IN8
dout_16_re[6] => Add2.IN20
dout_16_re[6] => Add4.IN20
dout_16_re[6] => Add3.IN7
dout_16_re[6] => Add5.IN7
dout_16_re[7] => Add2.IN19
dout_16_re[7] => Add4.IN19
dout_16_re[7] => Add3.IN6
dout_16_re[7] => Add5.IN6
dout_16_re[8] => Add2.IN18
dout_16_re[8] => Add4.IN18
dout_16_re[8] => Add3.IN5
dout_16_re[8] => Add5.IN5
dout_16_re[9] => Add2.IN17
dout_16_re[9] => Add4.IN17
dout_16_re[9] => Add3.IN4
dout_16_re[9] => Add5.IN4
dout_16_re[10] => Add2.IN16
dout_16_re[10] => Add4.IN16
dout_16_re[10] => Add3.IN3
dout_16_re[10] => Add5.IN3
dout_16_re[11] => Add2.IN14
dout_16_re[11] => Add2.IN15
dout_16_re[11] => Add4.IN14
dout_16_re[11] => Add4.IN15
dout_16_re[11] => Add3.IN1
dout_16_re[11] => Add3.IN2
dout_16_re[11] => Add5.IN1
dout_16_re[11] => Add5.IN2
dout_16_im[0] => Add0.IN26
dout_16_im[0] => Add6.IN26
dout_16_im[0] => Add1.IN13
dout_16_im[0] => Add7.IN13
dout_16_im[1] => Add0.IN25
dout_16_im[1] => Add6.IN25
dout_16_im[1] => Add1.IN12
dout_16_im[1] => Add7.IN12
dout_16_im[2] => Add0.IN24
dout_16_im[2] => Add6.IN24
dout_16_im[2] => Add1.IN11
dout_16_im[2] => Add7.IN11
dout_16_im[3] => Add0.IN23
dout_16_im[3] => Add6.IN23
dout_16_im[3] => Add1.IN10
dout_16_im[3] => Add7.IN10
dout_16_im[4] => Add0.IN22
dout_16_im[4] => Add6.IN22
dout_16_im[4] => Add1.IN9
dout_16_im[4] => Add7.IN9
dout_16_im[5] => Add0.IN21
dout_16_im[5] => Add6.IN21
dout_16_im[5] => Add1.IN8
dout_16_im[5] => Add7.IN8
dout_16_im[6] => Add0.IN20
dout_16_im[6] => Add6.IN20
dout_16_im[6] => Add1.IN7
dout_16_im[6] => Add7.IN7
dout_16_im[7] => Add0.IN19
dout_16_im[7] => Add6.IN19
dout_16_im[7] => Add1.IN6
dout_16_im[7] => Add7.IN6
dout_16_im[8] => Add0.IN18
dout_16_im[8] => Add6.IN18
dout_16_im[8] => Add1.IN5
dout_16_im[8] => Add7.IN5
dout_16_im[9] => Add0.IN17
dout_16_im[9] => Add6.IN17
dout_16_im[9] => Add1.IN4
dout_16_im[9] => Add7.IN4
dout_16_im[10] => Add0.IN16
dout_16_im[10] => Add6.IN16
dout_16_im[10] => Add1.IN3
dout_16_im[10] => Add7.IN3
dout_16_im[11] => Add0.IN14
dout_16_im[11] => Add0.IN15
dout_16_im[11] => Add6.IN14
dout_16_im[11] => Add6.IN15
dout_16_im[11] => Add1.IN1
dout_16_im[11] => Add1.IN2
dout_16_im[11] => Add7.IN1
dout_16_im[11] => Add7.IN2
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_re_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf2_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_btf1_im_reg_next.OUTPUTSELECT
dout_1_vld => Radix22ButterflyG2_NF_din_vld_dly.DATAIN
softReset => ~NO_FANOUT~
dout_15_re[0] <= Radix22ButterflyG2_NF_btf1_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[1] <= Radix22ButterflyG2_NF_btf1_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[2] <= Radix22ButterflyG2_NF_btf1_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[3] <= Radix22ButterflyG2_NF_btf1_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[4] <= Radix22ButterflyG2_NF_btf1_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[5] <= Radix22ButterflyG2_NF_btf1_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[6] <= Radix22ButterflyG2_NF_btf1_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[7] <= Radix22ButterflyG2_NF_btf1_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[8] <= Radix22ButterflyG2_NF_btf1_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[9] <= Radix22ButterflyG2_NF_btf1_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[10] <= Radix22ButterflyG2_NF_btf1_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_15_re[11] <= Radix22ButterflyG2_NF_btf1_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[0] <= Radix22ButterflyG2_NF_btf1_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[1] <= Radix22ButterflyG2_NF_btf1_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[2] <= Radix22ButterflyG2_NF_btf1_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[3] <= Radix22ButterflyG2_NF_btf1_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[4] <= Radix22ButterflyG2_NF_btf1_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[5] <= Radix22ButterflyG2_NF_btf1_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[6] <= Radix22ButterflyG2_NF_btf1_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[7] <= Radix22ButterflyG2_NF_btf1_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[8] <= Radix22ButterflyG2_NF_btf1_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[9] <= Radix22ButterflyG2_NF_btf1_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[10] <= Radix22ButterflyG2_NF_btf1_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_15_im[11] <= Radix22ButterflyG2_NF_btf1_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[0] <= Radix22ButterflyG2_NF_btf2_re_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[1] <= Radix22ButterflyG2_NF_btf2_re_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[2] <= Radix22ButterflyG2_NF_btf2_re_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[3] <= Radix22ButterflyG2_NF_btf2_re_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[4] <= Radix22ButterflyG2_NF_btf2_re_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[5] <= Radix22ButterflyG2_NF_btf2_re_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[6] <= Radix22ButterflyG2_NF_btf2_re_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[7] <= Radix22ButterflyG2_NF_btf2_re_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[8] <= Radix22ButterflyG2_NF_btf2_re_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[9] <= Radix22ButterflyG2_NF_btf2_re_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[10] <= Radix22ButterflyG2_NF_btf2_re_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_16_re_1[11] <= Radix22ButterflyG2_NF_btf2_re_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[0] <= Radix22ButterflyG2_NF_btf2_im_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[1] <= Radix22ButterflyG2_NF_btf2_im_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[2] <= Radix22ButterflyG2_NF_btf2_im_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[3] <= Radix22ButterflyG2_NF_btf2_im_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[4] <= Radix22ButterflyG2_NF_btf2_im_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[5] <= Radix22ButterflyG2_NF_btf2_im_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[6] <= Radix22ButterflyG2_NF_btf2_im_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[7] <= Radix22ButterflyG2_NF_btf2_im_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[8] <= Radix22ButterflyG2_NF_btf2_im_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[9] <= Radix22ButterflyG2_NF_btf2_im_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[10] <= Radix22ButterflyG2_NF_btf2_im_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout_16_im_1[11] <= Radix22ButterflyG2_NF_btf2_im_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout_4_vld <= Radix22ButterflyG2_NF_din_vld_dly.DB_MAX_OUTPUT_PORT_TYPE


