====================================================================================================
Lint Check Report
Questa Lint  Version 2021.1 4558100 win64 28-Jan-2021

Timestamp            : Thu Jul 17 01:01:45 2025
Description          : Report for referring checks count, check violations details, and  design information
Design               : sle
Database             : D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/Linting/lint.db
Design Quality Score : 99.1%

Sections:
   Section 1 : Check Summary
   Section 2 : Check Details
   Section 3 : Design Information
====================================================================================================


====================================================================================================
Section 1 : Check Summary
====================================================================================================
-------------
| Error (0) |
-------------

---------------
| Warning (1) |
---------------
  reset_set_non_const_assign              : 1

------------
| Info (1) |
------------
  multi_ports_in_single_line              : 1

----------------
| Resolved (0) |
----------------


====================================================================================================
Section 2 : Check Details
====================================================================================================
-------------
| Error (0) |
-------------


---------------
| Warning (1) |
---------------

Check: reset_set_non_const_assign [Category: Reset] (1)
       [Message: Signal is assigned non-constant value under set/reset condition. Signal '<signal>', Module '<module>', File '<file>', Line '<line>'.]
-------------------------------------------------------------------------------------------------------------------------------------------------------
reset_set_non_const_assign: [uninspected] Signal is assigned non-constant value under set/reset condition. Signal 'Qff', Module 'sle', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/SLE.v', Line '25'. [RTL ID:e836b815_00200]



------------
| Info (1) |
------------

Check: multi_ports_in_single_line [Category: Rtl Design Style] (1)
       [Message: Multiple ports are declared in one line. Module '<module>', File '<file>', Line '<line>'.]
------------------------------------------------------------------------------------------------------------
multi_ports_in_single_line: [uninspected] Multiple ports are declared in one line. Module 'sle', File 'D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/SLE.v', Line '2'.



----------------
| Resolved (0) |
----------------



====================================================================================================
Section 3 : Design Information
====================================================================================================
-----------
| Summary |
-----------
  Register Bits                           : 1
  Latch Bits                              : 1
  User-specified Blackboxes               : 0
  Inferred Blackboxes                     : 0
  Empty Modules                           : 0
  Unresolved Modules                      : 0
  Hierarchical IPs                        : 0

