Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Sep  2 13:36:47 2020
| Host         : pc running 64-bit Ubuntu 19.10
| Command      : report_drc -file factor_drc_routed.rpt -pb factor_drc_routed.pb -rpx factor_drc_routed.rpx
| Design       : factor
| Device       : xc7a100tfgg676-2
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 12
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 9          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| RPBF-3      | Warning  | IO port buffering is incomplete                             | 1          |
| RTSTAT-10   | Warning  | No routable loads                                           | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net mac_inst/fifo_apo_inst_i_1_n_0 is a gated clock net sourced by a combinational pin mac_inst/fifo_apo_inst_i_1/O, cell mac_inst/fifo_apo_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT mac_inst/fifo_apo_inst_i_1 is driving clock pin of 73 cells. This could lead to large hold time violations. Involved cells are:
mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6] (the first 15 of 73 listed)
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port PHY_MDIO expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
11 net(s) have no routable loads. The problem bus(es) and/or net(s) are mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2:0].
Related violations: <none>


