{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555028386775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555028386777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 03:19:46 2019 " "Processing started: Fri Apr 12 03:19:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555028386777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555028386777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555028386777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1555028387157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file R0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r0-SYN " "Found design unit 1: r0-SYN" {  } { { "R0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028387917 ""} { "Info" "ISGN_ENTITY_NAME" "1 R0 " "Found entity 1: R0" {  } { { "R0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028387917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028387917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file R1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r1-SYN " "Found design unit 1: r1-SYN" {  } { { "R1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028387919 ""} { "Info" "ISGN_ENTITY_NAME" "1 R1 " "Found entity 1: R1" {  } { { "R1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028387919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028387919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file R2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2-SYN " "Found design unit 1: r2-SYN" {  } { { "R2.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028387921 ""} { "Info" "ISGN_ENTITY_NAME" "1 R2 " "Found entity 1: R2" {  } { { "R2.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028387921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028387921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file R3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r3-SYN " "Found design unit 1: r3-SYN" {  } { { "R3.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028387923 ""} { "Info" "ISGN_ENTITY_NAME" "1 R3 " "Found entity 1: R3" {  } { { "R3.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/R3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028387923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028387923 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DEUARC_BUSYSTEM.bdf 1 1 " "Using design file DEUARC_BUSYSTEM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEUARC_BUSYSTEM " "Found entity 1: DEUARC_BUSYSTEM" {  } { { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028388070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DEUARC_BUSYSTEM " "Elaborating entity \"DEUARC_BUSYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555028388075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "OUTR.tdf 1 1 " "Using design file OUTR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OUTR " "Found entity 1: OUTR" {  } { { "OUTR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/OUTR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388091 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028388091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUTR OUTR:inst14 " "Elaborating entity \"OUTR\" for hierarchy \"OUTR:inst14\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst14" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 616 776 920 776 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter OUTR:inst14\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"OUTR:inst14\|lpm_counter:LPM_COUNTER_component\"" {  } { { "OUTR.tdf" "LPM_COUNTER_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/OUTR.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OUTR:inst14\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"OUTR:inst14\|lpm_counter:LPM_COUNTER_component\"" {  } { { "OUTR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/OUTR.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028388183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OUTR:inst14\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"OUTR:inst14\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388184 ""}  } { { "OUTR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/OUTR.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028388184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqj " "Found entity 1: cntr_pqj" {  } { { "db/cntr_pqj.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/cntr_pqj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028388284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pqj OUTR:inst14\|lpm_counter:LPM_COUNTER_component\|cntr_pqj:auto_generated " "Elaborating entity \"cntr_pqj\" for hierarchy \"OUTR:inst14\|lpm_counter:LPM_COUNTER_component\|cntr_pqj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "CLR.tdf 1 1 " "Using design file CLR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLR " "Found entity 1: CLR" {  } { { "CLR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/CLR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028388295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLR CLR:inst2 " "Elaborating entity \"CLR\" for hierarchy \"CLR:inst2\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst2" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 368 -280 -152 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode CLR:inst2\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"CLR:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "CLR.tdf" "LPM_DECODE_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/CLR.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLR:inst2\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"CLR:inst2\|lpm_decode:LPM_DECODE_component\"" {  } { { "CLR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/CLR.tdf" 54 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028388311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLR:inst2\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"CLR:inst2\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388311 ""}  } { { "CLR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/CLR.tdf" 54 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028388311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lbf " "Found entity 1: decode_lbf" {  } { { "db/decode_lbf.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/decode_lbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028388399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lbf CLR:inst2\|lpm_decode:LPM_DECODE_component\|decode_lbf:auto_generated " "Elaborating entity \"decode_lbf\" for hierarchy \"CLR:inst2\|lpm_decode:LPM_DECODE_component\|decode_lbf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "load.tdf 1 1 " "Using design file load.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 load " "Found entity 1: load" {  } { { "load.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/load.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388408 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028388408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load load:inst " "Elaborating entity \"load\" for hierarchy \"load:inst\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -80 -280 -152 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode load:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"load:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "load.tdf" "LPM_DECODE_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/load.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"load:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "load.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/load.tdf" 55 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028388415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"load:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388415 ""}  } { { "load.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/load.tdf" 55 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028388415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "INR.tdf 1 1 " "Using design file INR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 INR " "Found entity 1: INR" {  } { { "INR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/INR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028388422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INR INR:inst1 " "Elaborating entity \"INR\" for hierarchy \"INR:inst1\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst1" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 144 -280 -152 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388423 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BUS.tdf 1 1 " "Using design file BUS.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/BUS.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028388434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS BUS:inst9 " "Elaborating entity \"BUS\" for hierarchy \"BUS:inst9\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst9" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 56 1320 1464 200 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUS:inst9\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"BUS:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "BUS.tdf" "LPM_MUX_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/BUS.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUS:inst9\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"BUS:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "BUS.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/BUS.tdf" 53 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028388452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUS:inst9\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"BUS:inst9\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 6 " "Parameter \"LPM_SIZE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388452 ""}  } { { "BUS.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/BUS.tdf" 53 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028388452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7qc " "Found entity 1: mux_7qc" {  } { { "db/mux_7qc.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/mux_7qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028388527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7qc BUS:inst9\|lpm_mux:LPM_MUX_component\|mux_7qc:auto_generated " "Elaborating entity \"mux_7qc\" for hierarchy \"BUS:inst9\|lpm_mux:LPM_MUX_component\|mux_7qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "RAM.tdf 1 1 " "Using design file RAM.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/RAM.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388536 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028388536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst6 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst6\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst6" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -448 744 960 -320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM.tdf" "altsyncram_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/RAM.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "RAM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/RAM.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone III " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE DataMemory.hex " "Parameter \"INIT_FILE\" = \"DataMemory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388603 ""}  } { { "RAM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/RAM.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028388603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfi1 " "Found entity 1: altsyncram_dfi1" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_dfi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028388682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dfi1 RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated " "Elaborating entity \"altsyncram_dfi1\" for hierarchy \"RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388683 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "DataMemory.hex " "Byte addressed memory initialization file \"DataMemory.hex\" was read in the word-addressed format" {  } { { "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DataMemory.hex" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DataMemory.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1555028388692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "AR.tdf 1 1 " "Using design file AR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "AR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/AR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028388708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR AR:inst3 " "Elaborating entity \"AR\" for hierarchy \"AR:inst3\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst3" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 328 232 376 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter AR:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"AR:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "AR.tdf" "LPM_COUNTER_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/AR.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AR:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"AR:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "AR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/AR.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028388716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AR:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"AR:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388716 ""}  } { { "AR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/AR.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028388716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqj " "Found entity 1: cntr_qqj" {  } { { "db/cntr_qqj.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/cntr_qqj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028388823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qqj AR:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_qqj:auto_generated " "Elaborating entity \"cntr_qqj\" for hierarchy \"AR:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_qqj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388825 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IR.tdf 1 1 " "Using design file IR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/IR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028388835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst5 " "Elaborating entity \"IR\" for hierarchy \"IR:inst5\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst5" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 168 232 376 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter IR:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"IR:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "IR.tdf" "LPM_COUNTER_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/IR.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IR:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"IR:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "IR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/IR.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028388849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IR:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"IR:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388849 ""}  } { { "IR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/IR.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028388849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jdj " "Found entity 1: cntr_jdj" {  } { { "db/cntr_jdj.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/cntr_jdj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028388954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jdj IR:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_jdj:auto_generated " "Elaborating entity \"cntr_jdj\" for hierarchy \"IR:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_jdj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388955 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ROM.tdf 1 1 " "Using design file ROM.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028388963 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028388963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst7 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst7\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst7" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst7\|altsyncram:altsyncram_component\"" {  } { { "ROM.tdf" "altsyncram_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst7\|altsyncram:altsyncram_component\"" {  } { { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone III " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE CodeMemory.hex " "Parameter \"INIT_FILE\" = \"CodeMemory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028388974 ""}  } { { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555028388974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8a1 " "Found entity 1: altsyncram_c8a1" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028389058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555028389058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8a1 ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated " "Elaborating entity \"altsyncram_c8a1\" for hierarchy \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028389059 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PC.tdf 1 1 " "Using design file PC.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/PC.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028389067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028389067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst4 " "Elaborating entity \"PC\" for hierarchy \"PC:inst4\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst4" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -8 232 376 152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028389068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0 R0:inst8 " "Elaborating entity \"R0\" for hierarchy \"R0:inst8\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst8" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -264 776 920 -104 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028389077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R1 R1:inst10 " "Elaborating entity \"R1\" for hierarchy \"R1:inst10\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst10" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -88 776 920 72 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028389085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R2 R2:inst11 " "Elaborating entity \"R2\" for hierarchy \"R2:inst11\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst11" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 88 776 920 248 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028389093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R3 R3:inst12 " "Elaborating entity \"R3\" for hierarchy \"R3:inst12\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst12" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 264 776 920 424 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028389101 ""}
{ "Warning" "WSGN_SEARCH_FILE" "INPR.tdf 1 1 " "Using design file INPR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 INPR " "Found entity 1: INPR" {  } { { "INPR.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/INPR.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555028389114 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555028389114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPR INPR:inst13 " "Elaborating entity \"INPR\" for hierarchy \"INPR:inst13\"" {  } { { "DEUARC_BUSYSTEM.bdf" "inst13" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 440 776 920 600 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555028389115 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028389287 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028389287 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028389287 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028389287 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028389287 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM:inst7\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "/root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf" 49 2 0 } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -440 208 424 -312 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028389287 "|DEUARC_BUSYSTEM|ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1555028389287 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1555028389287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1555028390504 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1555028390800 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555028391070 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555028391070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555028391229 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555028391229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555028391229 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1555028391229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555028391229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555028391260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 03:19:51 2019 " "Processing ended: Fri Apr 12 03:19:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555028391260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555028391260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555028391260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555028391260 ""}
