{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460466398093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460466398096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 10:06:37 2016 " "Processing started: Tue Apr 12 10:06:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460466398096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460466398096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460466398096 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398729 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398739 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398769 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466398779 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1460466399226 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1460466400128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb/usb_inc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file usb/usb_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_inc " "Found design unit 1: usb_inc" {  } { { "usb/usb_inc.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/usb_inc.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400820 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 usb_inc-body " "Found design unit 2: usb_inc-body" {  } { { "usb/usb_inc.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/usb_inc.vhd" 190 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460466400820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb/isp_inc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file usb/isp_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isp_inc " "Found design unit 1: isp_inc" {  } { { "usb/isp_inc.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/isp_inc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460466400831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb/hal.vhd 3 1 " "Found 3 design units, including 1 entities, in source file usb/hal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isp_hal " "Found design unit 1: isp_hal" {  } { { "usb/hal.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/hal.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hal-handler " "Found design unit 2: hal-handler" {  } { { "usb/hal.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/hal.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400844 ""} { "Info" "ISGN_ENTITY_NAME" "1 hal " "Found entity 1: hal" {  } { { "usb/hal.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/hal.vhd" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460466400844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb/drv.vhd 3 1 " "Found 3 design units, including 1 entities, in source file usb/drv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isp_drv " "Found design unit 1: isp_drv" {  } { { "usb/drv.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/drv.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400856 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 drv-handler " "Found design unit 2: drv-handler" {  } { { "usb/drv.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/drv.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400856 ""} { "Info" "ISGN_ENTITY_NAME" "1 drv " "Found entity 1: drv" {  } { { "usb/drv.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/drv.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460466400856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb/devreq.vhd 3 1 " "Found 3 design units, including 1 entities, in source file usb/devreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 devreq_inc " "Found design unit 1: devreq_inc" {  } { { "usb/devreq.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/devreq.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400869 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 devreq-handler " "Found design unit 2: devreq-handler" {  } { { "usb/devreq.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/devreq.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400869 ""} { "Info" "ISGN_ENTITY_NAME" "1 devreq " "Found entity 1: devreq" {  } { { "usb/devreq.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/devreq.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460466400869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file float_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_pkg (ieee_proposed) " "Found design unit 1: float_pkg (ieee_proposed)" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/float_pkg_c.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 float_pkg-body " "Found design unit 2: float_pkg-body" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/float_pkg_c.vhdl" 1006 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460466400894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg (ieee_proposed) " "Found design unit 1: fixed_pkg (ieee_proposed)" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460466400921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types (ieee_proposed) " "Found design unit 1: fixed_float_types (ieee_proposed)" {  } { { "fixed_float_types_c.vhdl" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460466400931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Found design unit 1: DE2_CLOCK-a" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400943 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Found entity 1: DE2_CLOCK" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460466400943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_library-a " "Found design unit 1: my_library-a" {  } { { "my_library.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/my_library.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400976 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_library " "Found entity 1: my_library" {  } { { "my_library.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/my_library.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460466400976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types " "Found design unit 1: Types" {  } { { "Types.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/Types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460466400988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460466400988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Clock " "Elaborating entity \"DE2_Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460466401159 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1460466401253 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1460466401253 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1460466401253 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "float_pkg_c.vhdl(1021) " "VHDL Subtype or Type Declaration warning at float_pkg_c.vhdl(1021): subtype or type has null range" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/float_pkg_c.vhdl" 1021 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1460466401253 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "float_pkg_c.vhdl(1022) " "VHDL Subtype or Type Declaration warning at float_pkg_c.vhdl(1022): subtype or type has null range" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/float_pkg_c.vhdl" 1022 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1460466401253 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state DE2_CLOCK.vhd(57) " "Verilog HDL or VHDL warning at DE2_CLOCK.vhd(57): object \"state\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460466401254 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_command DE2_CLOCK.vhd(57) " "Verilog HDL or VHDL warning at DE2_CLOCK.vhd(57): object \"next_command\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460466401254 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BCD_SECD0 DE2_CLOCK.vhd(64) " "VHDL Signal Declaration warning at DE2_CLOCK.vhd(64): used implicit default value for signal \"BCD_SECD0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1460466401254 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC1 DE2_CLOCK.vhd(72) " "Verilog HDL or VHDL warning at DE2_CLOCK.vhd(72): object \"ADC1\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460466401254 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC3 DE2_CLOCK.vhd(74) " "Verilog HDL or VHDL warning at DE2_CLOCK.vhd(74): object \"ADC3\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460466401254 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_w DE2_CLOCK.vhd(86) " "VHDL Signal Declaration warning at DE2_CLOCK.vhd(86): used explicit default value for signal \"r_w\" because signal was never assigned a value" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1460466401254 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC1_AVC DE2_CLOCK.vhd(92) " "VHDL Signal Declaration warning at DE2_CLOCK.vhd(92): used explicit default value for signal \"ADC1_AVC\" because signal was never assigned a value" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1460466401254 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC2_AVC DE2_CLOCK.vhd(93) " "VHDL Signal Declaration warning at DE2_CLOCK.vhd(93): used explicit default value for signal \"ADC2_AVC\" because signal was never assigned a value" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1460466401254 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC3_AVC DE2_CLOCK.vhd(94) " "VHDL Signal Declaration warning at DE2_CLOCK.vhd(94): used explicit default value for signal \"ADC3_AVC\" because signal was never assigned a value" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1460466401254 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imagW DE2_CLOCK.vhd(98) " "Verilog HDL or VHDL warning at DE2_CLOCK.vhd(98): object \"imagW\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_BUS_VALUE DE2_CLOCK.vhd(385) " "VHDL Process Statement warning at DE2_CLOCK.vhd(385): inferring latch(es) for signal or variable \"DATA_BUS_VALUE\", which holds its previous value in one or more paths through the process" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LCD_E DE2_CLOCK.vhd(385) " "VHDL Process Statement warning at DE2_CLOCK.vhd(385): inferring latch(es) for signal or variable \"LCD_E\", which holds its previous value in one or more paths through the process" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LCD_RS DE2_CLOCK.vhd(385) " "VHDL Process Statement warning at DE2_CLOCK.vhd(385): inferring latch(es) for signal or variable \"LCD_RS\", which holds its previous value in one or more paths through the process" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LCD_RW DE2_CLOCK.vhd(385) " "VHDL Process Statement warning at DE2_CLOCK.vhd(385): inferring latch(es) for signal or variable \"LCD_RW\", which holds its previous value in one or more paths through the process" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_2MHZ DE2_CLOCK.vhd(634) " "VHDL Process Statement warning at DE2_CLOCK.vhd(634): signal \"CLK_2MHZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_1MHZ DE2_CLOCK.vhd(653) " "VHDL Process Statement warning at DE2_CLOCK.vhd(653): signal \"CLK_1MHZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_RW DE2_CLOCK.vhd(385) " "Inferred latch for \"LCD_RW\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_RS DE2_CLOCK.vhd(385) " "Inferred latch for \"LCD_RS\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_E DE2_CLOCK.vhd(385) " "Inferred latch for \"LCD_E\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.DISPLAY_CLEAR DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.DISPLAY_CLEAR\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.DISPLAY_OFF DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.DISPLAY_OFF\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401255 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.RESET3 DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.RESET3\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.RESET2 DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.RESET2\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.RESET1 DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.RESET1\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.TOGGLE_E DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.TOGGLE_E\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.RETURN_HOME DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.RETURN_HOME\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.WRITE_CHAR3 DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.WRITE_CHAR3\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.WRITE_CHAR2 DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.WRITE_CHAR2\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.WRITE_CHAR1 DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.WRITE_CHAR1\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.MODE_SET DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.MODE_SET\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.DISPLAY_ON DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.DISPLAY_ON\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.FUNC_SET DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.FUNC_SET\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_command.HOLD DE2_CLOCK.vhd(385) " "Inferred latch for \"next_command.HOLD\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BUS_VALUE\[0\] DE2_CLOCK.vhd(385) " "Inferred latch for \"DATA_BUS_VALUE\[0\]\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BUS_VALUE\[1\] DE2_CLOCK.vhd(385) " "Inferred latch for \"DATA_BUS_VALUE\[1\]\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401256 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BUS_VALUE\[2\] DE2_CLOCK.vhd(385) " "Inferred latch for \"DATA_BUS_VALUE\[2\]\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BUS_VALUE\[3\] DE2_CLOCK.vhd(385) " "Inferred latch for \"DATA_BUS_VALUE\[3\]\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BUS_VALUE\[4\] DE2_CLOCK.vhd(385) " "Inferred latch for \"DATA_BUS_VALUE\[4\]\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BUS_VALUE\[5\] DE2_CLOCK.vhd(385) " "Inferred latch for \"DATA_BUS_VALUE\[5\]\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BUS_VALUE\[6\] DE2_CLOCK.vhd(385) " "Inferred latch for \"DATA_BUS_VALUE\[6\]\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BUS_VALUE\[7\] DE2_CLOCK.vhd(385) " "Inferred latch for \"DATA_BUS_VALUE\[7\]\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.DISPLAY_CLEAR DE2_CLOCK.vhd(385) " "Inferred latch for \"state.DISPLAY_CLEAR\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.DISPLAY_OFF DE2_CLOCK.vhd(385) " "Inferred latch for \"state.DISPLAY_OFF\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.RESET3 DE2_CLOCK.vhd(385) " "Inferred latch for \"state.RESET3\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.RESET2 DE2_CLOCK.vhd(385) " "Inferred latch for \"state.RESET2\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.RESET1 DE2_CLOCK.vhd(385) " "Inferred latch for \"state.RESET1\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.TOGGLE_E DE2_CLOCK.vhd(385) " "Inferred latch for \"state.TOGGLE_E\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.RETURN_HOME DE2_CLOCK.vhd(385) " "Inferred latch for \"state.RETURN_HOME\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.WRITE_CHAR3 DE2_CLOCK.vhd(385) " "Inferred latch for \"state.WRITE_CHAR3\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401257 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.WRITE_CHAR2 DE2_CLOCK.vhd(385) " "Inferred latch for \"state.WRITE_CHAR2\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401258 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.WRITE_CHAR1 DE2_CLOCK.vhd(385) " "Inferred latch for \"state.WRITE_CHAR1\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401258 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.MODE_SET DE2_CLOCK.vhd(385) " "Inferred latch for \"state.MODE_SET\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401258 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.DISPLAY_ON DE2_CLOCK.vhd(385) " "Inferred latch for \"state.DISPLAY_ON\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401258 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.FUNC_SET DE2_CLOCK.vhd(385) " "Inferred latch for \"state.FUNC_SET\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401258 "|DE2_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.HOLD DE2_CLOCK.vhd(385) " "Inferred latch for \"state.HOLD\" at DE2_CLOCK.vhd(385)" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401258 "|DE2_Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_library my_library:A1 " "Elaborating entity \"my_library\" for hierarchy \"my_library:A1\"" {  } { { "DE2_CLOCK.vhd" "A1" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460466401263 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DAC_SIGNAL\[3332..4095\] my_library.vhd(14) " "Using initial value X (don't care) for net \"DAC_SIGNAL\[3332..4095\]\" at my_library.vhd(14)" {  } { { "my_library.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/my_library.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460466401355 "|DE2_Clock|my_library:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hal hal:h " "Elaborating entity \"hal\" for hierarchy \"hal:h\"" {  } { { "DE2_CLOCK.vhd" "h" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460466401363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drv drv:d " "Elaborating entity \"drv\" for hierarchy \"drv:d\"" {  } { { "DE2_CLOCK.vhd" "d" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460466401368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "devreq devreq:dvrq " "Elaborating entity \"devreq\" for hierarchy \"devreq:dvrq\"" {  } { { "DE2_CLOCK.vhd" "dvrq" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460466401378 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ADC2 " "RAM logic \"ADC2\" is uninferred due to asynchronous read logic" {  } { { "DE2_CLOCK.vhd" "ADC2" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 76 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1460466405422 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1460466405422 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[0\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[1\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[2\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[3\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[4\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[5\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[6\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[7\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[8\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[9\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[10\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[11\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[12\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[16\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[8\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460466423009 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1460466423009 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[16\] " "Bidir \"GPIO1\[16\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[18\] " "Bidir \"GPIO1\[18\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[20\] " "Bidir \"GPIO1\[20\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[22\] " "Bidir \"GPIO1\[22\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[24\] " "Bidir \"GPIO1\[24\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[26\] " "Bidir \"GPIO1\[26\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[28\] " "Bidir \"GPIO1\[28\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[30\] " "Bidir \"GPIO1\[30\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[18\] " "Bidir \"GPIO0\[18\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[19\] " "Bidir \"GPIO0\[19\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[20\] " "Bidir \"GPIO0\[20\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[21\] " "Bidir \"GPIO0\[21\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[22\] " "Bidir \"GPIO0\[22\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[23\] " "Bidir \"GPIO0\[23\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[24\] " "Bidir \"GPIO0\[24\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[25\] " "Bidir \"GPIO0\[25\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[26\] " "Bidir \"GPIO0\[26\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[27\] " "Bidir \"GPIO0\[27\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[28\] " "Bidir \"GPIO0\[28\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[29\] " "Bidir \"GPIO0\[29\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[30\] " "Bidir \"GPIO0\[30\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[31\] " "Bidir \"GPIO0\[31\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[32\] " "Bidir \"GPIO0\[32\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[33\] " "Bidir \"GPIO0\[33\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[34\] " "Bidir \"GPIO0\[34\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[35\] " "Bidir \"GPIO0\[35\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[0\] " "Bidir \"GPIO1\[0\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[1\] " "Bidir \"GPIO1\[1\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[2\] " "Bidir \"GPIO1\[2\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[3\] " "Bidir \"GPIO1\[3\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[4\] " "Bidir \"GPIO1\[4\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[5\] " "Bidir \"GPIO1\[5\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[6\] " "Bidir \"GPIO1\[6\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[7\] " "Bidir \"GPIO1\[7\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[9\] " "Bidir \"GPIO1\[9\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[10\] " "Bidir \"GPIO1\[10\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[12\] " "Bidir \"GPIO1\[12\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[14\] " "Bidir \"GPIO1\[14\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[17\] " "Bidir \"GPIO1\[17\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[25\] " "Bidir \"GPIO1\[25\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[27\] " "Bidir \"GPIO1\[27\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[29\] " "Bidir \"GPIO1\[29\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[31\] " "Bidir \"GPIO1\[31\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[32\] " "Bidir \"GPIO1\[32\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[33\] " "Bidir \"GPIO1\[33\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[34\] " "Bidir \"GPIO1\[34\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[35\] " "Bidir \"GPIO1\[35\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460466423010 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1460466423010 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO0\[13\] GND pin " "The pin \"GPIO0\[13\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460466423013 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO0\[14\] GND pin " "The pin \"GPIO0\[14\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460466423013 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO0\[15\] GND pin " "The pin \"GPIO0\[15\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460466423013 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO0\[17\] GND pin " "The pin \"GPIO0\[17\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460466423013 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[11\] GND pin " "The pin \"GPIO1\[11\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460466423013 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[13\] GND pin " "The pin \"GPIO1\[13\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460466423013 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[15\] GND pin " "The pin \"GPIO1\[15\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460466423013 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[19\] GND pin " "The pin \"GPIO1\[19\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460466423013 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[21\] GND pin " "The pin \"GPIO1\[21\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460466423013 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO1\[23\] GND pin " "The pin \"GPIO1\[23\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460466423013 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1460466423013 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[0\]~synth " "Node \"GPIO0\[0\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[1\]~synth " "Node \"GPIO0\[1\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[2\]~synth " "Node \"GPIO0\[2\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[3\]~synth " "Node \"GPIO0\[3\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[4\]~synth " "Node \"GPIO0\[4\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[5\]~synth " "Node \"GPIO0\[5\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[6\]~synth " "Node \"GPIO0\[6\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[7\]~synth " "Node \"GPIO0\[7\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[8\]~synth " "Node \"GPIO0\[8\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[9\]~synth " "Node \"GPIO0\[9\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[10\]~synth " "Node \"GPIO0\[10\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[11\]~synth " "Node \"GPIO0\[11\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[12\]~synth " "Node \"GPIO0\[12\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[16\]~synth " "Node \"GPIO0\[16\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[8\]~synth " "Node \"GPIO1\[8\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[3\]~synth " "Node \"DATA_BUS\[3\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[4\]~synth " "Node \"DATA_BUS\[4\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[5\]~synth " "Node \"DATA_BUS\[5\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466435173 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1460466435173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] VCC " "Pin \"OTG_ADDR\[1\]\" is stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N VCC " "Pin \"OTG_DACK0_N\" is stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N VCC " "Pin \"OTG_DACK1_N\" is stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_E VCC " "Pin \"LCD_E\" is stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LCD_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460466435175 "|DE2_CLOCK|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460466435175 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8193 " "8193 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1460466496138 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1460466497401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460466498001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466498001 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460466499748 "|DE2_CLOCK|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1460466499748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19923 " "Implemented 19923 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460466499751 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460466499751 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1460466499751 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19773 " "Implemented 19773 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460466499751 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460466499751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 264 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 264 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460466500365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 10:08:20 2016 " "Processing ended: Tue Apr 12 10:08:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460466500365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460466500365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460466500365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460466500365 ""}
