m255
K3
13
cModel Technology
Z0 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
vDE4_QSYS_dma
!i10b 1
!s100 DhGgd^b?jkXSR?D5]k0K:3
I4=0V?P>FZS8MHPkSPfJDe1
VS8mHK5fgieVIU9`3nLcII1
Z1 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
Z2 w1435753736
Z3 8D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_dma.v
Z4 FD:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_dma.v
L0 600
Z5 OV;L;10.1d;51
r1
!s85 0
31
Z6 !s108 1435754502.595000
Z7 !s107 D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_dma.v|
Z8 !s90 -reportprogress|300|D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_dma.v|-work|dma|
!s101 -O0
Z9 o-work dma -O0
n@d@e4_@q@s@y@s_dma
vDE4_QSYS_dma_byteenables
!i10b 1
!s100 VfHH9GSWCMP04[`0z^4G`3
IlN7dC<TAjIdRb45HCdW7B0
V1VSC]IMY6QOfOHnAW3WQN1
R1
R2
R3
R4
L0 128
R5
r1
!s85 0
31
R6
R7
R8
!s101 -O0
R9
n@d@e4_@q@s@y@s_dma_byteenables
vDE4_QSYS_dma_fifo_module
!i10b 1
!s100 EM1GUdYFKfkk2fF^Hi5>g2
IFI190EL8>LAnIA@XlV^6B0
V0^ceBD3GML^4?E??_@<]Y0
R1
R2
R3
R4
L0 301
R5
r1
!s85 0
31
R6
R7
R8
!s101 -O0
R9
n@d@e4_@q@s@y@s_dma_fifo_module
vDE4_QSYS_dma_fifo_module_fifo_ram_module
!i10b 1
!s100 `BeRmP<BNImKYVFl9RB4O1
IZAiGSMe=EL3<ZZP5R1`0n2
V;6g7SbhzNbDaJ8;9;Kl[l1
R1
R2
R3
R4
L0 203
R5
r1
!s85 0
31
R6
R7
R8
!s101 -O0
R9
n@d@e4_@q@s@y@s_dma_fifo_module_fifo_ram_module
vDE4_QSYS_dma_mem_read
!i10b 1
!s100 IgH[3b2blU3>gKglge0zD3
I:U629cCD<a27@WI^cLSd31
VG9K`Jg^ST;78LQK=c8JHc1
R1
R2
R3
R4
L0 464
R5
r1
!s85 0
31
R6
R7
R8
!s101 -O0
R9
n@d@e4_@q@s@y@s_dma_mem_read
vDE4_QSYS_dma_mem_write
!i10b 1
!s100 Xb>?im4D6FOQRcl@0ZlXX3
IWOQTgaf_BfmbXLoN8X1de2
Vzma7QnoK>hZM1PK`j@_kl1
R1
R2
R3
R4
L0 551
R5
r1
!s85 0
31
R6
R7
R8
!s101 -O0
R9
n@d@e4_@q@s@y@s_dma_mem_write
vDE4_QSYS_dma_read_data_mux
!i10b 1
!s100 WQD34bCk5;B[2ICH;Yi9<1
IE43deNL4ief95@UFYEWaH0
VQ23dH9JKM]DEJF`a1kBT@3
R1
R2
R3
R4
L0 21
R5
r1
!s85 0
31
R6
R7
R8
!s101 -O0
R9
n@d@e4_@q@s@y@s_dma_read_data_mux
