// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module f_sum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_address0,
        x_ce0,
        x_q0,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        y_q0
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] x_address0;
output   x_ce0;
input  [31:0] x_q0;
output  [6:0] y_address0;
output   y_ce0;
output   y_we0;
output  [31:0] y_d0;
input  [31:0] y_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] x_address0;
reg x_ce0;
reg[6:0] y_address0;
reg y_ce0;
reg y_we0;
reg[31:0] y_d0;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] k_25_fu_144_p2;
reg   [2:0] k_25_reg_293;
wire    ap_CS_fsm_state2;
wire   [6:0] tmp_fu_150_p3;
reg   [6:0] tmp_reg_298;
wire   [0:0] exitcond4_fu_138_p2;
wire   [4:0] b_k_10_fu_168_p2;
reg   [4:0] b_k_10_reg_306;
wire    ap_CS_fsm_state3;
wire   [63:0] tmp_137_fu_179_p1;
reg   [63:0] tmp_137_reg_311;
wire   [0:0] exitcond3_fu_162_p2;
wire   [2:0] k_26_fu_190_p2;
reg   [2:0] k_26_reg_324;
wire    ap_CS_fsm_state5;
wire   [1:0] tmp_152_fu_196_p1;
reg   [1:0] tmp_152_reg_329;
wire   [0:0] exitcond2_fu_184_p2;
wire   [2:0] b_k_11_fu_206_p2;
reg   [2:0] b_k_11_reg_338;
wire    ap_CS_fsm_state6;
wire   [6:0] tmp_138_fu_212_p3;
reg   [6:0] tmp_138_reg_343;
wire   [0:0] exitcond1_fu_200_p2;
wire   [7:0] tmp_141_cast_fu_220_p1;
reg   [7:0] tmp_141_cast_reg_348;
wire   [4:0] c_k_1_fu_234_p2;
reg   [4:0] c_k_1_reg_356;
wire    ap_CS_fsm_state7;
wire   [8:0] tmp_139_fu_271_p2;
reg   [8:0] tmp_139_reg_361;
wire   [0:0] exitcond_fu_228_p2;
wire   [6:0] tmp_141_fu_277_p2;
reg   [6:0] tmp_141_reg_366;
wire    ap_CS_fsm_state8;
reg   [6:0] y_addr_3_reg_376;
reg   [31:0] x_load_3_reg_381;
wire    ap_CS_fsm_state9;
reg   [31:0] y_load_reg_386;
wire   [31:0] grp_fu_134_p2;
reg   [31:0] tmp_143_reg_391;
wire    ap_CS_fsm_state14;
reg   [2:0] k_reg_79;
reg   [4:0] b_k_reg_90;
wire    ap_CS_fsm_state4;
reg   [2:0] k_1_reg_101;
reg   [2:0] b_k_1_reg_112;
reg   [4:0] c_k_reg_123;
wire    ap_CS_fsm_state15;
wire   [63:0] tmp_140_fu_282_p1;
wire   [63:0] tmp_142_fu_286_p1;
wire    ap_CS_fsm_state10;
wire   [6:0] b_k_cast8_fu_158_p1;
wire   [6:0] tmp_s_fu_174_p2;
wire   [7:0] tmp1_fu_240_p4;
wire   [6:0] c_k_cast4_fu_224_p1;
wire   [6:0] tmp3_fu_252_p2;
wire   [7:0] tmp3_cast_fu_258_p1;
wire   [7:0] tmp2_fu_262_p2;
wire   [8:0] tmp2_cast_fu_267_p1;
wire   [8:0] tmp1_cast_fu_248_p1;
reg   [14:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
end

lenetSynthMatlab_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenetSynthMatlab_bkb_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_load_reg_386),
    .din1(x_load_3_reg_381),
    .ce(1'b1),
    .dout(grp_fu_134_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (exitcond_fu_228_p2 == 1'd1))) begin
        b_k_1_reg_112 <= b_k_11_reg_338;
    end else if (((exitcond2_fu_184_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_k_1_reg_112 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_138_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_k_reg_90 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        b_k_reg_90 <= b_k_10_reg_306;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_200_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        c_k_reg_123 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        c_k_reg_123 <= c_k_1_reg_356;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_138_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        k_1_reg_101 <= 3'd0;
    end else if (((exitcond1_fu_200_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        k_1_reg_101 <= k_26_reg_324;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_162_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        k_reg_79 <= k_25_reg_293;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_reg_79 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_k_10_reg_306 <= b_k_10_fu_168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_k_11_reg_338 <= b_k_11_fu_206_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        c_k_1_reg_356 <= c_k_1_fu_234_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        k_25_reg_293 <= k_25_fu_144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        k_26_reg_324 <= k_26_fu_190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_162_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_137_reg_311[6 : 0] <= tmp_137_fu_179_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_200_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_138_reg_343[6 : 4] <= tmp_138_fu_212_p3[6 : 4];
        tmp_141_cast_reg_348[6 : 4] <= tmp_141_cast_fu_220_p1[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_139_reg_361 <= tmp_139_fu_271_p2;
        tmp_141_reg_366 <= tmp_141_fu_277_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_143_reg_391 <= grp_fu_134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_184_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_152_reg_329 <= tmp_152_fu_196_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_138_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_reg_298[6 : 4] <= tmp_fu_150_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        x_load_3_reg_381 <= x_q0;
        y_load_reg_386 <= y_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        y_addr_3_reg_376 <= tmp_142_fu_286_p1;
    end
end

always @ (*) begin
    if ((((exitcond2_fu_184_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond2_fu_184_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        x_address0 = tmp_140_fu_282_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_address0 = tmp_137_fu_179_p1;
    end else begin
        x_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state8))) begin
        x_ce0 = 1'b1;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        y_address0 = y_addr_3_reg_376;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        y_address0 = tmp_142_fu_286_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        y_address0 = tmp_137_reg_311;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8))) begin
        y_ce0 = 1'b1;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        y_d0 = tmp_143_reg_391;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        y_d0 = x_q0;
    end else begin
        y_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state4))) begin
        y_we0 = 1'b1;
    end else begin
        y_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond4_fu_138_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond3_fu_162_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((exitcond2_fu_184_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((exitcond1_fu_200_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond_fu_228_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign b_k_10_fu_168_p2 = (b_k_reg_90 + 5'd1);

assign b_k_11_fu_206_p2 = (b_k_1_reg_112 + 3'd1);

assign b_k_cast8_fu_158_p1 = b_k_reg_90;

assign c_k_1_fu_234_p2 = (c_k_reg_123 + 5'd1);

assign c_k_cast4_fu_224_p1 = c_k_reg_123;

assign exitcond1_fu_200_p2 = ((b_k_1_reg_112 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond2_fu_184_p2 = ((k_1_reg_101 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond3_fu_162_p2 = ((b_k_reg_90 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond4_fu_138_p2 = ((k_reg_79 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond_fu_228_p2 = ((c_k_reg_123 == 5'd16) ? 1'b1 : 1'b0);

assign k_25_fu_144_p2 = (k_reg_79 + 3'd1);

assign k_26_fu_190_p2 = (k_1_reg_101 + 3'd1);

assign tmp1_cast_fu_248_p1 = tmp1_fu_240_p4;

assign tmp1_fu_240_p4 = {{{tmp_152_reg_329}, {tmp_152_reg_329}}, {4'd0}};

assign tmp2_cast_fu_267_p1 = tmp2_fu_262_p2;

assign tmp2_fu_262_p2 = (tmp3_cast_fu_258_p1 + tmp_141_cast_reg_348);

assign tmp3_cast_fu_258_p1 = tmp3_fu_252_p2;

assign tmp3_fu_252_p2 = ($signed(c_k_cast4_fu_224_p1) + $signed(7'd80));

assign tmp_137_fu_179_p1 = tmp_s_fu_174_p2;

assign tmp_138_fu_212_p3 = {{b_k_1_reg_112}, {4'd0}};

assign tmp_139_fu_271_p2 = (tmp2_cast_fu_267_p1 + tmp1_cast_fu_248_p1);

assign tmp_140_fu_282_p1 = tmp_139_reg_361;

assign tmp_141_cast_fu_220_p1 = tmp_138_fu_212_p3;

assign tmp_141_fu_277_p2 = (tmp_138_reg_343 + c_k_cast4_fu_224_p1);

assign tmp_142_fu_286_p1 = tmp_141_reg_366;

assign tmp_152_fu_196_p1 = k_1_reg_101[1:0];

assign tmp_fu_150_p3 = {{k_reg_79}, {4'd0}};

assign tmp_s_fu_174_p2 = (tmp_reg_298 + b_k_cast8_fu_158_p1);

always @ (posedge ap_clk) begin
    tmp_reg_298[3:0] <= 4'b0000;
    tmp_137_reg_311[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    tmp_138_reg_343[3:0] <= 4'b0000;
    tmp_141_cast_reg_348[3:0] <= 4'b0000;
    tmp_141_cast_reg_348[7] <= 1'b0;
end

endmodule //f_sum
