<pragmas>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" line="103" pragmaType="inline" parentfunction="hls::stream<long long, 0>::stream()" off="0" region="0" recursive="0"/>
<pragma file="MemBench/src/ddrbenchmark.cpp" line="56" pragmaType="dataflow" parentfunction="ddrBenchmark" disable_start_propagation="0"/>
<pragma file="MemBench/src/ddrbenchmark.cpp" line="46" pragmaType="interface" parentfunction="ddrBenchmark" mode="m_axi" port="mem" bundle="gmem" offset="slave" name="" depth="262144" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1"/>
<pragma file="MemBench/src/ddrbenchmark.cpp" line="47" pragmaType="interface" parentfunction="ddrBenchmark" mode="m_axi" port="res" bundle="results" offset="slave" name="" depth="1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1"/>
<pragma file="MemBench/src/ddrbenchmark.cpp" line="49" pragmaType="interface" parentfunction="ddrBenchmark" mode="s_axilite" port="mem" bundle="control" offset="-1" name="" clock="" impl="" register="1"/>
<pragma file="MemBench/src/ddrbenchmark.cpp" line="50" pragmaType="interface" parentfunction="ddrBenchmark" mode="s_axilite" port="res" bundle="control" offset="-1" name="" clock="" impl="" register="1"/>
<pragma file="MemBench/src/ddrbenchmark.cpp" line="52" pragmaType="interface" parentfunction="ddrBenchmark" mode="s_axilite" port="dataNum" bundle="control" offset="-1" name="" clock="" impl="" register="1"/>
<pragma file="MemBench/src/ddrbenchmark.cpp" line="53" pragmaType="interface" parentfunction="ddrBenchmark" mode="s_axilite" port="rw" bundle="control" offset="-1" name="" clock="" impl="" register="1"/>
<pragma file="MemBench/src/ddrbenchmark.cpp" line="54" pragmaType="interface" parentfunction="ddrBenchmark" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="1"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" line="173" pragmaType="inline" parentfunction="write" off="0" region="0" recursive="0"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h" line="333" pragmaType="inline" parentfunction="ap_uint<32>::ap_uint(int)" off="0" region="0" recursive="0"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" line="161" pragmaType="inline" parentfunction="read_nb" off="0" region="0" recursive="0"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" line="144" pragmaType="inline" parentfunction="read" off="0" region="0" recursive="0"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h" line="260" pragmaType="inline" parentfunction="ap_int_base<32, false>::ap_int_base(int)" off="0" region="0" recursive="0"/>
<pragma file="MemBench/src/ddrbenchmark.cpp" line="25" pragmaType="pipeline" parentfunction="readData" off="0" ii="1" rewind="0" style=""/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h" line="1064" pragmaType="inline" parentfunction="bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const" off="0" region="0" recursive="0"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" line="154" pragmaType="inline" parentfunction="read" off="0" region="0" recursive="0"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_common.h" line="567" pragmaType="inline" parentfunction="ssdm_int<32, false>::ssdm_int(unsigned int)" off="0" region="0" recursive="0"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h" line="254" pragmaType="inline" parentfunction="ap_int_base<1, false>::ap_int_base(bool)" off="0" region="0" recursive="0"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_common.h" line="567" pragmaType="inline" parentfunction="_ZN8ssdm_intILi1ELb0EEC2EDq1_j" off="0" region="0" recursive="0"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h" line="0" pragmaType="inline" parentfunction="ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, bool)" off="0" region="0" recursive="0"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h" line="0" pragmaType="inline" parentfunction="ap_int_base<32, false>& ap_int_base<32, false>::operator+=<1, false>(ap_int_base<1, false> const&)" off="0" region="0" recursive="0"/>
<pragma file="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h" line="0" pragmaType="inline" parentfunction="checkOverflowBaseC" off="0" region="0" recursive="0"/>
</pragmas>
