;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV @121, 106
	MOV -3, <-20
	SUB 6, <-1
	SUB 10, 10
	SUB 10, 10
	MOV -7, <-20
	MOV -7, <-20
	ADD 270, 1
	SUB 62, @10
	MOV @121, 106
	MOV -1, <-26
	SLT @177, -109
	SUB 62, @10
	MOV @121, 106
	MOV -1, <-26
	SLT @177, -109
	SPL -107, <-21
	MOV @121, 106
	MOV @121, 106
	SLT #12, 0
	CMP -7, <-420
	MOV @121, 106
	SUB #12, 0
	SUB #12, 0
	SUB #12, 0
	SUB #12, 0
	SPL -107, <-21
	SPL -107, <-21
	MOV -7, <-20
	SPL -107, <-21
	SPL -107, <-21
	SUB 62, 10
	SUB 10, 10
	SUB -100, -106
	SUB -100, -106
	SLT @177, -109
	MOV -1, <-26
	ADD 200, 60
	SLT @177, -109
	SLT @177, -109
	SLT @177, -109
	MOV 0, <-20
	DJN -1, @-20
	MOV -1, <-26
	MOV -7, <-20
	SUB @127, 100
