$date
	Tue Jan 28 16:10:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 2 & control [1:0] $end
$scope module m4 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 2 ' control [1:0] $end
$var wire 1 ! out $end
$var wire 1 ( multi_cd $end
$var wire 1 ) multi_ab $end
$scope module m_ab $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 * control $end
$var wire 1 + not_control $end
$var wire 1 ) out $end
$var wire 1 , wA $end
$var wire 1 - wB $end
$upscope $end
$scope module m_all $end
$var wire 1 ) A $end
$var wire 1 . control $end
$var wire 1 / not_control $end
$var wire 1 ! out $end
$var wire 1 0 wA $end
$var wire 1 1 wB $end
$var wire 1 ( B $end
$upscope $end
$scope module m_cd $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 2 control $end
$var wire 1 3 not_control $end
$var wire 1 ( out $end
$var wire 1 4 wA $end
$var wire 1 5 wB $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
14
13
02
01
00
1/
0.
0-
0,
1+
0*
0)
1(
b0 '
b0 &
1%
1$
1#
0"
0!
$end
#10
1!
10
0(
1)
04
1,
0%
0$
0#
1"
#20
0!
00
0)
0,
0+
03
15
1(
1*
12
04
b1 &
b1 '
1%
1$
#30
1!
10
0(
1)
05
1-
0%
0$
1#
0"
#40
0!
1,
1)
00
1+
0-
13
0/
01
0(
0*
02
1.
05
b10 &
b10 '
1%
1"
#50
1!
11
1(
0)
14
0,
0%
1$
0#
0"
#60
0!
01
0(
04
0+
1-
03
1)
1*
12
0,
b11 &
b11 '
1#
1"
#70
1!
11
1(
0)
15
0-
1%
0$
0#
0"
#80
