{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561048949441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561048949441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 13:42:29 2019 " "Processing started: Thu Jun 20 13:42:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561048949441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561048949441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off user_hardware -c user_hardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off user_hardware -c user_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561048949441 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561048950175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counter_01/counter_01_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counter_01/counter_01_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_01_tb-test " "Found design unit 1: counter_01_tb-test" {  } { { "vhdl/counter_01/counter_01_tb.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561048950806 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_01_tb " "Found entity 1: counter_01_tb" {  } { { "vhdl/counter_01/counter_01_tb.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01_tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561048950806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561048950806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/control_register/control_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/control_register/control_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_register-behave " "Found design unit 1: control_register-behave" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561048950811 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_register " "Found entity 1: control_register" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561048950811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561048950811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counter_01/counter_01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counter_01/counter_01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_01-behave " "Found design unit 1: counter_01-behave" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561048950816 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_01 " "Found entity 1: counter_01" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561048950816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561048950816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counter_8bits/counter8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counter_8bits/counter8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8b-behave " "Found design unit 1: counter8b-behave" {  } { { "vhdl/counter_8bits/counter8b.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_8bits/counter8b.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561048950822 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter8b " "Found entity 1: counter8b" {  } { { "vhdl/counter_8bits/counter8b.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_8bits/counter8b.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561048950822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561048950822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/user_hardware/user_hardware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/user_hardware/user_hardware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user_hardware-behave " "Found design unit 1: user_hardware-behave" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561048950827 ""} { "Info" "ISGN_ENTITY_NAME" "1 user_hardware " "Found entity 1: user_hardware" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561048950827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561048950827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user_hardware " "Elaborating entity \"user_hardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561048950908 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_0 user_hardware.vhd(17) " "VHDL Signal Declaration warning at user_hardware.vhd(17): used implicit default value for signal \"reg_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561048950910 "|user_hardware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_1 user_hardware.vhd(17) " "VHDL Signal Declaration warning at user_hardware.vhd(17): used implicit default value for signal \"reg_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561048950910 "|user_hardware"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_register control_register:cont_reg " "Elaborating entity \"control_register\" for hierarchy \"control_register:cont_reg\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "cont_reg" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561048950913 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data control_register.vhd(21) " "VHDL Signal Declaration warning at control_register.vhd(21): used implicit default value for signal \"read_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561048950914 "|user_hardware|control_register:cont_reg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d control_register.vhd(33) " "VHDL Process Statement warning at control_register.vhd(33): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561048950915 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] control_register.vhd(33) " "Inferred latch for \"d\[0\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950915 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] control_register.vhd(33) " "Inferred latch for \"d\[1\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950915 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] control_register.vhd(33) " "Inferred latch for \"d\[2\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950915 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] control_register.vhd(33) " "Inferred latch for \"d\[3\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950916 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] control_register.vhd(33) " "Inferred latch for \"d\[4\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950916 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] control_register.vhd(33) " "Inferred latch for \"d\[5\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950916 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] control_register.vhd(33) " "Inferred latch for \"d\[6\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950916 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] control_register.vhd(33) " "Inferred latch for \"d\[7\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950916 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] control_register.vhd(33) " "Inferred latch for \"d\[8\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950916 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] control_register.vhd(33) " "Inferred latch for \"d\[9\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950916 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] control_register.vhd(33) " "Inferred latch for \"d\[10\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950916 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] control_register.vhd(33) " "Inferred latch for \"d\[11\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950916 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] control_register.vhd(33) " "Inferred latch for \"d\[12\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950916 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] control_register.vhd(33) " "Inferred latch for \"d\[13\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950917 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] control_register.vhd(33) " "Inferred latch for \"d\[14\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950917 "|user_hardware|control_register:cont_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] control_register.vhd(33) " "Inferred latch for \"d\[15\]\" at control_register.vhd(33)" {  } { { "vhdl/control_register/control_register.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/control_register/control_register.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950917 "|user_hardware|control_register:cont_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8b counter8b:cont_8b " "Elaborating entity \"counter8b\" for hierarchy \"counter8b:cont_8b\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "cont_8b" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561048950920 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en counter8b.vhd(40) " "VHDL Process Statement warning at counter8b.vhd(40): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/counter_8bits/counter8b.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_8bits/counter8b.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561048950921 "|user_hardware|counter8b:cont_8b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux counter8b.vhd(49) " "VHDL Process Statement warning at counter8b.vhd(49): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/counter_8bits/counter8b.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_8bits/counter8b.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561048950921 "|user_hardware|counter8b:cont_8b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n counter8b.vhd(50) " "VHDL Process Statement warning at counter8b.vhd(50): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/counter_8bits/counter8b.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_8bits/counter8b.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561048950921 "|user_hardware|counter8b:cont_8b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_01 counter_01:cont_01 " "Elaborating entity \"counter_01\" for hierarchy \"counter_01:cont_01\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "cont_01" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561048950924 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_1 counter_01.vhd(26) " "VHDL Process Statement warning at counter_01.vhd(26): inferring latch(es) for signal or variable \"cont_1\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561048950927 "|user_hardware|counter_01:cont_01"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_0 counter_01.vhd(26) " "VHDL Process Statement warning at counter_01.vhd(26): inferring latch(es) for signal or variable \"cont_0\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561048950927 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[0\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[0\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950929 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[1\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[1\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950929 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[2\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[2\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950929 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[3\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[3\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950929 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[4\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[4\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950929 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[5\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[5\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950929 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_0\[6\] counter_01.vhd(35) " "Inferred latch for \"cont_0\[6\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950930 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[0\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[0\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950930 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[1\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[1\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950930 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[2\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[2\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950930 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[3\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[3\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950930 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[4\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[4\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950930 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[5\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[5\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950931 "|user_hardware|counter_01:cont_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1\[6\] counter_01.vhd(35) " "Inferred latch for \"cont_1\[6\]\" at counter_01.vhd(35)" {  } { { "vhdl/counter_01/counter_01.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/counter_01/counter_01.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561048950931 "|user_hardware|counter_01:cont_01"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[0\] GND " "Pin \"reg_0\[0\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[1\] GND " "Pin \"reg_0\[1\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[2\] GND " "Pin \"reg_0\[2\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[3\] GND " "Pin \"reg_0\[3\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[4\] GND " "Pin \"reg_0\[4\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[5\] GND " "Pin \"reg_0\[5\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[6\] GND " "Pin \"reg_0\[6\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_0\[7\] GND " "Pin \"reg_0\[7\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[0\] GND " "Pin \"reg_1\[0\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[1\] GND " "Pin \"reg_1\[1\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[2\] GND " "Pin \"reg_1\[2\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[3\] GND " "Pin \"reg_1\[3\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[4\] GND " "Pin \"reg_1\[4\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[5\] GND " "Pin \"reg_1\[5\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[6\] GND " "Pin \"reg_1\[6\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1\[7\] GND " "Pin \"reg_1\[7\]\" is stuck at GND" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561048951324 "|user_hardware|reg_1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1561048951324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561048951490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561048951490 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[0\] " "No output dependent on input pin \"nios_input\[0\]\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561048951537 "|user_hardware|nios_input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[1\] " "No output dependent on input pin \"nios_input\[1\]\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561048951537 "|user_hardware|nios_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[2\] " "No output dependent on input pin \"nios_input\[2\]\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561048951537 "|user_hardware|nios_input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[3\] " "No output dependent on input pin \"nios_input\[3\]\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561048951537 "|user_hardware|nios_input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[4\] " "No output dependent on input pin \"nios_input\[4\]\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561048951537 "|user_hardware|nios_input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[5\] " "No output dependent on input pin \"nios_input\[5\]\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561048951537 "|user_hardware|nios_input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[6\] " "No output dependent on input pin \"nios_input\[6\]\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561048951537 "|user_hardware|nios_input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nios_input\[7\] " "No output dependent on input pin \"nios_input\[7\]\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561048951537 "|user_hardware|nios_input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561048951537 "|user_hardware|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "vhdl/user_hardware/user_hardware.vhd" "" { Text "C:/Users/User/Documents/nios_repo/user_hardware/vhdl/user_hardware/user_hardware.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561048951537 "|user_hardware|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1561048951537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561048951538 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561048951538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561048951538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561048951570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 13:42:31 2019 " "Processing ended: Thu Jun 20 13:42:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561048951570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561048951570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561048951570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561048951570 ""}
