hmLoadTopic({
hmKeywords:"",
hmTitle:"Chapter 19 – Interrupt Architecture & IPI",
hmDescription:"This chapter describes the implementation of the EMulatR interrupt and inter-processor interrupt (IPI) subsystem: how interrupts are generated, routed, prioritized, masked, and...",
hmPrevLink:"18_11-repository-directory-map.html",
hmNextLink:"19_1-interrupt-sources.html",
hmParentLink:"architecture-overview.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 19 – Interrupt Architecture & IPI",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">Chapter 19 – Interrupt Architecture &amp; IPI<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">This chapter describes the implementation of the EMulatR interrupt and inter-processor interrupt (IPI) subsystem: how interrupts are generated, routed, prioritized, masked, and delivered, and how IPIs coordinate SMP operations such as TLB shootdowns and memory barrier synchronization. Where Chapter 7 defines the architectural contract and Chapter 18 describes the FaultDispatcher that queues and delivers events, this chapter covers the concrete interrupt tracking structures, routing logic, IPI protocol, and cross-CPU coordination mechanisms.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The interrupt subsystem follows a core design principle: <strong style=\"font-weight: bold;\">interrupts are architectural events, not pipeline side effects.<\/strong> All interrupts — whether from devices, software, or other CPUs — flow through the same prioritization, masking, and PAL delivery path. EMulatR intentionally does not create a second interrupt system for IPIs; they are injected into the same interrupt infrastructure and differ only in source, not delivery.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Scope:<\/strong> This chapter covers <span class=\"f_CodeExample\">IRQPendingState<\/span> (per-CPU interrupt tracking), <span class=\"f_CodeExample\">InterruptRouter<\/span> (routing policies), <span class=\"f_CodeExample\">IPIManager<\/span> (lock-free IPI delivery), <span class=\"f_CodeExample\">IPICommand<\/span> encoding, software interrupts (SIRR\/SISR), AST delivery, <span class=\"f_CodeExample\">MemoryBarrierCoordinator<\/span>, TLB shootdown protocol, and SMP safety guarantees. It does not cover device interrupt assertion (Chapter 16), FaultDispatcher internals (Chapter 18), or PAL handler code (Chapter 20).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-7---interrupt-and-ipi-.html\" class=\"topiclink\">Chapter 7 - Exceptions, Faults, and Interrupts<\/a> &nbsp;(architectural contract); <a href=\"chapter-18---fault-dispatcher-.html\" class=\"topiclink\">Chapter 18 – Fault Dispatcher &amp; Precise Exceptions<\/a> (event delivery); <a href=\"chapter-16---device-model--dma.html\" class=\"topiclink\">Chapter 16 – Device Model &amp; DMA<\/a> (device interrupt assertion).<\/span><\/p>\n\r"
})
