<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>ASIC</title><link rel="Prev" href="preference_descriptions.htm" title="Previous" /><link rel="Next" href="bank.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/preferences.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pBV7uIB90oEqiNHZnwoDtIg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/asic_config.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1297348">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="preference_descriptions.htm#1297348">Preferences</a> &gt; ASIC</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1297348" class="Heading2"><span></span>ASIC</h3><p id="ww1296849" class="BodyAfterHead"><span></span>Specifies either black box or ASIC cell element programming properties.</p><h5 id="ww1293205" class="HeadingRunIn"><span></span>Device Support</h5><p id="ww1293206" class="Body"><span></span>All</p><h5 id="ww1254511" class="HeadingRunIn"><span></span>Syntax</h5><p id="ww1254512" class="Body"><span></span>ASIC <span style="font-style: italic">&lt;asic_instance_name&gt; </span>TYPE <span style="font-style: italic">&lt;lib_element_type&gt;</span> (<span style="font-style: italic">&lt;keyword&gt;</span>=<span style="font-style: italic">&lt;value&gt;</span>)+;</p><p id="ww1180663" class="Body"><span></span>where:</p><p id="ww1180664" class="Body"><span></span><span style="font-style: italic">&lt;asic_instance_name&gt;</span> ::= ASIC instance name (string)</p><p id="ww1180665" class="Body"><span></span><span style="font-style: italic">&lt;lib_element_type&gt;</span> ::= Library element type (string)</p><p id="ww1180666" class="Body"><span></span><span style="font-style: italic">&lt;keyword&gt;</span> ::= string</p><p id="ww1274123" class="Body"><span></span><span style="font-style: italic">&lt;value&gt;</span> ::= string</p><p id="ww1276331" class="Body"><span></span>Example:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1276289" class="Code">ASIC "my_dll" TYPE "CIMDLLA" CLKOP_PHASE=90 PHASELOCK=DISABLED;</pre></td></tr></table></div><p id="ww1284977" class="Body"><span></span>The ASIC instance names and their types in a design are listed in the “ASIC Components” section of the Map Report.</p><h5 id="ww1276752" class="HeadingRunIn"><span></span>ASIC Types for Implementing the LatticeSC SMI Bus</h5><p id="ww1276753" class="BodyAfterHead"><span></span>For LatticeSC and LatticeSCM devices, an ASIC TYPE must be specified when assigning a serial management interface offset value (SMI_OFFSET) for PLLs, DLLs, or select MACO blocks. The SMI_OFFSET value must be set in the preference file for mapping, placement and routing.</p><p id="ww1276757" class="Body"><span></span>DLL Example:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1276756" class="Code">ASIC “dll/dll_0_0” TYPE “CIMDLLA” SMI_OFFSET=”0x420”;</pre></td></tr></table></div><p id="ww1276883" class="Body"><span></span>PLL Example:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1276882" class="Code">ASIC “pll/pll_0_0” TYPE “EHXPLLA” SMI_OFFSET=“0x410“;</pre></td></tr></table></div><p id="ww1276887" class="Body"><span></span>MACO Example:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1276886" class="Code">ASIC "flxmc_sys_ge/flxmc_top_sys/flxmc_top_ebr/flxmc_top_mib" TYPE "FLXMC" SMI_OFFSET="0x500";</pre></td></tr></table></div><h5 id="ww1276888" class="HeadingRunIn"><span></span>LatticeSC DLL and PLL ASIC Types</h5><p id="ww1289473" class="Body"><span></span>The following list shows the ASIC TYPE keyword for each LatticeSC PLL and DLL that can be implemented with the SMI system bus.</p><div id="ww1276764" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>CIDDLLA – DLL clock injection delay removal. Reduces clock injection delay, which is the delay from the input pin of the device to a destination element such as a flip-flop.</div><div id="ww1276765" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>CIMDLLA – DLL clock injection delay match. Allows two synchronous clock inputs to be used to create a digital control (DCNTL) vector that is the delta of the delay between the two clocks.</div><div id="ww1276766" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>SDCDLLA – single delay cell dll. Corrects for clock injection and enables the 9-bit ALU output</div><div id="ww1276767" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>TRDLLA – time reference delay. Generates four phases of the clock—0, 90, 180, 270 degrees—along with the control setting used to generate these phases.</div><div id="ww1276768" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>EHXPLLA – enhanced extended performance PLL. </div><p id="ww1276003" class="Body"><span></span>See <span style="font-style: italic">Technical Note</span> <span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=19018" target="_blank">1098</a></span><span style="font-style: italic">, LatticeSC sysCLOCK PLL/DLL User’s Guide,</span> for more information.</p><h5 id="ww1276773" class="HeadingRunIn"><span></span>LatticeSCM MACO ASIC Types</h5><p id="ww1282331" class="Body"><span></span>The following list shows the MACO blocks that can be implemented with the SMI system bus and the ASIC type keywords for each.</p><div id="ww1282363" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>FLXMC – ethernet flexiMAC, a media access controller. The FLXMC includes the following ASIC type:</div><div id="ww1282364" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>FLXMC.</div><div id="ww1282366" class="Indented">See <span style="font-style: italic">User Guide</span> <span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=20149" target="_blank">48</a></span><span style="font-style: italic">, LatticeSCM Ethernet flexiMAC MACO Core</span>, for more information.</div><div id="ww1276780" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>SPI4.2 – system packet interface level 4 IP core. The ASIC type for the SPI4.2 depends on the size of the device and the site used for the SPI4.2 MACO. Therefore, the SPI4.2 includes the following ASIC types:</div><div id="ww1282181" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>SPI4_15LLM0</div><div id="ww1282262" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>SPI4_25LLM0</div><div id="ww1282267" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>SPI4_25RLM0</div><div id="ww1282272" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>SPI4_40LLM0</div><div id="ww1282277" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>SPI4_40RLM0</div><div id="ww1282282" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>SPI4_80LLM0</div><div id="ww1282287" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>SPI4_80RLM0</div><div id="ww1282292" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>SPI4_115LLM0</div><div id="ww1282298" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>SPI4_115RLM0</div><div id="ww1276050" class="Indented">See <span style="font-style: italic">User Guide </span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=20146" target="_blank">44</a></span><span style="font-style: italic">, LatticeSCM SPI4.2 MACO Core, </span>for more information<span style="font-style: italic">.</span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>