{
  "constraints__clocks__count": 3,
  "constraints__clocks__details": [
    "mrx_clk_pad_i: 500.0000",
    "mtx_clk_pad_i: 500.0000",
    "wb_clk_i: 1500.0000"
  ],
  "cts__clock__skew__hold": 202.253,
  "cts__clock__skew__hold__post_repair": 202.225,
  "cts__clock__skew__hold__pre_repair": 202.225,
  "cts__clock__skew__setup": 215.472,
  "cts__clock__skew__setup__post_repair": 215.506,
  "cts__clock__skew__setup__pre_repair": 215.506,
  "cts__cpu__total": 88.07,
  "cts__design__core__area": 18701.9,
  "cts__design__core__area__post_repair": 18701.9,
  "cts__design__core__area__pre_repair": 18701.9,
  "cts__design__die__area": 19872.3,
  "cts__design__die__area__post_repair": 19872.3,
  "cts__design__die__area__pre_repair": 19872.3,
  "cts__design__instance__area": 8008.82,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 8006.67,
  "cts__design__instance__area__pre_repair": 8006.67,
  "cts__design__instance__area__stdcell": 8008.82,
  "cts__design__instance__area__stdcell__post_repair": 8006.67,
  "cts__design__instance__area__stdcell__pre_repair": 8006.67,
  "cts__design__instance__count": 58323,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 58302,
  "cts__design__instance__count__pre_repair": 58302,
  "cts__design__instance__count__setup_buffer": 17,
  "cts__design__instance__count__stdcell": 58323,
  "cts__design__instance__count__stdcell__post_repair": 58302,
  "cts__design__instance__count__stdcell__pre_repair": 58302,
  "cts__design__instance__displacement__max": 1.012,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 17.795,
  "cts__design__instance__utilization": 0.428236,
  "cts__design__instance__utilization__post_repair": 0.42812,
  "cts__design__instance__utilization__pre_repair": 0.42812,
  "cts__design__instance__utilization__stdcell": 0.428236,
  "cts__design__instance__utilization__stdcell__post_repair": 0.42812,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.42812,
  "cts__design__io": 216,
  "cts__design__io__post_repair": 216,
  "cts__design__io__pre_repair": 216,
  "cts__design__violations": 0,
  "cts__mem__peak": 488696.0,
  "cts__power__internal__total": 0.0476537,
  "cts__power__internal__total__post_repair": 0.0476547,
  "cts__power__internal__total__pre_repair": 0.0476547,
  "cts__power__leakage__total": 6.54082e-06,
  "cts__power__leakage__total__post_repair": 6.53774e-06,
  "cts__power__leakage__total__pre_repair": 6.53774e-06,
  "cts__power__switching__total": 0.0131258,
  "cts__power__switching__total__post_repair": 0.0131016,
  "cts__power__switching__total__pre_repair": 0.0131016,
  "cts__power__total": 0.060786,
  "cts__power__total__post_repair": 0.0607629,
  "cts__power__total__pre_repair": 0.0607629,
  "cts__route__wirelength__estimated": 161039,
  "cts__runtime__total": "1:28.40",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0979861,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0973806,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0973806,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.0358844,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0393665,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0393665,
  "cts__timing__drv__setup_violation_count": 17,
  "cts__timing__drv__setup_violation_count__post_repair": 18,
  "cts__timing__drv__setup_violation_count__pre_repair": 18,
  "cts__timing__setup__tns": -416.811,
  "cts__timing__setup__tns__post_repair": -1567.89,
  "cts__timing__setup__tns__pre_repair": -1567.89,
  "cts__timing__setup__ws": -26.5596,
  "cts__timing__setup__ws__post_repair": -92.6347,
  "cts__timing__setup__ws__pre_repair": -92.6347,
  "design__io__hpwl": 8312149,
  "detailedplace__cpu__total": 66.69,
  "detailedplace__design__core__area": 18701.9,
  "detailedplace__design__die__area": 19872.3,
  "detailedplace__design__instance__area": 7749.91,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 7749.91,
  "detailedplace__design__instance__count": 57715,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 57715,
  "detailedplace__design__instance__displacement__max": 2.034,
  "detailedplace__design__instance__displacement__mean": 0.371,
  "detailedplace__design__instance__displacement__total": 21430.3,
  "detailedplace__design__instance__utilization": 0.414391,
  "detailedplace__design__instance__utilization__stdcell": 0.414391,
  "detailedplace__design__io": 216,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 447868.0,
  "detailedplace__power__internal__total": 0.032971,
  "detailedplace__power__leakage__total": 6.26968e-06,
  "detailedplace__power__switching__total": 0.00238368,
  "detailedplace__power__total": 0.035361,
  "detailedplace__route__wirelength__estimated": 158657,
  "detailedplace__runtime__total": "1:07.03",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0973806,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0393604,
  "detailedplace__timing__drv__setup_violation_count": 18,
  "detailedplace__timing__setup__tns": -1461.54,
  "detailedplace__timing__setup__ws": -86.6644,
  "detailedroute__cpu__total": 9124.82,
  "detailedroute__mem__peak": 11093968.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 32088,
  "detailedroute__route__drc_errors__iter:2": 257,
  "detailedroute__route__drc_errors__iter:3": 63,
  "detailedroute__route__drc_errors__iter:4": 1,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 56446,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 500994,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 500994,
  "detailedroute__route__wirelength": 221164,
  "detailedroute__route__wirelength__iter:1": 222875,
  "detailedroute__route__wirelength__iter:2": 221220,
  "detailedroute__route__wirelength__iter:3": 221165,
  "detailedroute__route__wirelength__iter:4": 221164,
  "detailedroute__route__wirelength__iter:5": 221164,
  "detailedroute__runtime__total": "7:45.22",
  "fillcell__cpu__total": 3.26,
  "fillcell__mem__peak": 341508.0,
  "fillcell__runtime__total": "0:03.49",
  "finish__clock__skew__hold": 208.607,
  "finish__clock__skew__setup": 224.221,
  "finish__cpu__total": 104.2,
  "finish__design__core__area": 18701.9,
  "finish__design__die__area": 19872.3,
  "finish__design__instance__area": 8001.21,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 8001.21,
  "finish__design__instance__count": 58332,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 58332,
  "finish__design__instance__utilization": 0.427829,
  "finish__design__instance__utilization__stdcell": 0.427829,
  "finish__design__io": 216,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.383426,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.38337,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.43942,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.434932,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.33058,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.434932,
  "finish__mem__peak": 1949840.0,
  "finish__power__internal__total": 0.0477137,
  "finish__power__leakage__total": 6.50302e-06,
  "finish__power__switching__total": 0.0134907,
  "finish__power__total": 0.0612109,
  "finish__runtime__total": "1:45.15",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.15439,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 662,
  "finish__timing__drv__max_slew_limit": -0.352232,
  "finish__timing__drv__setup_violation_count": 51,
  "finish__timing__setup__tns": -4012.46,
  "finish__timing__setup__ws": -124.774,
  "finish__timing__wns_percent_delay": -6.980973,
  "finish_merge__cpu__total": 12.86,
  "finish_merge__mem__peak": 729712.0,
  "finish_merge__runtime__total": "0:13.44",
  "floorplan__cpu__total": 20.13,
  "floorplan__design__core__area": 18701.9,
  "floorplan__design__die__area": 19872.3,
  "floorplan__design__instance__area": 7053.31,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 7053.31,
  "floorplan__design__instance__count": 53170,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 53170,
  "floorplan__design__instance__utilization": 0.377144,
  "floorplan__design__instance__utilization__stdcell": 0.377144,
  "floorplan__design__io": 216,
  "floorplan__mem__peak": 369948.0,
  "floorplan__power__internal__total": 0.0387106,
  "floorplan__power__leakage__total": 5.23395e-06,
  "floorplan__power__switching__total": 0.00159773,
  "floorplan__power__total": 0.0403135,
  "floorplan__runtime__total": "0:20.48",
  "floorplan__timing__setup__tns": -17482600.0,
  "floorplan__timing__setup__ws": -118111,
  "floorplan_io__cpu__total": 2.34,
  "floorplan_io__mem__peak": 242408.0,
  "floorplan_io__runtime__total": "0:02.47",
  "floorplan_macro__cpu__total": 2.37,
  "floorplan_macro__mem__peak": 241708.0,
  "floorplan_macro__runtime__total": "0:02.51",
  "floorplan_pdn__cpu__total": 3.6,
  "floorplan_pdn__mem__peak": 250524.0,
  "floorplan_pdn__runtime__total": "0:03.78",
  "floorplan_tap__cpu__total": 2.67,
  "floorplan_tap__mem__peak": 209608.0,
  "floorplan_tap__runtime__total": "0:02.78",
  "floorplan_tdms__cpu__total": 2.38,
  "floorplan_tdms__mem__peak": 240624.0,
  "floorplan_tdms__runtime__total": "0:02.51",
  "globalplace__cpu__total": 325.08,
  "globalplace__design__core__area": 18701.9,
  "globalplace__design__die__area": 19872.3,
  "globalplace__design__instance__area": 7119.85,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 7119.85,
  "globalplace__design__instance__count": 55452,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 55452,
  "globalplace__design__instance__utilization": 0.380702,
  "globalplace__design__instance__utilization__stdcell": 0.380702,
  "globalplace__design__io": 216,
  "globalplace__mem__peak": 784420.0,
  "globalplace__power__internal__total": 0.041473,
  "globalplace__power__leakage__total": 5.23395e-06,
  "globalplace__power__switching__total": 0.00214536,
  "globalplace__power__total": 0.0436236,
  "globalplace__runtime__total": "4:33.01",
  "globalplace__timing__setup__tns": -31913900.0,
  "globalplace__timing__setup__ws": -214806,
  "globalplace_io__cpu__total": 2.37,
  "globalplace_io__mem__peak": 249552.0,
  "globalplace_io__runtime__total": "0:02.52",
  "globalplace_skip_io__cpu__total": 22.19,
  "globalplace_skip_io__mem__peak": 315640.0,
  "globalplace_skip_io__runtime__total": "0:22.36",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 197.975,
  "globalroute__clock__skew__setup": 212.117,
  "globalroute__cpu__total": 128.69,
  "globalroute__design__core__area": 18701.9,
  "globalroute__design__die__area": 19872.3,
  "globalroute__design__instance__area": 8001.21,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 8001.21,
  "globalroute__design__instance__count": 58332,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 3,
  "globalroute__design__instance__count__stdcell": 58332,
  "globalroute__design__instance__displacement__max": 0.81,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 4.374,
  "globalroute__design__instance__utilization": 0.427829,
  "globalroute__design__instance__utilization__stdcell": 0.427829,
  "globalroute__design__io": 216,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 1062804.0,
  "globalroute__power__internal__total": 0.0476476,
  "globalroute__power__leakage__total": 6.50304e-06,
  "globalroute__power__switching__total": 0.0137814,
  "globalroute__power__total": 0.0614355,
  "globalroute__route__wirelength__estimated": 161242,
  "globalroute__runtime__total": "2:10.73",
  "globalroute__timing__clock__slack": "N/A",
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0796819,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 30,
  "globalroute__timing__drv__max_slew_limit": -0.0285887,
  "globalroute__timing__drv__setup_violation_count": 17,
  "globalroute__timing__setup__tns": -544.629,
  "globalroute__timing__setup__ws": -33.9175,
  "placeopt__cpu__total": 56.23,
  "placeopt__design__core__area": 18701.9,
  "placeopt__design__core__area__pre_opt": 18701.9,
  "placeopt__design__die__area": 19872.3,
  "placeopt__design__die__area__pre_opt": 19872.3,
  "placeopt__design__instance__area": 7749.91,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 7119.85,
  "placeopt__design__instance__area__stdcell": 7749.91,
  "placeopt__design__instance__area__stdcell__pre_opt": 7119.85,
  "placeopt__design__instance__count": 57715,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 55452,
  "placeopt__design__instance__count__stdcell": 57715,
  "placeopt__design__instance__count__stdcell__pre_opt": 55452,
  "placeopt__design__instance__utilization": 0.414391,
  "placeopt__design__instance__utilization__pre_opt": 0.380702,
  "placeopt__design__instance__utilization__stdcell": 0.414391,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.380702,
  "placeopt__design__io": 216,
  "placeopt__design__io__pre_opt": 216,
  "placeopt__mem__peak": 421784.0,
  "placeopt__power__internal__total": 0.0325725,
  "placeopt__power__internal__total__pre_opt": 0.041473,
  "placeopt__power__leakage__total": 6.34225e-06,
  "placeopt__power__leakage__total__pre_opt": 5.23395e-06,
  "placeopt__power__switching__total": 0.00145217,
  "placeopt__power__switching__total__pre_opt": 0.00214536,
  "placeopt__power__total": 0.034031,
  "placeopt__power__total__pre_opt": 0.0436236,
  "placeopt__runtime__total": "0:56.51",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.104667,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.029278,
  "placeopt__timing__drv__setup_violation_count": 18,
  "placeopt__timing__setup__tns": -1682.88,
  "placeopt__timing__setup__tns__pre_opt": -31913900.0,
  "placeopt__timing__setup__ws": -94.6796,
  "placeopt__timing__setup__ws__pre_opt": -214806,
  "run__flow__design": "ethmac",
  "run__flow__generate_date": "2024-03-12 23:15",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12536-g6408ac690",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "7c179714199a19afa1a039e078a469517de55221",
  "run__flow__scripts_commit": "7c179714199a19afa1a039e078a469517de55221",
  "run__flow__uuid": "43a3bdc7-4649-4aec-9ccd-73215c03fbdf",
  "run__flow__variant": "base",
  "synth__cpu__total": 73.38,
  "synth__design__instance__area__stdcell": 7504.26768,
  "synth__design__instance__count__stdcell": 59091.0,
  "synth__mem__peak": 354544.0,
  "synth__runtime__total": "1:13.99",
  "total_time": "0:22:16.380000"
}