{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575211788436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575211788437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 22:49:48 2019 " "Processing started: Sun Dec 01 22:49:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575211788437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575211788437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575211788437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575211788795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part6.v(11) " "Verilog HDL information at part6.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "part6.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part6.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575211788853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 1 1 " "Found 1 design units, including 1 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575211788855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575211788855 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part5.v(8) " "Verilog HDL information at part5.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "part5.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part5.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575211788859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 1 1 " "Found 1 design units, including 1 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575211788859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575211788859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575211788898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part6.v(42) " "Verilog HDL assignment warning at part6.v(42): truncated value with size 32 to match size of target (3)" {  } { { "part6.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part6.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575211789041 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part6.v(44) " "Verilog HDL assignment warning at part6.v(44): truncated value with size 32 to match size of target (3)" {  } { { "part6.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part6.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575211789041 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part6.v(46) " "Verilog HDL assignment warning at part6.v(46): truncated value with size 32 to match size of target (3)" {  } { { "part6.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part6.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575211789041 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part6.v(48) " "Verilog HDL assignment warning at part6.v(48): truncated value with size 32 to match size of target (3)" {  } { { "part6.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part6.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575211789041 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part6.v(50) " "Verilog HDL assignment warning at part6.v(50): truncated value with size 32 to match size of target (3)" {  } { { "part6.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part6.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575211789041 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part6.v(52) " "Verilog HDL assignment warning at part6.v(52): truncated value with size 32 to match size of target (3)" {  } { { "part6.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part6.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575211789042 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part6.v(54) " "Verilog HDL assignment warning at part6.v(54): truncated value with size 32 to match size of target (3)" {  } { { "part6.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part6.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575211789042 "|part6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part6.v(56) " "Verilog HDL assignment warning at part6.v(56): truncated value with size 32 to match size of target (3)" {  } { { "part6.v" "" { Text "E:/altera/13.1/lab/lab5/part5_restored/part6.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575211789042 "|part6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1575211789758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/13.1/lab/lab5/part5_restored/output_files/part5.map.smsg " "Generated suppressed messages file E:/altera/13.1/lab/lab5/part5_restored/output_files/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575211790093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575211790191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575211790191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575211790255 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575211790255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575211790255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575211790255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575211790310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 22:49:50 2019 " "Processing ended: Sun Dec 01 22:49:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575211790310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575211790310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575211790310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575211790310 ""}
