// Seed: 3172582309
module module_0;
  wire id_1 = 1;
  assign id_1 = 1;
  assign id_1 = 1;
  tri0 id_2;
  id_4 :
  assert property (@(1) id_2) $display(1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_6;
  final id_3[1'b0+1] <= 1;
  wire id_7 = id_6[1 : 1], id_8;
  module_0 modCall_1 ();
  wire id_9, id_10;
endmodule
