ARM GAS  /tmp/ccVjsA0O.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_ll_utils.c"
  15              		.section	.text.UTILS_SetFlashLatency,"ax",%progbits
  16              		.align	1
  17              		.thumb
  18              		.thumb_func
  20              	UTILS_SetFlashLatency:
  21              		@ args = 0, pretend = 0, frame = 0
  22              		@ frame_needed = 0, uses_anonymous_args = 0
  23              		@ link register save eliminated.
  24 0000 B0B1     		cbz	r0, .L4
  25 0002 0C4B     		ldr	r3, .L7
  26 0004 9842     		cmp	r0, r3
  27 0006 05D8     		bhi	.L5
  28 0008 0B4B     		ldr	r3, .L7+4
  29 000a 9842     		cmp	r0, r3
  30 000c 94BF     		ite	ls
  31 000e 0020     		movls	r0, #0
  32 0010 0120     		movhi	r0, #1
  33 0012 00E0     		b	.L3
  34              	.L5:
  35 0014 0220     		movs	r0, #2
  36              	.L3:
  37 0016 094A     		ldr	r2, .L7+8
  38 0018 1368     		ldr	r3, [r2]
  39 001a 23F00703 		bic	r3, r3, #7
  40 001e 0343     		orrs	r3, r3, r0
  41 0020 1360     		str	r3, [r2]
  42 0022 1368     		ldr	r3, [r2]
  43 0024 03F00703 		and	r3, r3, #7
  44 0028 181A     		subs	r0, r3, r0
  45 002a 18BF     		it	ne
  46 002c 0120     		movne	r0, #1
  47 002e 7047     		bx	lr
  48              	.L4:
  49 0030 0120     		movs	r0, #1
  50 0032 7047     		bx	lr
  51              	.L8:
  52              		.align	2
  53              	.L7:
  54 0034 006CDC02 		.word	48000000
  55 0038 00366E01 		.word	24000000
  56 003c 00200240 		.word	1073881088
  58              		.section	.text.UTILS_EnablePLLAndSwitchSystem,"ax",%progbits
  59              		.align	1
ARM GAS  /tmp/ccVjsA0O.s 			page 2


  60              		.thumb
  61              		.thumb_func
  63              	UTILS_EnablePLLAndSwitchSystem:
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  66 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
  67 0004 274C     		ldr	r4, .L25
  68 0006 284E     		ldr	r6, .L25+4
  69 0008 6368     		ldr	r3, [r4, #4]
  70 000a 284F     		ldr	r7, .L25+8
  71 000c C3F30313 		ubfx	r3, r3, #4, #4
  72 0010 FB5C     		ldrb	r3, [r7, r3]	@ zero_extendqisi2
  73 0012 3268     		ldr	r2, [r6]
  74 0014 0546     		mov	r5, r0
  75 0016 02FA03F9 		lsl	r9, r2, r3
  76 001a 8145     		cmp	r9, r0
  77 001c 8846     		mov	r8, r1
  78 001e 04D3     		bcc	.L10
  79              	.L12:
  80 0020 2368     		ldr	r3, [r4]
  81 0022 43F08073 		orr	r3, r3, #16777216
  82 0026 2360     		str	r3, [r4]
  83 0028 04E0     		b	.L11
  84              	.L10:
  85 002a FFF7FEFF 		bl	UTILS_SetFlashLatency
  86 002e 0028     		cmp	r0, #0
  87 0030 35D1     		bne	.L20
  88 0032 F5E7     		b	.L12
  89              	.L11:
  90 0034 2368     		ldr	r3, [r4]
  91 0036 1B4A     		ldr	r2, .L25
  92 0038 9B01     		lsls	r3, r3, #6
  93 003a FBD5     		bpl	.L11
  94 003c 5368     		ldr	r3, [r2, #4]
  95 003e 23F0F001 		bic	r1, r3, #240
  96 0042 D8F80030 		ldr	r3, [r8]
  97 0046 0B43     		orrs	r3, r3, r1
  98 0048 5360     		str	r3, [r2, #4]
  99 004a 5368     		ldr	r3, [r2, #4]
 100 004c 23F00303 		bic	r3, r3, #3
 101 0050 43F00203 		orr	r3, r3, #2
 102 0054 5360     		str	r3, [r2, #4]
 103              	.L14:
 104 0056 6268     		ldr	r2, [r4, #4]
 105 0058 124B     		ldr	r3, .L25
 106 005a 02F00C02 		and	r2, r2, #12
 107 005e 082A     		cmp	r2, #8
 108 0060 F9D1     		bne	.L14
 109 0062 5A68     		ldr	r2, [r3, #4]
 110 0064 A945     		cmp	r9, r5
 111 0066 22F4E061 		bic	r1, r2, #1792
 112 006a D8F80420 		ldr	r2, [r8, #4]
 113 006e 42EA0102 		orr	r2, r2, r1
 114 0072 5A60     		str	r2, [r3, #4]
 115 0074 5A68     		ldr	r2, [r3, #4]
 116 0076 22F46051 		bic	r1, r2, #14336
 117 007a D8F80820 		ldr	r2, [r8, #8]
ARM GAS  /tmp/ccVjsA0O.s 			page 3


 118 007e 42EA0102 		orr	r2, r2, r1
 119 0082 5A60     		str	r2, [r3, #4]
 120 0084 03D9     		bls	.L15
 121 0086 2846     		mov	r0, r5
 122 0088 FFF7FEFF 		bl	UTILS_SetFlashLatency
 123 008c 38B9     		cbnz	r0, .L20
 124              	.L15:
 125 008e D8F80030 		ldr	r3, [r8]
 126 0092 0020     		movs	r0, #0
 127 0094 C3F30313 		ubfx	r3, r3, #4, #4
 128 0098 FB5C     		ldrb	r3, [r7, r3]	@ zero_extendqisi2
 129 009a DD40     		lsrs	r5, r5, r3
 130 009c 3560     		str	r5, [r6]
 131              	.L20:
 132 009e BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 133              	.L26:
 134 00a2 00BF     		.align	2
 135              	.L25:
 136 00a4 00100240 		.word	1073876992
 137 00a8 00000000 		.word	SystemCoreClock
 138 00ac 00000000 		.word	AHBPrescTable
 140              		.section	.text.LL_Init1msTick,"ax",%progbits
 141              		.align	1
 142              		.global	LL_Init1msTick
 143              		.thumb
 144              		.thumb_func
 146              	LL_Init1msTick:
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 150 0000 4FF47A73 		mov	r3, #1000
 151 0004 B0FBF3F0 		udiv	r0, r0, r3
 152 0008 034B     		ldr	r3, .L28
 153 000a 0022     		movs	r2, #0
 154 000c 0138     		subs	r0, r0, #1
 155 000e 5860     		str	r0, [r3, #4]
 156 0010 9A60     		str	r2, [r3, #8]
 157 0012 0522     		movs	r2, #5
 158 0014 1A60     		str	r2, [r3]
 159 0016 7047     		bx	lr
 160              	.L29:
 161              		.align	2
 162              	.L28:
 163 0018 10E000E0 		.word	-536813552
 165              		.section	.text.LL_mDelay,"ax",%progbits
 166              		.align	1
 167              		.global	LL_mDelay
 168              		.thumb
 169              		.thumb_func
 171              	LL_mDelay:
 172              		@ args = 0, pretend = 0, frame = 8
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174              		@ link register save eliminated.
 175 0000 084B     		ldr	r3, .L41
 176 0002 82B0     		sub	sp, sp, #8
 177 0004 1B68     		ldr	r3, [r3]
 178 0006 421C     		adds	r2, r0, #1
ARM GAS  /tmp/ccVjsA0O.s 			page 4


 179 0008 0193     		str	r3, [sp, #4]
 180 000a 019B     		ldr	r3, [sp, #4]
 181 000c 00D0     		beq	.L33
 182 000e 0130     		adds	r0, r0, #1
 183              	.L33:
 184 0010 30B1     		cbz	r0, .L40
 185 0012 044B     		ldr	r3, .L41
 186 0014 1B68     		ldr	r3, [r3]
 187 0016 DB03     		lsls	r3, r3, #15
 188 0018 48BF     		it	mi
 189 001a 00F1FF30 		addmi	r0, r0, #-1
 190 001e F7E7     		b	.L33
 191              	.L40:
 192 0020 02B0     		add	sp, sp, #8
 193              		@ sp needed
 194 0022 7047     		bx	lr
 195              	.L42:
 196              		.align	2
 197              	.L41:
 198 0024 10E000E0 		.word	-536813552
 200              		.section	.text.LL_SetSystemCoreClock,"ax",%progbits
 201              		.align	1
 202              		.global	LL_SetSystemCoreClock
 203              		.thumb
 204              		.thumb_func
 206              	LL_SetSystemCoreClock:
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              		@ link register save eliminated.
 210 0000 014B     		ldr	r3, .L44
 211 0002 1860     		str	r0, [r3]
 212 0004 7047     		bx	lr
 213              	.L45:
 214 0006 00BF     		.align	2
 215              	.L44:
 216 0008 00000000 		.word	SystemCoreClock
 218              		.section	.text.LL_PLL_ConfigSystemClock_HSI,"ax",%progbits
 219              		.align	1
 220              		.global	LL_PLL_ConfigSystemClock_HSI
 221              		.thumb
 222              		.thumb_func
 224              	LL_PLL_ConfigSystemClock_HSI:
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227 0000 104B     		ldr	r3, .L56
 228 0002 10B5     		push	{r4, lr}
 229 0004 1A68     		ldr	r2, [r3]
 230 0006 9201     		lsls	r2, r2, #6
 231 0008 1AD4     		bmi	.L53
 232 000a 4FF40032 		mov	r2, #131072
 233 000e 4260     		str	r2, [r0, #4]
 234 0010 0268     		ldr	r2, [r0]
 235 0012 0D4C     		ldr	r4, .L56+4
 236 0014 900C     		lsrs	r0, r2, #18
 237 0016 0230     		adds	r0, r0, #2
 238 0018 6043     		muls	r0, r4, r0
 239 001a 1C68     		ldr	r4, [r3]
ARM GAS  /tmp/ccVjsA0O.s 			page 5


 240 001c A407     		lsls	r4, r4, #30
 241 001e 06D4     		bmi	.L51
 242 0020 1C68     		ldr	r4, [r3]
 243 0022 44F00104 		orr	r4, r4, #1
 244 0026 1C60     		str	r4, [r3]
 245              	.L49:
 246 0028 1C68     		ldr	r4, [r3]
 247 002a A407     		lsls	r4, r4, #30
 248 002c FCD5     		bpl	.L49
 249              	.L51:
 250 002e 5C68     		ldr	r4, [r3, #4]
 251 0030 24F47C14 		bic	r4, r4, #4128768
 252 0034 2243     		orrs	r2, r2, r4
 253 0036 5A60     		str	r2, [r3, #4]
 254 0038 BDE81040 		pop	{r4, lr}
 255 003c FFF7FEBF 		b	UTILS_EnablePLLAndSwitchSystem
 256              	.L53:
 257 0040 0120     		movs	r0, #1
 258 0042 10BD     		pop	{r4, pc}
 259              	.L57:
 260              		.align	2
 261              	.L56:
 262 0044 00100240 		.word	1073876992
 263 0048 00093D00 		.word	4000000
 265              		.section	.text.LL_PLL_ConfigSystemClock_HSE,"ax",%progbits
 266              		.align	1
 267              		.global	LL_PLL_ConfigSystemClock_HSE
 268              		.thumb
 269              		.thumb_func
 271              	LL_PLL_ConfigSystemClock_HSE:
 272              		@ args = 0, pretend = 0, frame = 0
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 274 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 275 0002 184C     		ldr	r4, .L71
 276 0004 2568     		ldr	r5, [r4]
 277 0006 AD01     		lsls	r5, r5, #6
 278 0008 2AD4     		bmi	.L67
 279 000a 5568     		ldr	r5, [r2, #4]
 280 000c 1768     		ldr	r7, [r2]
 281 000e 6A0C     		lsrs	r2, r5, #17
 282 0010 0132     		adds	r2, r2, #1
 283 0012 B0FBF2F0 		udiv	r0, r0, r2
 284 0016 2268     		ldr	r2, [r4]
 285 0018 BE0C     		lsrs	r6, r7, #18
 286 001a 0236     		adds	r6, r6, #2
 287 001c 9203     		lsls	r2, r2, #14
 288 001e 06FB00F0 		mul	r0, r6, r0
 289 0022 0ED4     		bmi	.L65
 290 0024 2268     		ldr	r2, [r4]
 291 0026 0129     		cmp	r1, #1
 292 0028 0CBF     		ite	eq
 293 002a 42F48022 		orreq	r2, r2, #262144
 294 002e 22F48022 		bicne	r2, r2, #262144
 295 0032 2260     		str	r2, [r4]
 296 0034 2268     		ldr	r2, [r4]
 297 0036 42F48032 		orr	r2, r2, #65536
 298 003a 2260     		str	r2, [r4]
ARM GAS  /tmp/ccVjsA0O.s 			page 6


 299              	.L63:
 300 003c 2268     		ldr	r2, [r4]
 301 003e 9103     		lsls	r1, r2, #14
 302 0040 FCD5     		bpl	.L63
 303              	.L65:
 304 0042 6268     		ldr	r2, [r4, #4]
 305 0044 47F48037 		orr	r7, r7, #65536
 306 0048 22F47C12 		bic	r2, r2, #4128768
 307 004c 3A43     		orrs	r2, r2, r7
 308 004e 05F44035 		and	r5, r5, #196608
 309 0052 2A43     		orrs	r2, r2, r5
 310 0054 6260     		str	r2, [r4, #4]
 311 0056 1946     		mov	r1, r3
 312 0058 BDE8F040 		pop	{r4, r5, r6, r7, lr}
 313 005c FFF7FEBF 		b	UTILS_EnablePLLAndSwitchSystem
 314              	.L67:
 315 0060 0120     		movs	r0, #1
 316 0062 F0BD     		pop	{r4, r5, r6, r7, pc}
 317              	.L72:
 318              		.align	2
 319              	.L71:
 320 0064 00100240 		.word	1073876992
 322              		.ident	"GCC: (15:4.9.3+svn231177-1) 4.9.3 20150529 (prerelease)"
ARM GAS  /tmp/ccVjsA0O.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_ll_utils.c
     /tmp/ccVjsA0O.s:16     .text.UTILS_SetFlashLatency:0000000000000000 $t
     /tmp/ccVjsA0O.s:20     .text.UTILS_SetFlashLatency:0000000000000000 UTILS_SetFlashLatency
     /tmp/ccVjsA0O.s:54     .text.UTILS_SetFlashLatency:0000000000000034 $d
     /tmp/ccVjsA0O.s:59     .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 $t
     /tmp/ccVjsA0O.s:63     .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 UTILS_EnablePLLAndSwitchSystem
     /tmp/ccVjsA0O.s:136    .text.UTILS_EnablePLLAndSwitchSystem:00000000000000a4 $d
     /tmp/ccVjsA0O.s:141    .text.LL_Init1msTick:0000000000000000 $t
     /tmp/ccVjsA0O.s:146    .text.LL_Init1msTick:0000000000000000 LL_Init1msTick
     /tmp/ccVjsA0O.s:163    .text.LL_Init1msTick:0000000000000018 $d
     /tmp/ccVjsA0O.s:166    .text.LL_mDelay:0000000000000000 $t
     /tmp/ccVjsA0O.s:171    .text.LL_mDelay:0000000000000000 LL_mDelay
     /tmp/ccVjsA0O.s:198    .text.LL_mDelay:0000000000000024 $d
     /tmp/ccVjsA0O.s:201    .text.LL_SetSystemCoreClock:0000000000000000 $t
     /tmp/ccVjsA0O.s:206    .text.LL_SetSystemCoreClock:0000000000000000 LL_SetSystemCoreClock
     /tmp/ccVjsA0O.s:216    .text.LL_SetSystemCoreClock:0000000000000008 $d
     /tmp/ccVjsA0O.s:219    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 $t
     /tmp/ccVjsA0O.s:224    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 LL_PLL_ConfigSystemClock_HSI
     /tmp/ccVjsA0O.s:262    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000044 $d
     /tmp/ccVjsA0O.s:266    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 $t
     /tmp/ccVjsA0O.s:271    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 LL_PLL_ConfigSystemClock_HSE
     /tmp/ccVjsA0O.s:320    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000064 $d

UNDEFINED SYMBOLS
SystemCoreClock
AHBPrescTable
