

================================================================
== Vitis HLS Report for 'kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1'
================================================================
* Date:           Mon Jan 12 14:42:01 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_store_res2_store_res2_l_0_l_store_res2_l_1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1065|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|     1028|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1028|     1155|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln84_1_fu_150_p2       |         +|   0|  0|   20|          13|           1|
    |add_ln84_fu_162_p2         |         +|   0|  0|   14|           7|           1|
    |add_ln85_fu_227_p2         |         +|   0|  0|   14|           7|           1|
    |add_ln87_fu_206_p2         |         +|   0|  0|   19|          12|          12|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln84_fu_144_p2        |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln85_fu_168_p2        |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln88_fu_221_p2        |      icmp|   0|  0|    9|           4|           2|
    |select_ln84_1_fu_256_p3    |    select|   0|  0|  473|           1|           1|
    |select_ln84_2_fu_182_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln84_fu_174_p3      |    select|   0|  0|    7|           1|           1|
    |select_ln88_fu_293_p3      |    select|   0|  0|  473|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1065|          70|          53|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten58_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_store_res2_l_0_load    |   9|          2|    7|         14|
    |ap_sig_allocacmp_store_res2_l_1_load    |   9|          2|    7|         14|
    |gmem_blk_n_W                            |   9|          2|    1|          2|
    |indvar_flatten58_fu_86                  |   9|          2|   13|         26|
    |phi_ln88_fu_74                          |   9|          2|  480|        960|
    |store_res2_l_0_fu_82                    |   9|          2|    7|         14|
    |store_res2_l_1_fu_78                    |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|  537|       1074|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln84_reg_338                 |    1|   0|    1|          0|
    |icmp_ln85_reg_342                 |    1|   0|    1|          0|
    |icmp_ln88_reg_352                 |    1|   0|    1|          0|
    |icmp_ln88_reg_352_pp0_iter1_reg   |    1|   0|    1|          0|
    |indvar_flatten58_fu_86            |   13|   0|   13|          0|
    |or_ln_reg_362                     |  512|   0|  512|          0|
    |phi_ln88_fu_74                    |  480|   0|  480|          0|
    |store_res2_l_0_fu_82              |    7|   0|    7|          0|
    |store_res2_l_1_fu_78              |    7|   0|    7|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1028|   0| 1028|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                                      gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                                      gmem|       pointer|
|sext_ln84            |   in|   58|     ap_none|                                                                 sext_ln84|        scalar|
|Y_address0           |  out|   12|   ap_memory|                                                                         Y|         array|
|Y_ce0                |  out|    1|   ap_memory|                                                                         Y|         array|
|Y_q0                 |   in|   32|   ap_memory|                                                                         Y|         array|
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln88 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%store_res2_l_1 = alloca i32 1"   --->   Operation 7 'alloca' 'store_res2_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%store_res2_l_0 = alloca i32 1"   --->   Operation 8 'alloca' 'store_res2_l_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten58 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln84_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln84"   --->   Operation 10 'read' 'sext_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln84_cast = sext i58 %sext_ln84_read"   --->   Operation 11 'sext' 'sext_ln84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_0, i32 0, i32 0, void @empty_4, i32 64, i32 0, void @empty, void @empty_5, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten58"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %store_res2_l_0"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %store_res2_l_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %phi_ln88"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten58_load = load i13 %indvar_flatten58" [kernel.cpp:84]   --->   Operation 18 'load' 'indvar_flatten58_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln84 = icmp_eq  i13 %indvar_flatten58_load, i13 4096" [kernel.cpp:84]   --->   Operation 19 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%add_ln84_1 = add i13 %indvar_flatten58_load, i13 1" [kernel.cpp:84]   --->   Operation 20 'add' 'add_ln84_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split4, void %store_res2.exit.exitStub" [kernel.cpp:84]   --->   Operation 21 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_res2_l_1_load = load i7 %store_res2_l_1" [kernel.cpp:85]   --->   Operation 22 'load' 'store_res2_l_1_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_res2_l_0_load = load i7 %store_res2_l_0" [kernel.cpp:84]   --->   Operation 23 'load' 'store_res2_l_0_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%add_ln84 = add i7 %store_res2_l_0_load, i7 1" [kernel.cpp:84]   --->   Operation 24 'add' 'add_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.71ns)   --->   "%icmp_ln85 = icmp_eq  i7 %store_res2_l_1_load, i7 64" [kernel.cpp:85]   --->   Operation 25 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.37ns)   --->   "%select_ln84 = select i1 %icmp_ln85, i7 0, i7 %store_res2_l_1_load" [kernel.cpp:84]   --->   Operation 26 'select' 'select_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.37ns)   --->   "%select_ln84_2 = select i1 %icmp_ln85, i7 %add_ln84, i7 %store_res2_l_0_load" [kernel.cpp:84]   --->   Operation 27 'select' 'select_ln84_2' <Predicate = (!icmp_ln84)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i7 %select_ln84_2" [kernel.cpp:87]   --->   Operation 28 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln87, i6 0" [kernel.cpp:85]   --->   Operation 29 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i7 %select_ln84" [kernel.cpp:87]   --->   Operation 30 'zext' 'zext_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.99ns)   --->   "%add_ln87 = add i12 %tmp_11_cast, i12 %zext_ln87" [kernel.cpp:87]   --->   Operation 31 'add' 'add_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i12 %add_ln87" [kernel.cpp:87]   --->   Operation 32 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Y_addr = getelementptr i32 %Y, i64 0, i64 %zext_ln87_1" [kernel.cpp:87]   --->   Operation 33 'getelementptr' 'Y_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i7 %select_ln84" [kernel.cpp:85]   --->   Operation 34 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.29ns)   --->   "%v32 = load i12 %Y_addr" [kernel.cpp:87]   --->   Operation 35 'load' 'v32' <Predicate = (!icmp_ln84)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln88 = icmp_eq  i4 %trunc_ln85, i4 15" [kernel.cpp:88]   --->   Operation 36 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split._crit_edge, void" [kernel.cpp:88]   --->   Operation 37 'br' 'br_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%add_ln85 = add i7 %select_ln84, i7 1" [kernel.cpp:85]   --->   Operation 38 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln84 = store i13 %add_ln84_1, i13 %indvar_flatten58" [kernel.cpp:84]   --->   Operation 39 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.46>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln84 = store i7 %select_ln84_2, i7 %store_res2_l_0" [kernel.cpp:84]   --->   Operation 40 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln85 = store i7 %add_ln85, i7 %store_res2_l_1" [kernel.cpp:85]   --->   Operation 41 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.36>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln84_cast" [kernel.cpp:84]   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%phi_ln88_load = load i480 %phi_ln88" [kernel.cpp:84]   --->   Operation 43 'load' 'phi_ln88_load' <Predicate = (!icmp_ln84 & !icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_store_res2_store_res2_l_0_l_store_res2_l_1_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.61ns)   --->   "%select_ln84_1 = select i1 %icmp_ln85, i480 0, i480 %phi_ln88_load" [kernel.cpp:84]   --->   Operation 46 'select' 'select_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [kernel.cpp:85]   --->   Operation 47 'specpipeline' 'specpipeline_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [kernel.cpp:85]   --->   Operation 48 'specloopname' 'specloopname_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.29ns)   --->   "%v32 = load i12 %Y_addr" [kernel.cpp:87]   --->   Operation 49 'load' 'v32' <Predicate = (!icmp_ln84)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln88 = bitcast i32 %v32" [kernel.cpp:88]   --->   Operation 50 'bitcast' 'bitcast_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %bitcast_ln88, i480 %select_ln84_1" [kernel.cpp:88]   --->   Operation 51 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %select_ln84_1, i32 32, i32 479" [kernel.cpp:84]   --->   Operation 52 'partselect' 'tmp_s' <Predicate = (!icmp_ln84 & !icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %bitcast_ln88, i448 %tmp_s" [kernel.cpp:88]   --->   Operation 53 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln84 & !icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.61ns)   --->   "%select_ln88 = select i1 %icmp_ln88, i480 0, i480 %tmp_1" [kernel.cpp:88]   --->   Operation 54 'select' 'select_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln88 = store i480 %select_ln88, i480 %phi_ln88" [kernel.cpp:88]   --->   Operation 55 'store' 'store_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.46>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 57 [1/1] (7.30ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem_addr, i512 %or_ln, i64 18446744073709551615" [kernel.cpp:88]   --->   Operation 57 'write' 'write_ln88' <Predicate = (icmp_ln88)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln88 = br void %.split._crit_edge" [kernel.cpp:88]   --->   Operation 58 'br' 'br_ln88' <Predicate = (icmp_ln88)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln84]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln88              (alloca           ) [ 0110]
store_res2_l_1        (alloca           ) [ 0100]
store_res2_l_0        (alloca           ) [ 0100]
indvar_flatten58      (alloca           ) [ 0100]
sext_ln84_read        (read             ) [ 0000]
sext_ln84_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten58_load (load             ) [ 0000]
icmp_ln84             (icmp             ) [ 0110]
add_ln84_1            (add              ) [ 0000]
br_ln84               (br               ) [ 0000]
store_res2_l_1_load   (load             ) [ 0000]
store_res2_l_0_load   (load             ) [ 0000]
add_ln84              (add              ) [ 0000]
icmp_ln85             (icmp             ) [ 0110]
select_ln84           (select           ) [ 0000]
select_ln84_2         (select           ) [ 0000]
trunc_ln87            (trunc            ) [ 0000]
tmp_11_cast           (bitconcatenate   ) [ 0000]
zext_ln87             (zext             ) [ 0000]
add_ln87              (add              ) [ 0000]
zext_ln87_1           (zext             ) [ 0000]
Y_addr                (getelementptr    ) [ 0110]
trunc_ln85            (trunc            ) [ 0000]
icmp_ln88             (icmp             ) [ 0111]
br_ln88               (br               ) [ 0000]
add_ln85              (add              ) [ 0000]
store_ln84            (store            ) [ 0000]
store_ln84            (store            ) [ 0000]
store_ln85            (store            ) [ 0000]
gmem_addr             (getelementptr    ) [ 0101]
phi_ln88_load         (load             ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
empty                 (speclooptripcount) [ 0000]
select_ln84_1         (select           ) [ 0000]
specpipeline_ln85     (specpipeline     ) [ 0000]
specloopname_ln85     (specloopname     ) [ 0000]
v32                   (load             ) [ 0000]
bitcast_ln88          (bitcast          ) [ 0000]
or_ln                 (bitconcatenate   ) [ 0101]
tmp_s                 (partselect       ) [ 0000]
tmp_1                 (bitconcatenate   ) [ 0000]
select_ln88           (select           ) [ 0000]
store_ln88            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
write_ln88            (write            ) [ 0000]
br_ln88               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln84">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_store_res2_store_res2_l_0_l_store_res2_l_1_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i480"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i448.i480.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i480.i32.i448"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="phi_ln88_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln88/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_res2_l_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="store_res2_l_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_res2_l_0_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="store_res2_l_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten58_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten58/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln84_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="58" slack="0"/>
<pin id="92" dir="0" index="1" bw="58" slack="0"/>
<pin id="93" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln84_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln88_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="512" slack="1"/>
<pin id="99" dir="0" index="2" bw="512" slack="1"/>
<pin id="100" dir="0" index="3" bw="1" slack="0"/>
<pin id="101" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln88/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="Y_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v32/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="sext_ln84_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="58" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="13" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="480" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvar_flatten58_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten58_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln84_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="13" slack="0"/>
<pin id="146" dir="0" index="1" bw="13" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln84_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_res2_l_1_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="store_res2_l_1_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_res2_l_0_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="store_res2_l_0_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln84_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln85_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln84_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="7" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln84_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="0"/>
<pin id="185" dir="0" index="2" bw="7" slack="0"/>
<pin id="186" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln87_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_11_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="6" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln87_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln87_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln87_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln85_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln88_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln85_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln84_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="13" slack="0"/>
<pin id="235" dir="0" index="1" bw="13" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln84_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln85_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="gmem_addr_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="1"/>
<pin id="251" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="phi_ln88_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="480" slack="1"/>
<pin id="255" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln88_load/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln84_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="480" slack="0"/>
<pin id="259" dir="0" index="2" bw="480" slack="0"/>
<pin id="260" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="bitcast_ln88_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="or_ln_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="512" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="480" slack="0"/>
<pin id="271" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="448" slack="0"/>
<pin id="277" dir="0" index="1" bw="480" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="0" index="3" bw="10" slack="0"/>
<pin id="280" dir="1" index="4" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="480" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="448" slack="0"/>
<pin id="289" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln88_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="480" slack="0"/>
<pin id="296" dir="0" index="2" bw="480" slack="0"/>
<pin id="297" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln88_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="480" slack="0"/>
<pin id="302" dir="0" index="1" bw="480" slack="1"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="phi_ln88_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="480" slack="0"/>
<pin id="307" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln88 "/>
</bind>
</comp>

<comp id="312" class="1005" name="store_res2_l_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="store_res2_l_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="store_res2_l_0_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="store_res2_l_0 "/>
</bind>
</comp>

<comp id="326" class="1005" name="indvar_flatten58_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="0"/>
<pin id="328" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten58 "/>
</bind>
</comp>

<comp id="333" class="1005" name="sext_ln84_cast_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln84_cast "/>
</bind>
</comp>

<comp id="338" class="1005" name="icmp_ln84_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="342" class="1005" name="icmp_ln85_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="347" class="1005" name="Y_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="1"/>
<pin id="349" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Y_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln88_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="357" class="1005" name="gmem_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="512" slack="1"/>
<pin id="359" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="or_ln_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="512" slack="1"/>
<pin id="364" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="70" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="72" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="90" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="156" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="156" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="168" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="162" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="159" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="174" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="194" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="220"><net_src comp="174" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="174" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="150" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="182" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="227" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="111" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="256" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="281"><net_src comp="62" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="256" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="66" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="290"><net_src comp="68" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="263" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="275" pin="4"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="285" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="74" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="315"><net_src comp="78" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="322"><net_src comp="82" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="329"><net_src comp="86" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="336"><net_src comp="117" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="341"><net_src comp="144" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="168" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="350"><net_src comp="104" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="355"><net_src comp="221" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="360"><net_src comp="248" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="365"><net_src comp="267" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
 - Input state : 
	Port: kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1 : gmem | {}
	Port: kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1 : sext_ln84 | {1 }
	Port: kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1 : Y | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten58_load : 1
		icmp_ln84 : 2
		add_ln84_1 : 2
		br_ln84 : 3
		store_res2_l_1_load : 1
		store_res2_l_0_load : 1
		add_ln84 : 2
		icmp_ln85 : 2
		select_ln84 : 3
		select_ln84_2 : 3
		trunc_ln87 : 4
		tmp_11_cast : 5
		zext_ln87 : 4
		add_ln87 : 6
		zext_ln87_1 : 7
		Y_addr : 8
		trunc_ln85 : 4
		v32 : 9
		icmp_ln88 : 5
		br_ln88 : 6
		add_ln85 : 4
		store_ln84 : 3
		store_ln84 : 4
		store_ln85 : 5
	State 2
		select_ln84_1 : 1
		bitcast_ln88 : 1
		or_ln : 2
		tmp_s : 2
		tmp_1 : 3
		select_ln88 : 4
		store_ln88 : 5
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     select_ln84_fu_174    |    0    |    7    |
|  select  |    select_ln84_2_fu_182   |    0    |    7    |
|          |    select_ln84_1_fu_256   |    0    |   473   |
|          |     select_ln88_fu_293    |    0    |   473   |
|----------|---------------------------|---------|---------|
|          |     add_ln84_1_fu_150     |    0    |    20   |
|    add   |      add_ln84_fu_162      |    0    |    14   |
|          |      add_ln87_fu_206      |    0    |    19   |
|          |      add_ln85_fu_227      |    0    |    14   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln84_fu_144     |    0    |    12   |
|   icmp   |      icmp_ln85_fu_168     |    0    |    10   |
|          |      icmp_ln88_fu_221     |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln84_read_read_fu_90 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln88_write_fu_96  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln84_cast_fu_117   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln87_fu_190     |    0    |    0    |
|          |     trunc_ln85_fu_217     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     tmp_11_cast_fu_194    |    0    |    0    |
|bitconcatenate|        or_ln_fu_267       |    0    |    0    |
|          |        tmp_1_fu_285       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln87_fu_202     |    0    |    0    |
|          |     zext_ln87_1_fu_212    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_s_fu_275       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   1058  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     Y_addr_reg_347     |   12   |
|    gmem_addr_reg_357   |   512  |
|    icmp_ln84_reg_338   |    1   |
|    icmp_ln85_reg_342   |    1   |
|    icmp_ln88_reg_352   |    1   |
|indvar_flatten58_reg_326|   13   |
|      or_ln_reg_362     |   512  |
|    phi_ln88_reg_305    |   480  |
| sext_ln84_cast_reg_333 |   64   |
| store_res2_l_0_reg_319 |    7   |
| store_res2_l_1_reg_312 |    7   |
+------------------------+--------+
|          Total         |  1610  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1058  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1610  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1610  |  1067  |
+-----------+--------+--------+--------+
