// Seed: 3662088430
module module_0 #(
    parameter id_1 = 32'd78
);
  logic _id_1, id_2;
  assign id_2[id_1] = 1 ? -1'b0 <-> id_2 : id_1;
  always $signed(11);
  ;
endmodule
module module_1 (
    input  tri  id_0,
    output wire id_1,
    input  tri  id_2,
    output wand id_3,
    output wire id_4,
    input  tri1 id_5
);
  logic id_7;
  ;
  module_0 modCall_1 ();
  initial id_7 = id_7;
  logic id_8;
endmodule
module module_2 (
    output logic id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5
);
  initial @(*) id_0 = 1;
  module_0 modCall_1 ();
endmodule
