
SR_MHS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009198  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dd4  08009330  08009330  00019330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a104  0800a104  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a104  0800a104  0001a104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a10c  0800a10c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a10c  0800a10c  0001a10c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a110  0800a110  0001a110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800a114  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e5c  200001d8  0800a2ec  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001034  0800a2ec  00021034  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e31b  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003f05  00000000  00000000  0003e523  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001710  00000000  00000000  00042428  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001598  00000000  00000000  00043b38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001abde  00000000  00000000  000450d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015312  00000000  00000000  0005fcae  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00093795  00000000  00000000  00074fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00108755  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006144  00000000  00000000  001087d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200001d8 	.word	0x200001d8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08009318 	.word	0x08009318

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200001dc 	.word	0x200001dc
 80001d4:	08009318 	.word	0x08009318

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b972 	b.w	80004d4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	4688      	mov	r8, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14b      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000216:	428a      	cmp	r2, r1
 8000218:	4615      	mov	r5, r2
 800021a:	d967      	bls.n	80002ec <__udivmoddi4+0xe4>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0720 	rsb	r7, r2, #32
 8000226:	fa01 f302 	lsl.w	r3, r1, r2
 800022a:	fa20 f707 	lsr.w	r7, r0, r7
 800022e:	4095      	lsls	r5, r2
 8000230:	ea47 0803 	orr.w	r8, r7, r3
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000240:	fa1f fc85 	uxth.w	ip, r5
 8000244:	fb0e 8817 	mls	r8, lr, r7, r8
 8000248:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024c:	fb07 f10c 	mul.w	r1, r7, ip
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18eb      	adds	r3, r5, r3
 8000256:	f107 30ff 	add.w	r0, r7, #4294967295
 800025a:	f080 811b 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8118 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000264:	3f02      	subs	r7, #2
 8000266:	442b      	add	r3, r5
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000270:	fb0e 3310 	mls	r3, lr, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fc0c 	mul.w	ip, r0, ip
 800027c:	45a4      	cmp	ip, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	192c      	adds	r4, r5, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8107 	bcs.w	8000498 <__udivmoddi4+0x290>
 800028a:	45a4      	cmp	ip, r4
 800028c:	f240 8104 	bls.w	8000498 <__udivmoddi4+0x290>
 8000290:	3802      	subs	r0, #2
 8000292:	442c      	add	r4, r5
 8000294:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000298:	eba4 040c 	sub.w	r4, r4, ip
 800029c:	2700      	movs	r7, #0
 800029e:	b11e      	cbz	r6, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c6 4300 	strd	r4, r3, [r6]
 80002a8:	4639      	mov	r1, r7
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0xbe>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80eb 	beq.w	800048e <__udivmoddi4+0x286>
 80002b8:	2700      	movs	r7, #0
 80002ba:	e9c6 0100 	strd	r0, r1, [r6]
 80002be:	4638      	mov	r0, r7
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	fab3 f783 	clz	r7, r3
 80002ca:	2f00      	cmp	r7, #0
 80002cc:	d147      	bne.n	800035e <__udivmoddi4+0x156>
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xd0>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80fa 	bhi.w	80004cc <__udivmoddi4+0x2c4>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb61 0303 	sbc.w	r3, r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4698      	mov	r8, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d0e0      	beq.n	80002a8 <__udivmoddi4+0xa0>
 80002e6:	e9c6 4800 	strd	r4, r8, [r6]
 80002ea:	e7dd      	b.n	80002a8 <__udivmoddi4+0xa0>
 80002ec:	b902      	cbnz	r2, 80002f0 <__udivmoddi4+0xe8>
 80002ee:	deff      	udf	#255	; 0xff
 80002f0:	fab2 f282 	clz	r2, r2
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	f040 808f 	bne.w	8000418 <__udivmoddi4+0x210>
 80002fa:	1b49      	subs	r1, r1, r5
 80002fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000300:	fa1f f885 	uxth.w	r8, r5
 8000304:	2701      	movs	r7, #1
 8000306:	fbb1 fcfe 	udiv	ip, r1, lr
 800030a:	0c23      	lsrs	r3, r4, #16
 800030c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb08 f10c 	mul.w	r1, r8, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x124>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4299      	cmp	r1, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 800032a:	4684      	mov	ip, r0
 800032c:	1a59      	subs	r1, r3, r1
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1410 	mls	r4, lr, r0, r1
 8000338:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x14c>
 8000344:	192c      	adds	r4, r5, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x14a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80b6 	bhi.w	80004be <__udivmoddi4+0x2b6>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e79f      	b.n	800029e <__udivmoddi4+0x96>
 800035e:	f1c7 0c20 	rsb	ip, r7, #32
 8000362:	40bb      	lsls	r3, r7
 8000364:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000368:	ea4e 0e03 	orr.w	lr, lr, r3
 800036c:	fa01 f407 	lsl.w	r4, r1, r7
 8000370:	fa20 f50c 	lsr.w	r5, r0, ip
 8000374:	fa21 f30c 	lsr.w	r3, r1, ip
 8000378:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800037c:	4325      	orrs	r5, r4
 800037e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000382:	0c2c      	lsrs	r4, r5, #16
 8000384:	fb08 3319 	mls	r3, r8, r9, r3
 8000388:	fa1f fa8e 	uxth.w	sl, lr
 800038c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000390:	fb09 f40a 	mul.w	r4, r9, sl
 8000394:	429c      	cmp	r4, r3
 8000396:	fa02 f207 	lsl.w	r2, r2, r7
 800039a:	fa00 f107 	lsl.w	r1, r0, r7
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1e 0303 	adds.w	r3, lr, r3
 80003a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a8:	f080 8087 	bcs.w	80004ba <__udivmoddi4+0x2b2>
 80003ac:	429c      	cmp	r4, r3
 80003ae:	f240 8084 	bls.w	80004ba <__udivmoddi4+0x2b2>
 80003b2:	f1a9 0902 	sub.w	r9, r9, #2
 80003b6:	4473      	add	r3, lr
 80003b8:	1b1b      	subs	r3, r3, r4
 80003ba:	b2ad      	uxth	r5, r5
 80003bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c0:	fb08 3310 	mls	r3, r8, r0, r3
 80003c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003cc:	45a2      	cmp	sl, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1e 0404 	adds.w	r4, lr, r4
 80003d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d8:	d26b      	bcs.n	80004b2 <__udivmoddi4+0x2aa>
 80003da:	45a2      	cmp	sl, r4
 80003dc:	d969      	bls.n	80004b2 <__udivmoddi4+0x2aa>
 80003de:	3802      	subs	r0, #2
 80003e0:	4474      	add	r4, lr
 80003e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e6:	fba0 8902 	umull	r8, r9, r0, r2
 80003ea:	eba4 040a 	sub.w	r4, r4, sl
 80003ee:	454c      	cmp	r4, r9
 80003f0:	46c2      	mov	sl, r8
 80003f2:	464b      	mov	r3, r9
 80003f4:	d354      	bcc.n	80004a0 <__udivmoddi4+0x298>
 80003f6:	d051      	beq.n	800049c <__udivmoddi4+0x294>
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d069      	beq.n	80004d0 <__udivmoddi4+0x2c8>
 80003fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000400:	eb64 0403 	sbc.w	r4, r4, r3
 8000404:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000408:	40fd      	lsrs	r5, r7
 800040a:	40fc      	lsrs	r4, r7
 800040c:	ea4c 0505 	orr.w	r5, ip, r5
 8000410:	e9c6 5400 	strd	r5, r4, [r6]
 8000414:	2700      	movs	r7, #0
 8000416:	e747      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000418:	f1c2 0320 	rsb	r3, r2, #32
 800041c:	fa20 f703 	lsr.w	r7, r0, r3
 8000420:	4095      	lsls	r5, r2
 8000422:	fa01 f002 	lsl.w	r0, r1, r2
 8000426:	fa21 f303 	lsr.w	r3, r1, r3
 800042a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800042e:	4338      	orrs	r0, r7
 8000430:	0c01      	lsrs	r1, r0, #16
 8000432:	fbb3 f7fe 	udiv	r7, r3, lr
 8000436:	fa1f f885 	uxth.w	r8, r5
 800043a:	fb0e 3317 	mls	r3, lr, r7, r3
 800043e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000442:	fb07 f308 	mul.w	r3, r7, r8
 8000446:	428b      	cmp	r3, r1
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x256>
 800044e:	1869      	adds	r1, r5, r1
 8000450:	f107 3cff 	add.w	ip, r7, #4294967295
 8000454:	d22f      	bcs.n	80004b6 <__udivmoddi4+0x2ae>
 8000456:	428b      	cmp	r3, r1
 8000458:	d92d      	bls.n	80004b6 <__udivmoddi4+0x2ae>
 800045a:	3f02      	subs	r7, #2
 800045c:	4429      	add	r1, r5
 800045e:	1acb      	subs	r3, r1, r3
 8000460:	b281      	uxth	r1, r0
 8000462:	fbb3 f0fe 	udiv	r0, r3, lr
 8000466:	fb0e 3310 	mls	r3, lr, r0, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb00 f308 	mul.w	r3, r0, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x27e>
 8000476:	1869      	adds	r1, r5, r1
 8000478:	f100 3cff 	add.w	ip, r0, #4294967295
 800047c:	d217      	bcs.n	80004ae <__udivmoddi4+0x2a6>
 800047e:	428b      	cmp	r3, r1
 8000480:	d915      	bls.n	80004ae <__udivmoddi4+0x2a6>
 8000482:	3802      	subs	r0, #2
 8000484:	4429      	add	r1, r5
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048c:	e73b      	b.n	8000306 <__udivmoddi4+0xfe>
 800048e:	4637      	mov	r7, r6
 8000490:	4630      	mov	r0, r6
 8000492:	e709      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000494:	4607      	mov	r7, r0
 8000496:	e6e7      	b.n	8000268 <__udivmoddi4+0x60>
 8000498:	4618      	mov	r0, r3
 800049a:	e6fb      	b.n	8000294 <__udivmoddi4+0x8c>
 800049c:	4541      	cmp	r1, r8
 800049e:	d2ab      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004a4:	eb69 020e 	sbc.w	r2, r9, lr
 80004a8:	3801      	subs	r0, #1
 80004aa:	4613      	mov	r3, r2
 80004ac:	e7a4      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004ae:	4660      	mov	r0, ip
 80004b0:	e7e9      	b.n	8000486 <__udivmoddi4+0x27e>
 80004b2:	4618      	mov	r0, r3
 80004b4:	e795      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b6:	4667      	mov	r7, ip
 80004b8:	e7d1      	b.n	800045e <__udivmoddi4+0x256>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e77c      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004be:	3802      	subs	r0, #2
 80004c0:	442c      	add	r4, r5
 80004c2:	e747      	b.n	8000354 <__udivmoddi4+0x14c>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	442b      	add	r3, r5
 80004ca:	e72f      	b.n	800032c <__udivmoddi4+0x124>
 80004cc:	4638      	mov	r0, r7
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xda>
 80004d0:	4637      	mov	r7, r6
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0xa0>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b08a      	sub	sp, #40	; 0x28
 80004dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004de:	f107 0314 	add.w	r3, r7, #20
 80004e2:	2200      	movs	r2, #0
 80004e4:	601a      	str	r2, [r3, #0]
 80004e6:	605a      	str	r2, [r3, #4]
 80004e8:	609a      	str	r2, [r3, #8]
 80004ea:	60da      	str	r2, [r3, #12]
 80004ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ee:	2300      	movs	r3, #0
 80004f0:	613b      	str	r3, [r7, #16]
 80004f2:	4b4a      	ldr	r3, [pc, #296]	; (800061c <MX_GPIO_Init+0x144>)
 80004f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f6:	4a49      	ldr	r2, [pc, #292]	; (800061c <MX_GPIO_Init+0x144>)
 80004f8:	f043 0304 	orr.w	r3, r3, #4
 80004fc:	6313      	str	r3, [r2, #48]	; 0x30
 80004fe:	4b47      	ldr	r3, [pc, #284]	; (800061c <MX_GPIO_Init+0x144>)
 8000500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000502:	f003 0304 	and.w	r3, r3, #4
 8000506:	613b      	str	r3, [r7, #16]
 8000508:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800050a:	2300      	movs	r3, #0
 800050c:	60fb      	str	r3, [r7, #12]
 800050e:	4b43      	ldr	r3, [pc, #268]	; (800061c <MX_GPIO_Init+0x144>)
 8000510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000512:	4a42      	ldr	r2, [pc, #264]	; (800061c <MX_GPIO_Init+0x144>)
 8000514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000518:	6313      	str	r3, [r2, #48]	; 0x30
 800051a:	4b40      	ldr	r3, [pc, #256]	; (800061c <MX_GPIO_Init+0x144>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000522:	60fb      	str	r3, [r7, #12]
 8000524:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000526:	2300      	movs	r3, #0
 8000528:	60bb      	str	r3, [r7, #8]
 800052a:	4b3c      	ldr	r3, [pc, #240]	; (800061c <MX_GPIO_Init+0x144>)
 800052c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800052e:	4a3b      	ldr	r2, [pc, #236]	; (800061c <MX_GPIO_Init+0x144>)
 8000530:	f043 0301 	orr.w	r3, r3, #1
 8000534:	6313      	str	r3, [r2, #48]	; 0x30
 8000536:	4b39      	ldr	r3, [pc, #228]	; (800061c <MX_GPIO_Init+0x144>)
 8000538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053a:	f003 0301 	and.w	r3, r3, #1
 800053e:	60bb      	str	r3, [r7, #8]
 8000540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000542:	2300      	movs	r3, #0
 8000544:	607b      	str	r3, [r7, #4]
 8000546:	4b35      	ldr	r3, [pc, #212]	; (800061c <MX_GPIO_Init+0x144>)
 8000548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054a:	4a34      	ldr	r2, [pc, #208]	; (800061c <MX_GPIO_Init+0x144>)
 800054c:	f043 0302 	orr.w	r3, r3, #2
 8000550:	6313      	str	r3, [r2, #48]	; 0x30
 8000552:	4b32      	ldr	r3, [pc, #200]	; (800061c <MX_GPIO_Init+0x144>)
 8000554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000556:	f003 0302 	and.w	r3, r3, #2
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, COL1_Pin|COL2_Pin|COL3_Pin|CS_RTC_Pin
 800055e:	2200      	movs	r2, #0
 8000560:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 8000564:	482e      	ldr	r0, [pc, #184]	; (8000620 <MX_GPIO_Init+0x148>)
 8000566:	f002 f84d 	bl	8002604 <HAL_GPIO_WritePin>
                          |CS_FLASH_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWR_LED_GPIO_Port, PWR_LED_Pin, GPIO_PIN_RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000570:	482c      	ldr	r0, [pc, #176]	; (8000624 <MX_GPIO_Init+0x14c>)
 8000572:	f002 f847 	bl	8002604 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ROW3_Pin|ROW2_Pin|ROW1_Pin;
 8000576:	231c      	movs	r3, #28
 8000578:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800057a:	4b2b      	ldr	r3, [pc, #172]	; (8000628 <MX_GPIO_Init+0x150>)
 800057c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057e:	2300      	movs	r3, #0
 8000580:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000582:	f107 0314 	add.w	r3, r7, #20
 8000586:	4619      	mov	r1, r3
 8000588:	4825      	ldr	r0, [pc, #148]	; (8000620 <MX_GPIO_Init+0x148>)
 800058a:	f001 fea1 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = COL1_Pin|COL2_Pin|COL3_Pin|CS_RTC_Pin
 800058e:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000592:	617b      	str	r3, [r7, #20]
                          |CS_FLASH_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000594:	2301      	movs	r3, #1
 8000596:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000598:	2300      	movs	r3, #0
 800059a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800059c:	2300      	movs	r3, #0
 800059e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a0:	f107 0314 	add.w	r3, r7, #20
 80005a4:	4619      	mov	r1, r3
 80005a6:	481e      	ldr	r0, [pc, #120]	; (8000620 <MX_GPIO_Init+0x148>)
 80005a8:	f001 fe92 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROT_BUT_Pin;
 80005ac:	2302      	movs	r3, #2
 80005ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005b0:	2300      	movs	r3, #0
 80005b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b4:	2300      	movs	r3, #0
 80005b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ROT_BUT_GPIO_Port, &GPIO_InitStruct);
 80005b8:	f107 0314 	add.w	r3, r7, #20
 80005bc:	4619      	mov	r1, r3
 80005be:	4819      	ldr	r0, [pc, #100]	; (8000624 <MX_GPIO_Init+0x14c>)
 80005c0:	f001 fe86 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWR_LED_Pin;
 80005c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ca:	2301      	movs	r3, #1
 80005cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ce:	2300      	movs	r3, #0
 80005d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005d2:	2300      	movs	r3, #0
 80005d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PWR_LED_GPIO_Port, &GPIO_InitStruct);
 80005d6:	f107 0314 	add.w	r3, r7, #20
 80005da:	4619      	mov	r1, r3
 80005dc:	4811      	ldr	r0, [pc, #68]	; (8000624 <MX_GPIO_Init+0x14c>)
 80005de:	f001 fe77 	bl	80022d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2100      	movs	r1, #0
 80005e6:	2008      	movs	r0, #8
 80005e8:	f001 fe3b 	bl	8002262 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80005ec:	2008      	movs	r0, #8
 80005ee:	f001 fe54 	bl	800229a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80005f2:	2200      	movs	r2, #0
 80005f4:	2100      	movs	r1, #0
 80005f6:	2009      	movs	r0, #9
 80005f8:	f001 fe33 	bl	8002262 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80005fc:	2009      	movs	r0, #9
 80005fe:	f001 fe4c 	bl	800229a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000602:	2200      	movs	r2, #0
 8000604:	2100      	movs	r1, #0
 8000606:	200a      	movs	r0, #10
 8000608:	f001 fe2b 	bl	8002262 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800060c:	200a      	movs	r0, #10
 800060e:	f001 fe44 	bl	800229a <HAL_NVIC_EnableIRQ>

}
 8000612:	bf00      	nop
 8000614:	3728      	adds	r7, #40	; 0x28
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	40023800 	.word	0x40023800
 8000620:	40020000 	.word	0x40020000
 8000624:	40020400 	.word	0x40020400
 8000628:	10110000 	.word	0x10110000

0800062c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000630:	4b12      	ldr	r3, [pc, #72]	; (800067c <MX_I2C1_Init+0x50>)
 8000632:	4a13      	ldr	r2, [pc, #76]	; (8000680 <MX_I2C1_Init+0x54>)
 8000634:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000636:	4b11      	ldr	r3, [pc, #68]	; (800067c <MX_I2C1_Init+0x50>)
 8000638:	4a12      	ldr	r2, [pc, #72]	; (8000684 <MX_I2C1_Init+0x58>)
 800063a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800063c:	4b0f      	ldr	r3, [pc, #60]	; (800067c <MX_I2C1_Init+0x50>)
 800063e:	2200      	movs	r2, #0
 8000640:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000642:	4b0e      	ldr	r3, [pc, #56]	; (800067c <MX_I2C1_Init+0x50>)
 8000644:	2200      	movs	r2, #0
 8000646:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000648:	4b0c      	ldr	r3, [pc, #48]	; (800067c <MX_I2C1_Init+0x50>)
 800064a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800064e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000650:	4b0a      	ldr	r3, [pc, #40]	; (800067c <MX_I2C1_Init+0x50>)
 8000652:	2200      	movs	r2, #0
 8000654:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000656:	4b09      	ldr	r3, [pc, #36]	; (800067c <MX_I2C1_Init+0x50>)
 8000658:	2200      	movs	r2, #0
 800065a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800065c:	4b07      	ldr	r3, [pc, #28]	; (800067c <MX_I2C1_Init+0x50>)
 800065e:	2200      	movs	r2, #0
 8000660:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000662:	4b06      	ldr	r3, [pc, #24]	; (800067c <MX_I2C1_Init+0x50>)
 8000664:	2200      	movs	r2, #0
 8000666:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000668:	4804      	ldr	r0, [pc, #16]	; (800067c <MX_I2C1_Init+0x50>)
 800066a:	f001 fffd 	bl	8002668 <HAL_I2C_Init>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000674:	f000 fa70 	bl	8000b58 <Error_Handler>
  }

}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000638 	.word	0x20000638
 8000680:	40005400 	.word	0x40005400
 8000684:	00061a80 	.word	0x00061a80

08000688 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b08a      	sub	sp, #40	; 0x28
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000690:	f107 0314 	add.w	r3, r7, #20
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
 800069e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a19      	ldr	r2, [pc, #100]	; (800070c <HAL_I2C_MspInit+0x84>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d12b      	bne.n	8000702 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006aa:	2300      	movs	r3, #0
 80006ac:	613b      	str	r3, [r7, #16]
 80006ae:	4b18      	ldr	r3, [pc, #96]	; (8000710 <HAL_I2C_MspInit+0x88>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b2:	4a17      	ldr	r2, [pc, #92]	; (8000710 <HAL_I2C_MspInit+0x88>)
 80006b4:	f043 0302 	orr.w	r3, r3, #2
 80006b8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ba:	4b15      	ldr	r3, [pc, #84]	; (8000710 <HAL_I2C_MspInit+0x88>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006be:	f003 0302 	and.w	r3, r3, #2
 80006c2:	613b      	str	r3, [r7, #16]
 80006c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80006c6:	23c0      	movs	r3, #192	; 0xc0
 80006c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006ca:	2312      	movs	r3, #18
 80006cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006ce:	2301      	movs	r3, #1
 80006d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006d2:	2303      	movs	r3, #3
 80006d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80006d6:	2304      	movs	r3, #4
 80006d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	4619      	mov	r1, r3
 80006e0:	480c      	ldr	r0, [pc, #48]	; (8000714 <HAL_I2C_MspInit+0x8c>)
 80006e2:	f001 fdf5 	bl	80022d0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	60fb      	str	r3, [r7, #12]
 80006ea:	4b09      	ldr	r3, [pc, #36]	; (8000710 <HAL_I2C_MspInit+0x88>)
 80006ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ee:	4a08      	ldr	r2, [pc, #32]	; (8000710 <HAL_I2C_MspInit+0x88>)
 80006f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80006f4:	6413      	str	r3, [r2, #64]	; 0x40
 80006f6:	4b06      	ldr	r3, [pc, #24]	; (8000710 <HAL_I2C_MspInit+0x88>)
 80006f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000702:	bf00      	nop
 8000704:	3728      	adds	r7, #40	; 0x28
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40005400 	.word	0x40005400
 8000710:	40023800 	.word	0x40023800
 8000714:	40020400 	.word	0x40020400

08000718 <OLED_page_test_sc>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void OLED_page_test_sc(){
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af02      	add	r7, sp, #8
	// OLED screen test
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800071e:	2000      	movs	r0, #0
 8000720:	f000 fb92 	bl	8000e48 <SSD1306_Fill>
	SSD1306_GotoXY (4,6); // goto 10, 10
 8000724:	2106      	movs	r1, #6
 8000726:	2004      	movs	r0, #4
 8000728:	f000 fc06 	bl	8000f38 <SSD1306_GotoXY>
	SSD1306_Puts ("--MHS--", &Font_11x18, 1); // print Hello
 800072c:	2201      	movs	r2, #1
 800072e:	4931      	ldr	r1, [pc, #196]	; (80007f4 <OLED_page_test_sc+0xdc>)
 8000730:	4831      	ldr	r0, [pc, #196]	; (80007f8 <OLED_page_test_sc+0xe0>)
 8000732:	f000 fc97 	bl	8001064 <SSD1306_Puts>
	SSD1306_GotoXY (4,25); // goto 10, 10
 8000736:	2119      	movs	r1, #25
 8000738:	2004      	movs	r0, #4
 800073a:	f000 fbfd 	bl	8000f38 <SSD1306_GotoXY>
	SSD1306_Puts ("PAGE", &Font_11x18, 1); // print Hello
 800073e:	2201      	movs	r2, #1
 8000740:	492c      	ldr	r1, [pc, #176]	; (80007f4 <OLED_page_test_sc+0xdc>)
 8000742:	482e      	ldr	r0, [pc, #184]	; (80007fc <OLED_page_test_sc+0xe4>)
 8000744:	f000 fc8e 	bl	8001064 <SSD1306_Puts>
	SSD1306_GotoXY (4,44); // goto 10, 10
 8000748:	212c      	movs	r1, #44	; 0x2c
 800074a:	2004      	movs	r0, #4
 800074c:	f000 fbf4 	bl	8000f38 <SSD1306_GotoXY>
	SSD1306_Puts ("NUMBER:", &Font_11x18, 1); // print Hello
 8000750:	2201      	movs	r2, #1
 8000752:	4928      	ldr	r1, [pc, #160]	; (80007f4 <OLED_page_test_sc+0xdc>)
 8000754:	482a      	ldr	r0, [pc, #168]	; (8000800 <OLED_page_test_sc+0xe8>)
 8000756:	f000 fc85 	bl	8001064 <SSD1306_Puts>
	SSD1306_DrawLine(0, 1, 128, 1, SSD1306_COLOR_WHITE);
 800075a:	2301      	movs	r3, #1
 800075c:	9300      	str	r3, [sp, #0]
 800075e:	2301      	movs	r3, #1
 8000760:	2280      	movs	r2, #128	; 0x80
 8000762:	2101      	movs	r1, #1
 8000764:	2000      	movs	r0, #0
 8000766:	f000 fca2 	bl	80010ae <SSD1306_DrawLine>
	SSD1306_DrawLine(0, 0, 0, 64, SSD1306_COLOR_WHITE);
 800076a:	2301      	movs	r3, #1
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	2340      	movs	r3, #64	; 0x40
 8000770:	2200      	movs	r2, #0
 8000772:	2100      	movs	r1, #0
 8000774:	2000      	movs	r0, #0
 8000776:	f000 fc9a 	bl	80010ae <SSD1306_DrawLine>
	SSD1306_DrawLine(128, 0, 128, 64, SSD1306_COLOR_WHITE);
 800077a:	2301      	movs	r3, #1
 800077c:	9300      	str	r3, [sp, #0]
 800077e:	2340      	movs	r3, #64	; 0x40
 8000780:	2280      	movs	r2, #128	; 0x80
 8000782:	2100      	movs	r1, #0
 8000784:	2080      	movs	r0, #128	; 0x80
 8000786:	f000 fc92 	bl	80010ae <SSD1306_DrawLine>
	SSD1306_DrawLine(0, 64, 128, 64, SSD1306_COLOR_WHITE);
 800078a:	2301      	movs	r3, #1
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	2340      	movs	r3, #64	; 0x40
 8000790:	2280      	movs	r2, #128	; 0x80
 8000792:	2140      	movs	r1, #64	; 0x40
 8000794:	2000      	movs	r0, #0
 8000796:	f000 fc8a 	bl	80010ae <SSD1306_DrawLine>
	SSD1306_DrawRectangle(100, 2, 27, 62, SSD1306_COLOR_WHITE);
 800079a:	2301      	movs	r3, #1
 800079c:	9300      	str	r3, [sp, #0]
 800079e:	233e      	movs	r3, #62	; 0x3e
 80007a0:	221b      	movs	r2, #27
 80007a2:	2102      	movs	r1, #2
 80007a4:	2064      	movs	r0, #100	; 0x64
 80007a6:	f000 fd7d 	bl	80012a4 <SSD1306_DrawRectangle>
	SSD1306_GotoXY (110,25); // goto 10, 10
 80007aa:	2119      	movs	r1, #25
 80007ac:	206e      	movs	r0, #110	; 0x6e
 80007ae:	f000 fbc3 	bl	8000f38 <SSD1306_GotoXY>
	SSD1306_Putc ((char)(keyPressed+'0'), &Font_11x18, 1); // print Hello
 80007b2:	4b14      	ldr	r3, [pc, #80]	; (8000804 <OLED_page_test_sc+0xec>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	3330      	adds	r3, #48	; 0x30
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	2201      	movs	r2, #1
 80007be:	490d      	ldr	r1, [pc, #52]	; (80007f4 <OLED_page_test_sc+0xdc>)
 80007c0:	4618      	mov	r0, r3
 80007c2:	f000 fbcf 	bl	8000f64 <SSD1306_Putc>
	SSD1306_UpdateScreen(); // update screen
 80007c6:	f000 fb11 	bl	8000dec <SSD1306_UpdateScreen>
	if(i==8)
 80007ca:	4b0f      	ldr	r3, [pc, #60]	; (8000808 <OLED_page_test_sc+0xf0>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2b08      	cmp	r3, #8
 80007d0:	d103      	bne.n	80007da <OLED_page_test_sc+0xc2>
		i=0;
 80007d2:	4b0d      	ldr	r3, [pc, #52]	; (8000808 <OLED_page_test_sc+0xf0>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	e004      	b.n	80007e4 <OLED_page_test_sc+0xcc>
	else
		i++;
 80007da:	4b0b      	ldr	r3, [pc, #44]	; (8000808 <OLED_page_test_sc+0xf0>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	3301      	adds	r3, #1
 80007e0:	4a09      	ldr	r2, [pc, #36]	; (8000808 <OLED_page_test_sc+0xf0>)
 80007e2:	6013      	str	r3, [r2, #0]
	HAL_Delay(1000);
 80007e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007e8:	f001 fc3e 	bl	8002068 <HAL_Delay>
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000000 	.word	0x20000000
 80007f8:	08009330 	.word	0x08009330
 80007fc:	08009338 	.word	0x08009338
 8000800:	08009340 	.word	0x08009340
 8000804:	20000208 	.word	0x20000208
 8000808:	2000021c 	.word	0x2000021c

0800080c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000810:	f001 fbb8 	bl	8001f84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000814:	f000 f842 	bl	800089c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000818:	f7ff fe5e 	bl	80004d8 <MX_GPIO_Init>
  MX_I2C1_Init();
 800081c:	f7ff ff06 	bl	800062c <MX_I2C1_Init>
  MX_SPI3_Init();
 8000820:	f000 f9a2 	bl	8000b68 <MX_SPI3_Init>
  MX_TIM2_Init();
 8000824:	f000 feee 	bl	8001604 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8000828:	f008 f866 	bl	80088f8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

	//---- Inicjalizacja wyświetlacza OLED ----
	SSD1306_Init();
 800082c:	f000 fa1a 	bl	8000c64 <SSD1306_Init>

	//---- Inicjalizacja obsługi enkodera ----
	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8000830:	213c      	movs	r1, #60	; 0x3c
 8000832:	4815      	ldr	r0, [pc, #84]	; (8000888 <main+0x7c>)
 8000834:	f004 fffe 	bl	8005834 <HAL_TIM_Encoder_Start_IT>

	//---- Inicjalizacja pamięci FLASH ----
	W25qxx_Init();
 8000838:	f001 f898 	bl	800196c <W25qxx_Init>
	W25qxx_EraseChip();
 800083c:	f001 f968 	bl	8001b10 <W25qxx_EraseChip>
	W25qxx_WriteSector(writeBuffer, 1, 0, 8);
 8000840:	2308      	movs	r3, #8
 8000842:	2200      	movs	r2, #0
 8000844:	2101      	movs	r1, #1
 8000846:	4811      	ldr	r0, [pc, #68]	; (800088c <main+0x80>)
 8000848:	f001 fa2e 	bl	8001ca8 <W25qxx_WriteSector>
	W25qxx_ReadSector(readBuffer, 1, 0, 8); //
 800084c:	2308      	movs	r3, #8
 800084e:	2200      	movs	r2, #0
 8000850:	2101      	movs	r1, #1
 8000852:	480f      	ldr	r0, [pc, #60]	; (8000890 <main+0x84>)
 8000854:	f001 fb0a 	bl	8001e6c <W25qxx_ReadSector>

	//---- Inicjalizacja obsługi macierzy przycisków
	HAL_GPIO_WritePin(COL1_GPIO_Port, COL1_Pin, GPIO_PIN_SET);
 8000858:	2201      	movs	r2, #1
 800085a:	2120      	movs	r1, #32
 800085c:	480d      	ldr	r0, [pc, #52]	; (8000894 <main+0x88>)
 800085e:	f001 fed1 	bl	8002604 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(COL2_GPIO_Port, COL2_Pin, GPIO_PIN_SET);
 8000862:	2201      	movs	r2, #1
 8000864:	2140      	movs	r1, #64	; 0x40
 8000866:	480b      	ldr	r0, [pc, #44]	; (8000894 <main+0x88>)
 8000868:	f001 fecc 	bl	8002604 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(COL3_GPIO_Port, COL3_Pin, GPIO_PIN_SET);
 800086c:	2201      	movs	r2, #1
 800086e:	2180      	movs	r1, #128	; 0x80
 8000870:	4808      	ldr	r0, [pc, #32]	; (8000894 <main+0x88>)
 8000872:	f001 fec7 	bl	8002604 <HAL_GPIO_WritePin>

	//---- LED oznaczający zakończenie setupu
	HAL_GPIO_WritePin(PWR_LED_GPIO_Port, PWR_LED_Pin, 1);
 8000876:	2201      	movs	r2, #1
 8000878:	f44f 7100 	mov.w	r1, #512	; 0x200
 800087c:	4806      	ldr	r0, [pc, #24]	; (8000898 <main+0x8c>)
 800087e:	f001 fec1 	bl	8002604 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		OLED_page_test_sc();
 8000882:	f7ff ff49 	bl	8000718 <OLED_page_test_sc>
 8000886:	e7fc      	b.n	8000882 <main+0x76>
 8000888:	200006ec 	.word	0x200006ec
 800088c:	20000008 	.word	0x20000008
 8000890:	2000068c 	.word	0x2000068c
 8000894:	40020000 	.word	0x40020000
 8000898:	40020400 	.word	0x40020400

0800089c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b094      	sub	sp, #80	; 0x50
 80008a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008a2:	f107 0320 	add.w	r3, r7, #32
 80008a6:	2230      	movs	r2, #48	; 0x30
 80008a8:	2100      	movs	r1, #0
 80008aa:	4618      	mov	r0, r3
 80008ac:	f008 fc72 	bl	8009194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b0:	f107 030c 	add.w	r3, r7, #12
 80008b4:	2200      	movs	r2, #0
 80008b6:	601a      	str	r2, [r3, #0]
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	609a      	str	r2, [r3, #8]
 80008bc:	60da      	str	r2, [r3, #12]
 80008be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c0:	2300      	movs	r3, #0
 80008c2:	60bb      	str	r3, [r7, #8]
 80008c4:	4b27      	ldr	r3, [pc, #156]	; (8000964 <SystemClock_Config+0xc8>)
 80008c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c8:	4a26      	ldr	r2, [pc, #152]	; (8000964 <SystemClock_Config+0xc8>)
 80008ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ce:	6413      	str	r3, [r2, #64]	; 0x40
 80008d0:	4b24      	ldr	r3, [pc, #144]	; (8000964 <SystemClock_Config+0xc8>)
 80008d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008d8:	60bb      	str	r3, [r7, #8]
 80008da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008dc:	2300      	movs	r3, #0
 80008de:	607b      	str	r3, [r7, #4]
 80008e0:	4b21      	ldr	r3, [pc, #132]	; (8000968 <SystemClock_Config+0xcc>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a20      	ldr	r2, [pc, #128]	; (8000968 <SystemClock_Config+0xcc>)
 80008e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008ea:	6013      	str	r3, [r2, #0]
 80008ec:	4b1e      	ldr	r3, [pc, #120]	; (8000968 <SystemClock_Config+0xcc>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008f4:	607b      	str	r3, [r7, #4]
 80008f6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008f8:	2301      	movs	r3, #1
 80008fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000900:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000902:	2302      	movs	r3, #2
 8000904:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000906:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800090a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800090c:	2319      	movs	r3, #25
 800090e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000910:	23c0      	movs	r3, #192	; 0xc0
 8000912:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000914:	2302      	movs	r3, #2
 8000916:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000918:	2304      	movs	r3, #4
 800091a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800091c:	f107 0320 	add.w	r3, r7, #32
 8000920:	4618      	mov	r0, r3
 8000922:	f003 fd79 	bl	8004418 <HAL_RCC_OscConfig>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800092c:	f000 f914 	bl	8000b58 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000930:	230f      	movs	r3, #15
 8000932:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000934:	2302      	movs	r3, #2
 8000936:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000938:	2300      	movs	r3, #0
 800093a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800093c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000940:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000942:	2300      	movs	r3, #0
 8000944:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000946:	f107 030c 	add.w	r3, r7, #12
 800094a:	2103      	movs	r1, #3
 800094c:	4618      	mov	r0, r3
 800094e:	f003 ffd3 	bl	80048f8 <HAL_RCC_ClockConfig>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000958:	f000 f8fe 	bl	8000b58 <Error_Handler>
  }
}
 800095c:	bf00      	nop
 800095e:	3750      	adds	r7, #80	; 0x50
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40023800 	.word	0x40023800
 8000968:	40007000 	.word	0x40007000

0800096c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	counter = __HAL_TIM_GET_COUNTER(htim);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800097a:	4a06      	ldr	r2, [pc, #24]	; (8000994 <HAL_TIM_IC_CaptureCallback+0x28>)
 800097c:	6013      	str	r3, [r2, #0]
	count = (int16_t)counter;
 800097e:	4b05      	ldr	r3, [pc, #20]	; (8000994 <HAL_TIM_IC_CaptureCallback+0x28>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	b21a      	sxth	r2, r3
 8000984:	4b04      	ldr	r3, [pc, #16]	; (8000998 <HAL_TIM_IC_CaptureCallback+0x2c>)
 8000986:	801a      	strh	r2, [r3, #0]
}
 8000988:	bf00      	nop
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr
 8000994:	20000214 	.word	0x20000214
 8000998:	20000218 	.word	0x20000218

0800099c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	4603      	mov	r3, r0
 80009a4:	80fb      	strh	r3, [r7, #6]
	currentMillis = HAL_GetTick();
 80009a6:	f001 fb53 	bl	8002050 <HAL_GetTick>
 80009aa:	4602      	mov	r2, r0
 80009ac:	4b64      	ldr	r3, [pc, #400]	; (8000b40 <HAL_GPIO_EXTI_Callback+0x1a4>)
 80009ae:	601a      	str	r2, [r3, #0]
	if(currentMillis - previousMillis > 200)
 80009b0:	4b63      	ldr	r3, [pc, #396]	; (8000b40 <HAL_GPIO_EXTI_Callback+0x1a4>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	4b63      	ldr	r3, [pc, #396]	; (8000b44 <HAL_GPIO_EXTI_Callback+0x1a8>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	1ad3      	subs	r3, r2, r3
 80009ba:	2bc8      	cmp	r3, #200	; 0xc8
 80009bc:	f240 80bb 	bls.w	8000b36 <HAL_GPIO_EXTI_Callback+0x19a>
	{
		GPIO_InitStructPrivate.Pin = ROW1_Pin|ROW2_Pin|ROW3_Pin;
 80009c0:	4b61      	ldr	r3, [pc, #388]	; (8000b48 <HAL_GPIO_EXTI_Callback+0x1ac>)
 80009c2:	221c      	movs	r2, #28
 80009c4:	601a      	str	r2, [r3, #0]
		GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 80009c6:	4b60      	ldr	r3, [pc, #384]	; (8000b48 <HAL_GPIO_EXTI_Callback+0x1ac>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 80009cc:	4b5e      	ldr	r3, [pc, #376]	; (8000b48 <HAL_GPIO_EXTI_Callback+0x1ac>)
 80009ce:	2202      	movs	r2, #2
 80009d0:	609a      	str	r2, [r3, #8]
		GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 80009d2:	4b5d      	ldr	r3, [pc, #372]	; (8000b48 <HAL_GPIO_EXTI_Callback+0x1ac>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStructPrivate);
 80009d8:	495b      	ldr	r1, [pc, #364]	; (8000b48 <HAL_GPIO_EXTI_Callback+0x1ac>)
 80009da:	485c      	ldr	r0, [pc, #368]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 80009dc:	f001 fc78 	bl	80022d0 <HAL_GPIO_Init>

		HAL_GPIO_WritePin(COL1_GPIO_Port, COL1_Pin, GPIO_PIN_SET);
 80009e0:	2201      	movs	r2, #1
 80009e2:	2120      	movs	r1, #32
 80009e4:	4859      	ldr	r0, [pc, #356]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 80009e6:	f001 fe0d 	bl	8002604 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL2_GPIO_Port, COL2_Pin, GPIO_PIN_RESET);
 80009ea:	2200      	movs	r2, #0
 80009ec:	2140      	movs	r1, #64	; 0x40
 80009ee:	4857      	ldr	r0, [pc, #348]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 80009f0:	f001 fe08 	bl	8002604 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL3_GPIO_Port, COL3_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	2180      	movs	r1, #128	; 0x80
 80009f8:	4854      	ldr	r0, [pc, #336]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 80009fa:	f001 fe03 	bl	8002604 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(ROW1_GPIO_Port, ROW1_Pin)){
 80009fe:	2110      	movs	r1, #16
 8000a00:	4852      	ldr	r0, [pc, #328]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000a02:	f001 fde7 	bl	80025d4 <HAL_GPIO_ReadPin>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d003      	beq.n	8000a14 <HAL_GPIO_EXTI_Callback+0x78>
			keyPressed = 1;
 8000a0c:	4b50      	ldr	r3, [pc, #320]	; (8000b50 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000a0e:	2201      	movs	r2, #1
 8000a10:	701a      	strb	r2, [r3, #0]
 8000a12:	e014      	b.n	8000a3e <HAL_GPIO_EXTI_Callback+0xa2>
		}
		else if(HAL_GPIO_ReadPin(ROW2_GPIO_Port, ROW2_Pin)){
 8000a14:	2108      	movs	r1, #8
 8000a16:	484d      	ldr	r0, [pc, #308]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000a18:	f001 fddc 	bl	80025d4 <HAL_GPIO_ReadPin>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d003      	beq.n	8000a2a <HAL_GPIO_EXTI_Callback+0x8e>
			keyPressed = 4;
 8000a22:	4b4b      	ldr	r3, [pc, #300]	; (8000b50 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000a24:	2204      	movs	r2, #4
 8000a26:	701a      	strb	r2, [r3, #0]
 8000a28:	e009      	b.n	8000a3e <HAL_GPIO_EXTI_Callback+0xa2>
		}
		else if(HAL_GPIO_ReadPin(ROW3_GPIO_Port, ROW3_Pin)){
 8000a2a:	2104      	movs	r1, #4
 8000a2c:	4847      	ldr	r0, [pc, #284]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000a2e:	f001 fdd1 	bl	80025d4 <HAL_GPIO_ReadPin>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d002      	beq.n	8000a3e <HAL_GPIO_EXTI_Callback+0xa2>
			keyPressed = 7;
 8000a38:	4b45      	ldr	r3, [pc, #276]	; (8000b50 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000a3a:	2207      	movs	r2, #7
 8000a3c:	701a      	strb	r2, [r3, #0]

		}
		HAL_GPIO_WritePin(COL1_GPIO_Port, COL1_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2120      	movs	r1, #32
 8000a42:	4842      	ldr	r0, [pc, #264]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000a44:	f001 fdde 	bl	8002604 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL2_GPIO_Port, COL2_Pin, GPIO_PIN_SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	2140      	movs	r1, #64	; 0x40
 8000a4c:	483f      	ldr	r0, [pc, #252]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000a4e:	f001 fdd9 	bl	8002604 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL3_GPIO_Port, COL3_Pin, GPIO_PIN_RESET);
 8000a52:	2200      	movs	r2, #0
 8000a54:	2180      	movs	r1, #128	; 0x80
 8000a56:	483d      	ldr	r0, [pc, #244]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000a58:	f001 fdd4 	bl	8002604 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(ROW1_GPIO_Port, ROW1_Pin)){
 8000a5c:	2110      	movs	r1, #16
 8000a5e:	483b      	ldr	r0, [pc, #236]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000a60:	f001 fdb8 	bl	80025d4 <HAL_GPIO_ReadPin>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d003      	beq.n	8000a72 <HAL_GPIO_EXTI_Callback+0xd6>
			keyPressed = 2;
 8000a6a:	4b39      	ldr	r3, [pc, #228]	; (8000b50 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000a6c:	2202      	movs	r2, #2
 8000a6e:	701a      	strb	r2, [r3, #0]
 8000a70:	e014      	b.n	8000a9c <HAL_GPIO_EXTI_Callback+0x100>
		}
		else if(HAL_GPIO_ReadPin(ROW2_GPIO_Port, ROW2_Pin)){
 8000a72:	2108      	movs	r1, #8
 8000a74:	4835      	ldr	r0, [pc, #212]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000a76:	f001 fdad 	bl	80025d4 <HAL_GPIO_ReadPin>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d003      	beq.n	8000a88 <HAL_GPIO_EXTI_Callback+0xec>
			keyPressed = 5;
 8000a80:	4b33      	ldr	r3, [pc, #204]	; (8000b50 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000a82:	2205      	movs	r2, #5
 8000a84:	701a      	strb	r2, [r3, #0]
 8000a86:	e009      	b.n	8000a9c <HAL_GPIO_EXTI_Callback+0x100>
		}
		else if(HAL_GPIO_ReadPin(ROW3_GPIO_Port, ROW3_Pin)){
 8000a88:	2104      	movs	r1, #4
 8000a8a:	4830      	ldr	r0, [pc, #192]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000a8c:	f001 fda2 	bl	80025d4 <HAL_GPIO_ReadPin>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d002      	beq.n	8000a9c <HAL_GPIO_EXTI_Callback+0x100>
			keyPressed = 8;
 8000a96:	4b2e      	ldr	r3, [pc, #184]	; (8000b50 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000a98:	2208      	movs	r2, #8
 8000a9a:	701a      	strb	r2, [r3, #0]
		}
		HAL_GPIO_WritePin(COL1_GPIO_Port, COL1_Pin, GPIO_PIN_RESET);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	2120      	movs	r1, #32
 8000aa0:	482a      	ldr	r0, [pc, #168]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000aa2:	f001 fdaf 	bl	8002604 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL2_GPIO_Port, COL2_Pin, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2140      	movs	r1, #64	; 0x40
 8000aaa:	4828      	ldr	r0, [pc, #160]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000aac:	f001 fdaa 	bl	8002604 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL3_GPIO_Port, COL3_Pin, GPIO_PIN_SET);
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	2180      	movs	r1, #128	; 0x80
 8000ab4:	4825      	ldr	r0, [pc, #148]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000ab6:	f001 fda5 	bl	8002604 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(ROW1_GPIO_Port, ROW1_Pin)){
 8000aba:	2110      	movs	r1, #16
 8000abc:	4823      	ldr	r0, [pc, #140]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000abe:	f001 fd89 	bl	80025d4 <HAL_GPIO_ReadPin>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d003      	beq.n	8000ad0 <HAL_GPIO_EXTI_Callback+0x134>
			keyPressed = 3;
 8000ac8:	4b21      	ldr	r3, [pc, #132]	; (8000b50 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000aca:	2203      	movs	r2, #3
 8000acc:	701a      	strb	r2, [r3, #0]
 8000ace:	e014      	b.n	8000afa <HAL_GPIO_EXTI_Callback+0x15e>
		}
		else if(HAL_GPIO_ReadPin(ROW2_GPIO_Port, ROW2_Pin)){
 8000ad0:	2108      	movs	r1, #8
 8000ad2:	481e      	ldr	r0, [pc, #120]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000ad4:	f001 fd7e 	bl	80025d4 <HAL_GPIO_ReadPin>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d003      	beq.n	8000ae6 <HAL_GPIO_EXTI_Callback+0x14a>
			keyPressed = 6;
 8000ade:	4b1c      	ldr	r3, [pc, #112]	; (8000b50 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000ae0:	2206      	movs	r2, #6
 8000ae2:	701a      	strb	r2, [r3, #0]
 8000ae4:	e009      	b.n	8000afa <HAL_GPIO_EXTI_Callback+0x15e>
		}
		else if(HAL_GPIO_ReadPin(ROW3_GPIO_Port, ROW3_Pin)){
 8000ae6:	2104      	movs	r1, #4
 8000ae8:	4818      	ldr	r0, [pc, #96]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000aea:	f001 fd73 	bl	80025d4 <HAL_GPIO_ReadPin>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d002      	beq.n	8000afa <HAL_GPIO_EXTI_Callback+0x15e>
			keyPressed = 9;
 8000af4:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000af6:	2209      	movs	r2, #9
 8000af8:	701a      	strb	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_SET);
 8000afa:	2201      	movs	r2, #1
 8000afc:	2120      	movs	r1, #32
 8000afe:	4813      	ldr	r0, [pc, #76]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000b00:	f001 fd80 	bl	8002604 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_SET);
 8000b04:	2201      	movs	r2, #1
 8000b06:	2140      	movs	r1, #64	; 0x40
 8000b08:	4810      	ldr	r0, [pc, #64]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000b0a:	f001 fd7b 	bl	8002604 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_SET);
 8000b0e:	2201      	movs	r2, #1
 8000b10:	2180      	movs	r1, #128	; 0x80
 8000b12:	480e      	ldr	r0, [pc, #56]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000b14:	f001 fd76 	bl	8002604 <HAL_GPIO_WritePin>

		GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING;
 8000b18:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <HAL_GPIO_EXTI_Callback+0x1ac>)
 8000b1a:	4a0e      	ldr	r2, [pc, #56]	; (8000b54 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8000b1c:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 8000b1e:	4b0a      	ldr	r3, [pc, #40]	; (8000b48 <HAL_GPIO_EXTI_Callback+0x1ac>)
 8000b20:	2202      	movs	r2, #2
 8000b22:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStructPrivate);
 8000b24:	4908      	ldr	r1, [pc, #32]	; (8000b48 <HAL_GPIO_EXTI_Callback+0x1ac>)
 8000b26:	4809      	ldr	r0, [pc, #36]	; (8000b4c <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000b28:	f001 fbd2 	bl	80022d0 <HAL_GPIO_Init>

		previousMillis = HAL_GetTick();
 8000b2c:	f001 fa90 	bl	8002050 <HAL_GetTick>
 8000b30:	4602      	mov	r2, r0
 8000b32:	4b04      	ldr	r3, [pc, #16]	; (8000b44 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8000b34:	601a      	str	r2, [r3, #0]
	}

}
 8000b36:	bf00      	nop
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	20000210 	.word	0x20000210
 8000b44:	2000020c 	.word	0x2000020c
 8000b48:	200001f4 	.word	0x200001f4
 8000b4c:	40020000 	.word	0x40020000
 8000b50:	20000208 	.word	0x20000208
 8000b54:	10110000 	.word	0x10110000

08000b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b5c:	bf00      	nop
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
	...

08000b68 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8000b6c:	4b17      	ldr	r3, [pc, #92]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000b6e:	4a18      	ldr	r2, [pc, #96]	; (8000bd0 <MX_SPI3_Init+0x68>)
 8000b70:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b72:	4b16      	ldr	r3, [pc, #88]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000b74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b78:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b7a:	4b14      	ldr	r3, [pc, #80]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b80:	4b12      	ldr	r3, [pc, #72]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b86:	4b11      	ldr	r3, [pc, #68]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b92:	4b0e      	ldr	r3, [pc, #56]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000b94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b98:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ba0:	4b0a      	ldr	r3, [pc, #40]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ba6:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bac:	4b07      	ldr	r3, [pc, #28]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000bb2:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000bb4:	220a      	movs	r2, #10
 8000bb6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000bb8:	4804      	ldr	r0, [pc, #16]	; (8000bcc <MX_SPI3_Init+0x64>)
 8000bba:	f004 f855 	bl	8004c68 <HAL_SPI_Init>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000bc4:	f7ff ffc8 	bl	8000b58 <Error_Handler>
  }

}
 8000bc8:	bf00      	nop
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	20000694 	.word	0x20000694
 8000bd0:	40003c00 	.word	0x40003c00

08000bd4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08a      	sub	sp, #40	; 0x28
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a19      	ldr	r2, [pc, #100]	; (8000c58 <HAL_SPI_MspInit+0x84>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d12b      	bne.n	8000c4e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	613b      	str	r3, [r7, #16]
 8000bfa:	4b18      	ldr	r3, [pc, #96]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bfe:	4a17      	ldr	r2, [pc, #92]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000c00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c04:	6413      	str	r3, [r2, #64]	; 0x40
 8000c06:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	4b11      	ldr	r3, [pc, #68]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	4a10      	ldr	r2, [pc, #64]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000c1c:	f043 0302 	orr.w	r3, r3, #2
 8000c20:	6313      	str	r3, [r2, #48]	; 0x30
 8000c22:	4b0e      	ldr	r3, [pc, #56]	; (8000c5c <HAL_SPI_MspInit+0x88>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	f003 0302 	and.w	r3, r3, #2
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000c2e:	2338      	movs	r3, #56	; 0x38
 8000c30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c32:	2302      	movs	r3, #2
 8000c34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c3e:	2306      	movs	r3, #6
 8000c40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	4619      	mov	r1, r3
 8000c48:	4805      	ldr	r0, [pc, #20]	; (8000c60 <HAL_SPI_MspInit+0x8c>)
 8000c4a:	f001 fb41 	bl	80022d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000c4e:	bf00      	nop
 8000c50:	3728      	adds	r7, #40	; 0x28
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40003c00 	.word	0x40003c00
 8000c5c:	40023800 	.word	0x40023800
 8000c60:	40020400 	.word	0x40020400

08000c64 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000c6a:	f000 fb85 	bl	8001378 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000c6e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000c72:	2201      	movs	r2, #1
 8000c74:	2178      	movs	r1, #120	; 0x78
 8000c76:	485b      	ldr	r0, [pc, #364]	; (8000de4 <SSD1306_Init+0x180>)
 8000c78:	f001 ff2c 	bl	8002ad4 <HAL_I2C_IsDeviceReady>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	e0a9      	b.n	8000dda <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8000c86:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8000c8a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000c8c:	e002      	b.n	8000c94 <SSD1306_Init+0x30>
		p--;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	3b01      	subs	r3, #1
 8000c92:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d1f9      	bne.n	8000c8e <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000c9a:	22ae      	movs	r2, #174	; 0xae
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	2078      	movs	r0, #120	; 0x78
 8000ca0:	f000 fbc6 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000ca4:	2220      	movs	r2, #32
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	2078      	movs	r0, #120	; 0x78
 8000caa:	f000 fbc1 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000cae:	2210      	movs	r2, #16
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	2078      	movs	r0, #120	; 0x78
 8000cb4:	f000 fbbc 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000cb8:	22b0      	movs	r2, #176	; 0xb0
 8000cba:	2100      	movs	r1, #0
 8000cbc:	2078      	movs	r0, #120	; 0x78
 8000cbe:	f000 fbb7 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000cc2:	22c8      	movs	r2, #200	; 0xc8
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	2078      	movs	r0, #120	; 0x78
 8000cc8:	f000 fbb2 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2100      	movs	r1, #0
 8000cd0:	2078      	movs	r0, #120	; 0x78
 8000cd2:	f000 fbad 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000cd6:	2210      	movs	r2, #16
 8000cd8:	2100      	movs	r1, #0
 8000cda:	2078      	movs	r0, #120	; 0x78
 8000cdc:	f000 fba8 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000ce0:	2240      	movs	r2, #64	; 0x40
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	2078      	movs	r0, #120	; 0x78
 8000ce6:	f000 fba3 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000cea:	2281      	movs	r2, #129	; 0x81
 8000cec:	2100      	movs	r1, #0
 8000cee:	2078      	movs	r0, #120	; 0x78
 8000cf0:	f000 fb9e 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000cf4:	22ff      	movs	r2, #255	; 0xff
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	2078      	movs	r0, #120	; 0x78
 8000cfa:	f000 fb99 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000cfe:	22a1      	movs	r2, #161	; 0xa1
 8000d00:	2100      	movs	r1, #0
 8000d02:	2078      	movs	r0, #120	; 0x78
 8000d04:	f000 fb94 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000d08:	22a6      	movs	r2, #166	; 0xa6
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	2078      	movs	r0, #120	; 0x78
 8000d0e:	f000 fb8f 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000d12:	22a8      	movs	r2, #168	; 0xa8
 8000d14:	2100      	movs	r1, #0
 8000d16:	2078      	movs	r0, #120	; 0x78
 8000d18:	f000 fb8a 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000d1c:	223f      	movs	r2, #63	; 0x3f
 8000d1e:	2100      	movs	r1, #0
 8000d20:	2078      	movs	r0, #120	; 0x78
 8000d22:	f000 fb85 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000d26:	22a4      	movs	r2, #164	; 0xa4
 8000d28:	2100      	movs	r1, #0
 8000d2a:	2078      	movs	r0, #120	; 0x78
 8000d2c:	f000 fb80 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000d30:	22d3      	movs	r2, #211	; 0xd3
 8000d32:	2100      	movs	r1, #0
 8000d34:	2078      	movs	r0, #120	; 0x78
 8000d36:	f000 fb7b 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	2078      	movs	r0, #120	; 0x78
 8000d40:	f000 fb76 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000d44:	22d5      	movs	r2, #213	; 0xd5
 8000d46:	2100      	movs	r1, #0
 8000d48:	2078      	movs	r0, #120	; 0x78
 8000d4a:	f000 fb71 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000d4e:	22f0      	movs	r2, #240	; 0xf0
 8000d50:	2100      	movs	r1, #0
 8000d52:	2078      	movs	r0, #120	; 0x78
 8000d54:	f000 fb6c 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000d58:	22d9      	movs	r2, #217	; 0xd9
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	2078      	movs	r0, #120	; 0x78
 8000d5e:	f000 fb67 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000d62:	2222      	movs	r2, #34	; 0x22
 8000d64:	2100      	movs	r1, #0
 8000d66:	2078      	movs	r0, #120	; 0x78
 8000d68:	f000 fb62 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000d6c:	22da      	movs	r2, #218	; 0xda
 8000d6e:	2100      	movs	r1, #0
 8000d70:	2078      	movs	r0, #120	; 0x78
 8000d72:	f000 fb5d 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000d76:	2212      	movs	r2, #18
 8000d78:	2100      	movs	r1, #0
 8000d7a:	2078      	movs	r0, #120	; 0x78
 8000d7c:	f000 fb58 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000d80:	22db      	movs	r2, #219	; 0xdb
 8000d82:	2100      	movs	r1, #0
 8000d84:	2078      	movs	r0, #120	; 0x78
 8000d86:	f000 fb53 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000d8a:	2220      	movs	r2, #32
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	2078      	movs	r0, #120	; 0x78
 8000d90:	f000 fb4e 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000d94:	228d      	movs	r2, #141	; 0x8d
 8000d96:	2100      	movs	r1, #0
 8000d98:	2078      	movs	r0, #120	; 0x78
 8000d9a:	f000 fb49 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000d9e:	2214      	movs	r2, #20
 8000da0:	2100      	movs	r1, #0
 8000da2:	2078      	movs	r0, #120	; 0x78
 8000da4:	f000 fb44 	bl	8001430 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000da8:	22af      	movs	r2, #175	; 0xaf
 8000daa:	2100      	movs	r1, #0
 8000dac:	2078      	movs	r0, #120	; 0x78
 8000dae:	f000 fb3f 	bl	8001430 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000db2:	222e      	movs	r2, #46	; 0x2e
 8000db4:	2100      	movs	r1, #0
 8000db6:	2078      	movs	r0, #120	; 0x78
 8000db8:	f000 fb3a 	bl	8001430 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	f000 f843 	bl	8000e48 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000dc2:	f000 f813 	bl	8000dec <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000dc6:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <SSD1306_Init+0x184>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000dcc:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <SSD1306_Init+0x184>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000dd2:	4b05      	ldr	r3, [pc, #20]	; (8000de8 <SSD1306_Init+0x184>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8000dd8:	2301      	movs	r3, #1
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	20000638 	.word	0x20000638
 8000de8:	20000620 	.word	0x20000620

08000dec <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8000df2:	2300      	movs	r3, #0
 8000df4:	71fb      	strb	r3, [r7, #7]
 8000df6:	e01d      	b.n	8000e34 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	3b50      	subs	r3, #80	; 0x50
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	461a      	mov	r2, r3
 8000e00:	2100      	movs	r1, #0
 8000e02:	2078      	movs	r0, #120	; 0x78
 8000e04:	f000 fb14 	bl	8001430 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	2078      	movs	r0, #120	; 0x78
 8000e0e:	f000 fb0f 	bl	8001430 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000e12:	2210      	movs	r2, #16
 8000e14:	2100      	movs	r1, #0
 8000e16:	2078      	movs	r0, #120	; 0x78
 8000e18:	f000 fb0a 	bl	8001430 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000e1c:	79fb      	ldrb	r3, [r7, #7]
 8000e1e:	01db      	lsls	r3, r3, #7
 8000e20:	4a08      	ldr	r2, [pc, #32]	; (8000e44 <SSD1306_UpdateScreen+0x58>)
 8000e22:	441a      	add	r2, r3
 8000e24:	2380      	movs	r3, #128	; 0x80
 8000e26:	2140      	movs	r1, #64	; 0x40
 8000e28:	2078      	movs	r0, #120	; 0x78
 8000e2a:	f000 fab9 	bl	80013a0 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	3301      	adds	r3, #1
 8000e32:	71fb      	strb	r3, [r7, #7]
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	2b07      	cmp	r3, #7
 8000e38:	d9de      	bls.n	8000df8 <SSD1306_UpdateScreen+0xc>
	}
}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000220 	.word	0x20000220

08000e48 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000e52:	79fb      	ldrb	r3, [r7, #7]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d101      	bne.n	8000e5c <SSD1306_Fill+0x14>
 8000e58:	2300      	movs	r3, #0
 8000e5a:	e000      	b.n	8000e5e <SSD1306_Fill+0x16>
 8000e5c:	23ff      	movs	r3, #255	; 0xff
 8000e5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e62:	4619      	mov	r1, r3
 8000e64:	4803      	ldr	r0, [pc, #12]	; (8000e74 <SSD1306_Fill+0x2c>)
 8000e66:	f008 f995 	bl	8009194 <memset>
}
 8000e6a:	bf00      	nop
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	20000220 	.word	0x20000220

08000e78 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	80fb      	strh	r3, [r7, #6]
 8000e82:	460b      	mov	r3, r1
 8000e84:	80bb      	strh	r3, [r7, #4]
 8000e86:	4613      	mov	r3, r2
 8000e88:	70fb      	strb	r3, [r7, #3]
	if (
 8000e8a:	88fb      	ldrh	r3, [r7, #6]
 8000e8c:	2b7f      	cmp	r3, #127	; 0x7f
 8000e8e:	d848      	bhi.n	8000f22 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000e90:	88bb      	ldrh	r3, [r7, #4]
 8000e92:	2b3f      	cmp	r3, #63	; 0x3f
 8000e94:	d845      	bhi.n	8000f22 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000e96:	4b26      	ldr	r3, [pc, #152]	; (8000f30 <SSD1306_DrawPixel+0xb8>)
 8000e98:	791b      	ldrb	r3, [r3, #4]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d006      	beq.n	8000eac <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000e9e:	78fb      	ldrb	r3, [r7, #3]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	bf0c      	ite	eq
 8000ea4:	2301      	moveq	r3, #1
 8000ea6:	2300      	movne	r3, #0
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000eac:	78fb      	ldrb	r3, [r7, #3]
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d11a      	bne.n	8000ee8 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000eb2:	88fa      	ldrh	r2, [r7, #6]
 8000eb4:	88bb      	ldrh	r3, [r7, #4]
 8000eb6:	08db      	lsrs	r3, r3, #3
 8000eb8:	b298      	uxth	r0, r3
 8000eba:	4603      	mov	r3, r0
 8000ebc:	01db      	lsls	r3, r3, #7
 8000ebe:	4413      	add	r3, r2
 8000ec0:	4a1c      	ldr	r2, [pc, #112]	; (8000f34 <SSD1306_DrawPixel+0xbc>)
 8000ec2:	5cd3      	ldrb	r3, [r2, r3]
 8000ec4:	b25a      	sxtb	r2, r3
 8000ec6:	88bb      	ldrh	r3, [r7, #4]
 8000ec8:	f003 0307 	and.w	r3, r3, #7
 8000ecc:	2101      	movs	r1, #1
 8000ece:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed2:	b25b      	sxtb	r3, r3
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	b259      	sxtb	r1, r3
 8000ed8:	88fa      	ldrh	r2, [r7, #6]
 8000eda:	4603      	mov	r3, r0
 8000edc:	01db      	lsls	r3, r3, #7
 8000ede:	4413      	add	r3, r2
 8000ee0:	b2c9      	uxtb	r1, r1
 8000ee2:	4a14      	ldr	r2, [pc, #80]	; (8000f34 <SSD1306_DrawPixel+0xbc>)
 8000ee4:	54d1      	strb	r1, [r2, r3]
 8000ee6:	e01d      	b.n	8000f24 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000ee8:	88fa      	ldrh	r2, [r7, #6]
 8000eea:	88bb      	ldrh	r3, [r7, #4]
 8000eec:	08db      	lsrs	r3, r3, #3
 8000eee:	b298      	uxth	r0, r3
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	01db      	lsls	r3, r3, #7
 8000ef4:	4413      	add	r3, r2
 8000ef6:	4a0f      	ldr	r2, [pc, #60]	; (8000f34 <SSD1306_DrawPixel+0xbc>)
 8000ef8:	5cd3      	ldrb	r3, [r2, r3]
 8000efa:	b25a      	sxtb	r2, r3
 8000efc:	88bb      	ldrh	r3, [r7, #4]
 8000efe:	f003 0307 	and.w	r3, r3, #7
 8000f02:	2101      	movs	r1, #1
 8000f04:	fa01 f303 	lsl.w	r3, r1, r3
 8000f08:	b25b      	sxtb	r3, r3
 8000f0a:	43db      	mvns	r3, r3
 8000f0c:	b25b      	sxtb	r3, r3
 8000f0e:	4013      	ands	r3, r2
 8000f10:	b259      	sxtb	r1, r3
 8000f12:	88fa      	ldrh	r2, [r7, #6]
 8000f14:	4603      	mov	r3, r0
 8000f16:	01db      	lsls	r3, r3, #7
 8000f18:	4413      	add	r3, r2
 8000f1a:	b2c9      	uxtb	r1, r1
 8000f1c:	4a05      	ldr	r2, [pc, #20]	; (8000f34 <SSD1306_DrawPixel+0xbc>)
 8000f1e:	54d1      	strb	r1, [r2, r3]
 8000f20:	e000      	b.n	8000f24 <SSD1306_DrawPixel+0xac>
		return;
 8000f22:	bf00      	nop
	}
}
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	20000620 	.word	0x20000620
 8000f34:	20000220 	.word	0x20000220

08000f38 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	460a      	mov	r2, r1
 8000f42:	80fb      	strh	r3, [r7, #6]
 8000f44:	4613      	mov	r3, r2
 8000f46:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000f48:	4a05      	ldr	r2, [pc, #20]	; (8000f60 <SSD1306_GotoXY+0x28>)
 8000f4a:	88fb      	ldrh	r3, [r7, #6]
 8000f4c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000f4e:	4a04      	ldr	r2, [pc, #16]	; (8000f60 <SSD1306_GotoXY+0x28>)
 8000f50:	88bb      	ldrh	r3, [r7, #4]
 8000f52:	8053      	strh	r3, [r2, #2]
}
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	20000620 	.word	0x20000620

08000f64 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b086      	sub	sp, #24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	6039      	str	r1, [r7, #0]
 8000f6e:	71fb      	strb	r3, [r7, #7]
 8000f70:	4613      	mov	r3, r2
 8000f72:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000f74:	4b3a      	ldr	r3, [pc, #232]	; (8001060 <SSD1306_Putc+0xfc>)
 8000f76:	881b      	ldrh	r3, [r3, #0]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	4413      	add	r3, r2
	if (
 8000f80:	2b7f      	cmp	r3, #127	; 0x7f
 8000f82:	dc07      	bgt.n	8000f94 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000f84:	4b36      	ldr	r3, [pc, #216]	; (8001060 <SSD1306_Putc+0xfc>)
 8000f86:	885b      	ldrh	r3, [r3, #2]
 8000f88:	461a      	mov	r2, r3
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	785b      	ldrb	r3, [r3, #1]
 8000f8e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000f90:	2b3f      	cmp	r3, #63	; 0x3f
 8000f92:	dd01      	ble.n	8000f98 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	e05e      	b.n	8001056 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
 8000f9c:	e04b      	b.n	8001036 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685a      	ldr	r2, [r3, #4]
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	3b20      	subs	r3, #32
 8000fa6:	6839      	ldr	r1, [r7, #0]
 8000fa8:	7849      	ldrb	r1, [r1, #1]
 8000faa:	fb01 f303 	mul.w	r3, r1, r3
 8000fae:	4619      	mov	r1, r3
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	440b      	add	r3, r1
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	4413      	add	r3, r2
 8000fb8:	881b      	ldrh	r3, [r3, #0]
 8000fba:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	613b      	str	r3, [r7, #16]
 8000fc0:	e030      	b.n	8001024 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000fc2:	68fa      	ldr	r2, [r7, #12]
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d010      	beq.n	8000ff4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000fd2:	4b23      	ldr	r3, [pc, #140]	; (8001060 <SSD1306_Putc+0xfc>)
 8000fd4:	881a      	ldrh	r2, [r3, #0]
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	4413      	add	r3, r2
 8000fdc:	b298      	uxth	r0, r3
 8000fde:	4b20      	ldr	r3, [pc, #128]	; (8001060 <SSD1306_Putc+0xfc>)
 8000fe0:	885a      	ldrh	r2, [r3, #2]
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	4413      	add	r3, r2
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	79ba      	ldrb	r2, [r7, #6]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f7ff ff43 	bl	8000e78 <SSD1306_DrawPixel>
 8000ff2:	e014      	b.n	800101e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000ff4:	4b1a      	ldr	r3, [pc, #104]	; (8001060 <SSD1306_Putc+0xfc>)
 8000ff6:	881a      	ldrh	r2, [r3, #0]
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	4413      	add	r3, r2
 8000ffe:	b298      	uxth	r0, r3
 8001000:	4b17      	ldr	r3, [pc, #92]	; (8001060 <SSD1306_Putc+0xfc>)
 8001002:	885a      	ldrh	r2, [r3, #2]
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	b29b      	uxth	r3, r3
 8001008:	4413      	add	r3, r2
 800100a:	b299      	uxth	r1, r3
 800100c:	79bb      	ldrb	r3, [r7, #6]
 800100e:	2b00      	cmp	r3, #0
 8001010:	bf0c      	ite	eq
 8001012:	2301      	moveq	r3, #1
 8001014:	2300      	movne	r3, #0
 8001016:	b2db      	uxtb	r3, r3
 8001018:	461a      	mov	r2, r3
 800101a:	f7ff ff2d 	bl	8000e78 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	3301      	adds	r3, #1
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	461a      	mov	r2, r3
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	4293      	cmp	r3, r2
 800102e:	d3c8      	bcc.n	8000fc2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	3301      	adds	r3, #1
 8001034:	617b      	str	r3, [r7, #20]
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	785b      	ldrb	r3, [r3, #1]
 800103a:	461a      	mov	r2, r3
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	4293      	cmp	r3, r2
 8001040:	d3ad      	bcc.n	8000f9e <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001042:	4b07      	ldr	r3, [pc, #28]	; (8001060 <SSD1306_Putc+0xfc>)
 8001044:	881a      	ldrh	r2, [r3, #0]
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	b29b      	uxth	r3, r3
 800104c:	4413      	add	r3, r2
 800104e:	b29a      	uxth	r2, r3
 8001050:	4b03      	ldr	r3, [pc, #12]	; (8001060 <SSD1306_Putc+0xfc>)
 8001052:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001054:	79fb      	ldrb	r3, [r7, #7]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3718      	adds	r7, #24
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000620 	.word	0x20000620

08001064 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	4613      	mov	r3, r2
 8001070:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001072:	e012      	b.n	800109a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	79fa      	ldrb	r2, [r7, #7]
 800107a:	68b9      	ldr	r1, [r7, #8]
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff ff71 	bl	8000f64 <SSD1306_Putc>
 8001082:	4603      	mov	r3, r0
 8001084:	461a      	mov	r2, r3
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	429a      	cmp	r2, r3
 800108c:	d002      	beq.n	8001094 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	e008      	b.n	80010a6 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	3301      	adds	r3, #1
 8001098:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1e8      	bne.n	8001074 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	781b      	ldrb	r3, [r3, #0]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 80010ae:	b590      	push	{r4, r7, lr}
 80010b0:	b087      	sub	sp, #28
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	4604      	mov	r4, r0
 80010b6:	4608      	mov	r0, r1
 80010b8:	4611      	mov	r1, r2
 80010ba:	461a      	mov	r2, r3
 80010bc:	4623      	mov	r3, r4
 80010be:	80fb      	strh	r3, [r7, #6]
 80010c0:	4603      	mov	r3, r0
 80010c2:	80bb      	strh	r3, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	807b      	strh	r3, [r7, #2]
 80010c8:	4613      	mov	r3, r2
 80010ca:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 80010cc:	88fb      	ldrh	r3, [r7, #6]
 80010ce:	2b7f      	cmp	r3, #127	; 0x7f
 80010d0:	d901      	bls.n	80010d6 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 80010d2:	237f      	movs	r3, #127	; 0x7f
 80010d4:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 80010d6:	887b      	ldrh	r3, [r7, #2]
 80010d8:	2b7f      	cmp	r3, #127	; 0x7f
 80010da:	d901      	bls.n	80010e0 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 80010dc:	237f      	movs	r3, #127	; 0x7f
 80010de:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 80010e0:	88bb      	ldrh	r3, [r7, #4]
 80010e2:	2b3f      	cmp	r3, #63	; 0x3f
 80010e4:	d901      	bls.n	80010ea <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 80010e6:	233f      	movs	r3, #63	; 0x3f
 80010e8:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 80010ea:	883b      	ldrh	r3, [r7, #0]
 80010ec:	2b3f      	cmp	r3, #63	; 0x3f
 80010ee:	d901      	bls.n	80010f4 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 80010f0:	233f      	movs	r3, #63	; 0x3f
 80010f2:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 80010f4:	88fa      	ldrh	r2, [r7, #6]
 80010f6:	887b      	ldrh	r3, [r7, #2]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d205      	bcs.n	8001108 <SSD1306_DrawLine+0x5a>
 80010fc:	887a      	ldrh	r2, [r7, #2]
 80010fe:	88fb      	ldrh	r3, [r7, #6]
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	b29b      	uxth	r3, r3
 8001104:	b21b      	sxth	r3, r3
 8001106:	e004      	b.n	8001112 <SSD1306_DrawLine+0x64>
 8001108:	88fa      	ldrh	r2, [r7, #6]
 800110a:	887b      	ldrh	r3, [r7, #2]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	b29b      	uxth	r3, r3
 8001110:	b21b      	sxth	r3, r3
 8001112:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001114:	88ba      	ldrh	r2, [r7, #4]
 8001116:	883b      	ldrh	r3, [r7, #0]
 8001118:	429a      	cmp	r2, r3
 800111a:	d205      	bcs.n	8001128 <SSD1306_DrawLine+0x7a>
 800111c:	883a      	ldrh	r2, [r7, #0]
 800111e:	88bb      	ldrh	r3, [r7, #4]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	b29b      	uxth	r3, r3
 8001124:	b21b      	sxth	r3, r3
 8001126:	e004      	b.n	8001132 <SSD1306_DrawLine+0x84>
 8001128:	88ba      	ldrh	r2, [r7, #4]
 800112a:	883b      	ldrh	r3, [r7, #0]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	b29b      	uxth	r3, r3
 8001130:	b21b      	sxth	r3, r3
 8001132:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8001134:	88fa      	ldrh	r2, [r7, #6]
 8001136:	887b      	ldrh	r3, [r7, #2]
 8001138:	429a      	cmp	r2, r3
 800113a:	d201      	bcs.n	8001140 <SSD1306_DrawLine+0x92>
 800113c:	2301      	movs	r3, #1
 800113e:	e001      	b.n	8001144 <SSD1306_DrawLine+0x96>
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
 8001144:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8001146:	88ba      	ldrh	r2, [r7, #4]
 8001148:	883b      	ldrh	r3, [r7, #0]
 800114a:	429a      	cmp	r2, r3
 800114c:	d201      	bcs.n	8001152 <SSD1306_DrawLine+0xa4>
 800114e:	2301      	movs	r3, #1
 8001150:	e001      	b.n	8001156 <SSD1306_DrawLine+0xa8>
 8001152:	f04f 33ff 	mov.w	r3, #4294967295
 8001156:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8001158:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800115c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001160:	429a      	cmp	r2, r3
 8001162:	dd06      	ble.n	8001172 <SSD1306_DrawLine+0xc4>
 8001164:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001168:	0fda      	lsrs	r2, r3, #31
 800116a:	4413      	add	r3, r2
 800116c:	105b      	asrs	r3, r3, #1
 800116e:	b21b      	sxth	r3, r3
 8001170:	e006      	b.n	8001180 <SSD1306_DrawLine+0xd2>
 8001172:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001176:	425b      	negs	r3, r3
 8001178:	0fda      	lsrs	r2, r3, #31
 800117a:	4413      	add	r3, r2
 800117c:	105b      	asrs	r3, r3, #1
 800117e:	b21b      	sxth	r3, r3
 8001180:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8001182:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d129      	bne.n	80011de <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 800118a:	883a      	ldrh	r2, [r7, #0]
 800118c:	88bb      	ldrh	r3, [r7, #4]
 800118e:	429a      	cmp	r2, r3
 8001190:	d205      	bcs.n	800119e <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8001192:	883b      	ldrh	r3, [r7, #0]
 8001194:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001196:	88bb      	ldrh	r3, [r7, #4]
 8001198:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 800119a:	893b      	ldrh	r3, [r7, #8]
 800119c:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 800119e:	887a      	ldrh	r2, [r7, #2]
 80011a0:	88fb      	ldrh	r3, [r7, #6]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d205      	bcs.n	80011b2 <SSD1306_DrawLine+0x104>
			tmp = x1;
 80011a6:	887b      	ldrh	r3, [r7, #2]
 80011a8:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80011aa:	88fb      	ldrh	r3, [r7, #6]
 80011ac:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80011ae:	893b      	ldrh	r3, [r7, #8]
 80011b0:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 80011b2:	88bb      	ldrh	r3, [r7, #4]
 80011b4:	82bb      	strh	r3, [r7, #20]
 80011b6:	e00c      	b.n	80011d2 <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 80011b8:	8ab9      	ldrh	r1, [r7, #20]
 80011ba:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80011be:	88fb      	ldrh	r3, [r7, #6]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff fe59 	bl	8000e78 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 80011c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	3301      	adds	r3, #1
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	82bb      	strh	r3, [r7, #20]
 80011d2:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80011d6:	883b      	ldrh	r3, [r7, #0]
 80011d8:	429a      	cmp	r2, r3
 80011da:	dded      	ble.n	80011b8 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 80011dc:	e05f      	b.n	800129e <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 80011de:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d129      	bne.n	800123a <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 80011e6:	883a      	ldrh	r2, [r7, #0]
 80011e8:	88bb      	ldrh	r3, [r7, #4]
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d205      	bcs.n	80011fa <SSD1306_DrawLine+0x14c>
			tmp = y1;
 80011ee:	883b      	ldrh	r3, [r7, #0]
 80011f0:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80011f2:	88bb      	ldrh	r3, [r7, #4]
 80011f4:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80011f6:	893b      	ldrh	r3, [r7, #8]
 80011f8:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80011fa:	887a      	ldrh	r2, [r7, #2]
 80011fc:	88fb      	ldrh	r3, [r7, #6]
 80011fe:	429a      	cmp	r2, r3
 8001200:	d205      	bcs.n	800120e <SSD1306_DrawLine+0x160>
			tmp = x1;
 8001202:	887b      	ldrh	r3, [r7, #2]
 8001204:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800120a:	893b      	ldrh	r3, [r7, #8]
 800120c:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 800120e:	88fb      	ldrh	r3, [r7, #6]
 8001210:	82bb      	strh	r3, [r7, #20]
 8001212:	e00c      	b.n	800122e <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8001214:	8abb      	ldrh	r3, [r7, #20]
 8001216:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800121a:	88b9      	ldrh	r1, [r7, #4]
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff fe2b 	bl	8000e78 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8001222:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001226:	b29b      	uxth	r3, r3
 8001228:	3301      	adds	r3, #1
 800122a:	b29b      	uxth	r3, r3
 800122c:	82bb      	strh	r3, [r7, #20]
 800122e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001232:	887b      	ldrh	r3, [r7, #2]
 8001234:	429a      	cmp	r2, r3
 8001236:	dded      	ble.n	8001214 <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 8001238:	e031      	b.n	800129e <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 800123a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800123e:	88b9      	ldrh	r1, [r7, #4]
 8001240:	88fb      	ldrh	r3, [r7, #6]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fe18 	bl	8000e78 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8001248:	88fa      	ldrh	r2, [r7, #6]
 800124a:	887b      	ldrh	r3, [r7, #2]
 800124c:	429a      	cmp	r2, r3
 800124e:	d103      	bne.n	8001258 <SSD1306_DrawLine+0x1aa>
 8001250:	88ba      	ldrh	r2, [r7, #4]
 8001252:	883b      	ldrh	r3, [r7, #0]
 8001254:	429a      	cmp	r2, r3
 8001256:	d021      	beq.n	800129c <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 8001258:	8afb      	ldrh	r3, [r7, #22]
 800125a:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 800125c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001260:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001264:	425b      	negs	r3, r3
 8001266:	429a      	cmp	r2, r3
 8001268:	dd08      	ble.n	800127c <SSD1306_DrawLine+0x1ce>
			err -= dy;
 800126a:	8afa      	ldrh	r2, [r7, #22]
 800126c:	8a3b      	ldrh	r3, [r7, #16]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	b29b      	uxth	r3, r3
 8001272:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001274:	89fa      	ldrh	r2, [r7, #14]
 8001276:	88fb      	ldrh	r3, [r7, #6]
 8001278:	4413      	add	r3, r2
 800127a:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 800127c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001280:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001284:	429a      	cmp	r2, r3
 8001286:	dad8      	bge.n	800123a <SSD1306_DrawLine+0x18c>
			err += dx;
 8001288:	8afa      	ldrh	r2, [r7, #22]
 800128a:	8a7b      	ldrh	r3, [r7, #18]
 800128c:	4413      	add	r3, r2
 800128e:	b29b      	uxth	r3, r3
 8001290:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001292:	89ba      	ldrh	r2, [r7, #12]
 8001294:	88bb      	ldrh	r3, [r7, #4]
 8001296:	4413      	add	r3, r2
 8001298:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 800129a:	e7ce      	b.n	800123a <SSD1306_DrawLine+0x18c>
			break;
 800129c:	bf00      	nop
		} 
	}
}
 800129e:	371c      	adds	r7, #28
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd90      	pop	{r4, r7, pc}

080012a4 <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af02      	add	r7, sp, #8
 80012aa:	4604      	mov	r4, r0
 80012ac:	4608      	mov	r0, r1
 80012ae:	4611      	mov	r1, r2
 80012b0:	461a      	mov	r2, r3
 80012b2:	4623      	mov	r3, r4
 80012b4:	80fb      	strh	r3, [r7, #6]
 80012b6:	4603      	mov	r3, r0
 80012b8:	80bb      	strh	r3, [r7, #4]
 80012ba:	460b      	mov	r3, r1
 80012bc:	807b      	strh	r3, [r7, #2]
 80012be:	4613      	mov	r3, r2
 80012c0:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 80012c2:	88fb      	ldrh	r3, [r7, #6]
 80012c4:	2b7f      	cmp	r3, #127	; 0x7f
 80012c6:	d853      	bhi.n	8001370 <SSD1306_DrawRectangle+0xcc>
		x >= SSD1306_WIDTH ||
 80012c8:	88bb      	ldrh	r3, [r7, #4]
 80012ca:	2b3f      	cmp	r3, #63	; 0x3f
 80012cc:	d850      	bhi.n	8001370 <SSD1306_DrawRectangle+0xcc>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 80012ce:	88fa      	ldrh	r2, [r7, #6]
 80012d0:	887b      	ldrh	r3, [r7, #2]
 80012d2:	4413      	add	r3, r2
 80012d4:	2b7f      	cmp	r3, #127	; 0x7f
 80012d6:	dd03      	ble.n	80012e0 <SSD1306_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80012de:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80012e0:	88ba      	ldrh	r2, [r7, #4]
 80012e2:	883b      	ldrh	r3, [r7, #0]
 80012e4:	4413      	add	r3, r2
 80012e6:	2b3f      	cmp	r3, #63	; 0x3f
 80012e8:	dd03      	ble.n	80012f2 <SSD1306_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 80012ea:	88bb      	ldrh	r3, [r7, #4]
 80012ec:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80012f0:	803b      	strh	r3, [r7, #0]
	}
	
	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 80012f2:	88fa      	ldrh	r2, [r7, #6]
 80012f4:	887b      	ldrh	r3, [r7, #2]
 80012f6:	4413      	add	r3, r2
 80012f8:	b29a      	uxth	r2, r3
 80012fa:	88bc      	ldrh	r4, [r7, #4]
 80012fc:	88b9      	ldrh	r1, [r7, #4]
 80012fe:	88f8      	ldrh	r0, [r7, #6]
 8001300:	7e3b      	ldrb	r3, [r7, #24]
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	4623      	mov	r3, r4
 8001306:	f7ff fed2 	bl	80010ae <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 800130a:	88ba      	ldrh	r2, [r7, #4]
 800130c:	883b      	ldrh	r3, [r7, #0]
 800130e:	4413      	add	r3, r2
 8001310:	b299      	uxth	r1, r3
 8001312:	88fa      	ldrh	r2, [r7, #6]
 8001314:	887b      	ldrh	r3, [r7, #2]
 8001316:	4413      	add	r3, r2
 8001318:	b29c      	uxth	r4, r3
 800131a:	88ba      	ldrh	r2, [r7, #4]
 800131c:	883b      	ldrh	r3, [r7, #0]
 800131e:	4413      	add	r3, r2
 8001320:	b29a      	uxth	r2, r3
 8001322:	88f8      	ldrh	r0, [r7, #6]
 8001324:	7e3b      	ldrb	r3, [r7, #24]
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	4613      	mov	r3, r2
 800132a:	4622      	mov	r2, r4
 800132c:	f7ff febf 	bl	80010ae <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 8001330:	88ba      	ldrh	r2, [r7, #4]
 8001332:	883b      	ldrh	r3, [r7, #0]
 8001334:	4413      	add	r3, r2
 8001336:	b29c      	uxth	r4, r3
 8001338:	88fa      	ldrh	r2, [r7, #6]
 800133a:	88b9      	ldrh	r1, [r7, #4]
 800133c:	88f8      	ldrh	r0, [r7, #6]
 800133e:	7e3b      	ldrb	r3, [r7, #24]
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	4623      	mov	r3, r4
 8001344:	f7ff feb3 	bl	80010ae <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 8001348:	88fa      	ldrh	r2, [r7, #6]
 800134a:	887b      	ldrh	r3, [r7, #2]
 800134c:	4413      	add	r3, r2
 800134e:	b298      	uxth	r0, r3
 8001350:	88fa      	ldrh	r2, [r7, #6]
 8001352:	887b      	ldrh	r3, [r7, #2]
 8001354:	4413      	add	r3, r2
 8001356:	b29c      	uxth	r4, r3
 8001358:	88ba      	ldrh	r2, [r7, #4]
 800135a:	883b      	ldrh	r3, [r7, #0]
 800135c:	4413      	add	r3, r2
 800135e:	b29a      	uxth	r2, r3
 8001360:	88b9      	ldrh	r1, [r7, #4]
 8001362:	7e3b      	ldrb	r3, [r7, #24]
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	4613      	mov	r3, r2
 8001368:	4622      	mov	r2, r4
 800136a:	f7ff fea0 	bl	80010ae <SSD1306_DrawLine>
 800136e:	e000      	b.n	8001372 <SSD1306_DrawRectangle+0xce>
		return;
 8001370:	bf00      	nop
}
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	bd90      	pop	{r4, r7, pc}

08001378 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800137e:	4b07      	ldr	r3, [pc, #28]	; (800139c <ssd1306_I2C_Init+0x24>)
 8001380:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001382:	e002      	b.n	800138a <ssd1306_I2C_Init+0x12>
		p--;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3b01      	subs	r3, #1
 8001388:	607b      	str	r3, [r7, #4]
	while(p>0)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d1f9      	bne.n	8001384 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	0003d090 	.word	0x0003d090

080013a0 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80013a0:	b590      	push	{r4, r7, lr}
 80013a2:	b0c7      	sub	sp, #284	; 0x11c
 80013a4:	af02      	add	r7, sp, #8
 80013a6:	4604      	mov	r4, r0
 80013a8:	4608      	mov	r0, r1
 80013aa:	4639      	mov	r1, r7
 80013ac:	600a      	str	r2, [r1, #0]
 80013ae:	4619      	mov	r1, r3
 80013b0:	1dfb      	adds	r3, r7, #7
 80013b2:	4622      	mov	r2, r4
 80013b4:	701a      	strb	r2, [r3, #0]
 80013b6:	1dbb      	adds	r3, r7, #6
 80013b8:	4602      	mov	r2, r0
 80013ba:	701a      	strb	r2, [r3, #0]
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	460a      	mov	r2, r1
 80013c0:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	1dba      	adds	r2, r7, #6
 80013c8:	7812      	ldrb	r2, [r2, #0]
 80013ca:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80013cc:	2300      	movs	r3, #0
 80013ce:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80013d2:	e010      	b.n	80013f6 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 80013d4:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80013d8:	463a      	mov	r2, r7
 80013da:	6812      	ldr	r2, [r2, #0]
 80013dc:	441a      	add	r2, r3
 80013de:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80013e2:	3301      	adds	r3, #1
 80013e4:	7811      	ldrb	r1, [r2, #0]
 80013e6:	f107 020c 	add.w	r2, r7, #12
 80013ea:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80013ec:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80013f0:	3301      	adds	r3, #1
 80013f2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80013f6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	1d3a      	adds	r2, r7, #4
 80013fe:	8812      	ldrh	r2, [r2, #0]
 8001400:	429a      	cmp	r2, r3
 8001402:	d8e7      	bhi.n	80013d4 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001404:	1dfb      	adds	r3, r7, #7
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b299      	uxth	r1, r3
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	3301      	adds	r3, #1
 8001410:	b298      	uxth	r0, r3
 8001412:	f107 020c 	add.w	r2, r7, #12
 8001416:	230a      	movs	r3, #10
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	4603      	mov	r3, r0
 800141c:	4803      	ldr	r0, [pc, #12]	; (800142c <ssd1306_I2C_WriteMulti+0x8c>)
 800141e:	f001 fa5b 	bl	80028d8 <HAL_I2C_Master_Transmit>
}
 8001422:	bf00      	nop
 8001424:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001428:	46bd      	mov	sp, r7
 800142a:	bd90      	pop	{r4, r7, pc}
 800142c:	20000638 	.word	0x20000638

08001430 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af02      	add	r7, sp, #8
 8001436:	4603      	mov	r3, r0
 8001438:	71fb      	strb	r3, [r7, #7]
 800143a:	460b      	mov	r3, r1
 800143c:	71bb      	strb	r3, [r7, #6]
 800143e:	4613      	mov	r3, r2
 8001440:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001442:	79bb      	ldrb	r3, [r7, #6]
 8001444:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001446:	797b      	ldrb	r3, [r7, #5]
 8001448:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	b299      	uxth	r1, r3
 800144e:	f107 020c 	add.w	r2, r7, #12
 8001452:	230a      	movs	r3, #10
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	2302      	movs	r3, #2
 8001458:	4803      	ldr	r0, [pc, #12]	; (8001468 <ssd1306_I2C_Write+0x38>)
 800145a:	f001 fa3d 	bl	80028d8 <HAL_I2C_Master_Transmit>
}
 800145e:	bf00      	nop
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000638 	.word	0x20000638

0800146c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	4b10      	ldr	r3, [pc, #64]	; (80014b8 <HAL_MspInit+0x4c>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147a:	4a0f      	ldr	r2, [pc, #60]	; (80014b8 <HAL_MspInit+0x4c>)
 800147c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001480:	6453      	str	r3, [r2, #68]	; 0x44
 8001482:	4b0d      	ldr	r3, [pc, #52]	; (80014b8 <HAL_MspInit+0x4c>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	603b      	str	r3, [r7, #0]
 8001492:	4b09      	ldr	r3, [pc, #36]	; (80014b8 <HAL_MspInit+0x4c>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001496:	4a08      	ldr	r2, [pc, #32]	; (80014b8 <HAL_MspInit+0x4c>)
 8001498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800149c:	6413      	str	r3, [r2, #64]	; 0x40
 800149e:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <HAL_MspInit+0x4c>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a6:	603b      	str	r3, [r7, #0]
 80014a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	40023800 	.word	0x40023800

080014bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ce:	e7fe      	b.n	80014ce <HardFault_Handler+0x4>

080014d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014d4:	e7fe      	b.n	80014d4 <MemManage_Handler+0x4>

080014d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014da:	e7fe      	b.n	80014da <BusFault_Handler+0x4>

080014dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <UsageFault_Handler+0x4>

080014e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001510:	f000 fd8a 	bl	8002028 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}

08001518 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800151c:	2004      	movs	r0, #4
 800151e:	f001 f88b 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}

08001526 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800152a:	2008      	movs	r0, #8
 800152c:	f001 f884 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001530:	bf00      	nop
 8001532:	bd80      	pop	{r7, pc}

08001534 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001538:	2010      	movs	r0, #16
 800153a:	f001 f87d 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
	...

08001544 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001548:	4802      	ldr	r0, [pc, #8]	; (8001554 <TIM2_IRQHandler+0x10>)
 800154a:	f004 f9ca 	bl	80058e2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200006ec 	.word	0x200006ec

08001558 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800155c:	4802      	ldr	r0, [pc, #8]	; (8001568 <OTG_FS_IRQHandler+0x10>)
 800155e:	f001 ff40 	bl	80033e2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000c28 	.word	0x20000c28

0800156c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001574:	4a14      	ldr	r2, [pc, #80]	; (80015c8 <_sbrk+0x5c>)
 8001576:	4b15      	ldr	r3, [pc, #84]	; (80015cc <_sbrk+0x60>)
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001580:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <_sbrk+0x64>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d102      	bne.n	800158e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <_sbrk+0x64>)
 800158a:	4a12      	ldr	r2, [pc, #72]	; (80015d4 <_sbrk+0x68>)
 800158c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <_sbrk+0x64>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4413      	add	r3, r2
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	429a      	cmp	r2, r3
 800159a:	d207      	bcs.n	80015ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800159c:	f007 fdc0 	bl	8009120 <__errno>
 80015a0:	4602      	mov	r2, r0
 80015a2:	230c      	movs	r3, #12
 80015a4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80015a6:	f04f 33ff 	mov.w	r3, #4294967295
 80015aa:	e009      	b.n	80015c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015ac:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <_sbrk+0x64>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015b2:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <_sbrk+0x64>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4413      	add	r3, r2
 80015ba:	4a05      	ldr	r2, [pc, #20]	; (80015d0 <_sbrk+0x64>)
 80015bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015be:	68fb      	ldr	r3, [r7, #12]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20020000 	.word	0x20020000
 80015cc:	00000400 	.word	0x00000400
 80015d0:	20000628 	.word	0x20000628
 80015d4:	20001038 	.word	0x20001038

080015d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <SystemInit+0x28>)
 80015de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015e2:	4a07      	ldr	r2, [pc, #28]	; (8001600 <SystemInit+0x28>)
 80015e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015ec:	4b04      	ldr	r3, [pc, #16]	; (8001600 <SystemInit+0x28>)
 80015ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015f2:	609a      	str	r2, [r3, #8]
#endif
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	e000ed00 	.word	0xe000ed00

08001604 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b08c      	sub	sp, #48	; 0x30
 8001608:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800160a:	f107 030c 	add.w	r3, r7, #12
 800160e:	2224      	movs	r2, #36	; 0x24
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f007 fdbe 	bl	8009194 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001618:	1d3b      	adds	r3, r7, #4
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8001620:	4b21      	ldr	r3, [pc, #132]	; (80016a8 <MX_TIM2_Init+0xa4>)
 8001622:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001626:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001628:	4b1f      	ldr	r3, [pc, #124]	; (80016a8 <MX_TIM2_Init+0xa4>)
 800162a:	2200      	movs	r2, #0
 800162c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800162e:	4b1e      	ldr	r3, [pc, #120]	; (80016a8 <MX_TIM2_Init+0xa4>)
 8001630:	2200      	movs	r2, #0
 8001632:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001634:	4b1c      	ldr	r3, [pc, #112]	; (80016a8 <MX_TIM2_Init+0xa4>)
 8001636:	f04f 32ff 	mov.w	r2, #4294967295
 800163a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800163c:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <MX_TIM2_Init+0xa4>)
 800163e:	2200      	movs	r2, #0
 8001640:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001642:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <MX_TIM2_Init+0xa4>)
 8001644:	2280      	movs	r2, #128	; 0x80
 8001646:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001648:	2303      	movs	r3, #3
 800164a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800164c:	2302      	movs	r3, #2
 800164e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001650:	2301      	movs	r3, #1
 8001652:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001654:	2300      	movs	r3, #0
 8001656:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001658:	230a      	movs	r3, #10
 800165a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800165c:	2302      	movs	r3, #2
 800165e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001660:	2301      	movs	r3, #1
 8001662:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001664:	2300      	movs	r3, #0
 8001666:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001668:	230a      	movs	r3, #10
 800166a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800166c:	f107 030c 	add.w	r3, r7, #12
 8001670:	4619      	mov	r1, r3
 8001672:	480d      	ldr	r0, [pc, #52]	; (80016a8 <MX_TIM2_Init+0xa4>)
 8001674:	f004 f84c 	bl	8005710 <HAL_TIM_Encoder_Init>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800167e:	f7ff fa6b 	bl	8000b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001682:	2300      	movs	r3, #0
 8001684:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001686:	2300      	movs	r3, #0
 8001688:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800168a:	1d3b      	adds	r3, r7, #4
 800168c:	4619      	mov	r1, r3
 800168e:	4806      	ldr	r0, [pc, #24]	; (80016a8 <MX_TIM2_Init+0xa4>)
 8001690:	f004 fafe 	bl	8005c90 <HAL_TIMEx_MasterConfigSynchronization>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800169a:	f7ff fa5d 	bl	8000b58 <Error_Handler>
  }

}
 800169e:	bf00      	nop
 80016a0:	3730      	adds	r7, #48	; 0x30
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	200006ec 	.word	0x200006ec

080016ac <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	; 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016cc:	d133      	bne.n	8001736 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	613b      	str	r3, [r7, #16]
 80016d2:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <HAL_TIM_Encoder_MspInit+0x94>)
 80016d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d6:	4a1a      	ldr	r2, [pc, #104]	; (8001740 <HAL_TIM_Encoder_MspInit+0x94>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	6413      	str	r3, [r2, #64]	; 0x40
 80016de:	4b18      	ldr	r3, [pc, #96]	; (8001740 <HAL_TIM_Encoder_MspInit+0x94>)
 80016e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	4b14      	ldr	r3, [pc, #80]	; (8001740 <HAL_TIM_Encoder_MspInit+0x94>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a13      	ldr	r2, [pc, #76]	; (8001740 <HAL_TIM_Encoder_MspInit+0x94>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b11      	ldr	r3, [pc, #68]	; (8001740 <HAL_TIM_Encoder_MspInit+0x94>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001706:	2303      	movs	r3, #3
 8001708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800170e:	2301      	movs	r3, #1
 8001710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001712:	2300      	movs	r3, #0
 8001714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001716:	2301      	movs	r3, #1
 8001718:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171a:	f107 0314 	add.w	r3, r7, #20
 800171e:	4619      	mov	r1, r3
 8001720:	4808      	ldr	r0, [pc, #32]	; (8001744 <HAL_TIM_Encoder_MspInit+0x98>)
 8001722:	f000 fdd5 	bl	80022d0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2100      	movs	r1, #0
 800172a:	201c      	movs	r0, #28
 800172c:	f000 fd99 	bl	8002262 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001730:	201c      	movs	r0, #28
 8001732:	f000 fdb2 	bl	800229a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001736:	bf00      	nop
 8001738:	3728      	adds	r7, #40	; 0x28
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40023800 	.word	0x40023800
 8001744:	40020000 	.word	0x40020000

08001748 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af02      	add	r7, sp, #8
 800174e:	4603      	mov	r3, r0
 8001750:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8001752:	f107 020f 	add.w	r2, r7, #15
 8001756:	1df9      	adds	r1, r7, #7
 8001758:	2364      	movs	r3, #100	; 0x64
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	2301      	movs	r3, #1
 800175e:	4804      	ldr	r0, [pc, #16]	; (8001770 <W25qxx_Spi+0x28>)
 8001760:	f003 fd23 	bl	80051aa <HAL_SPI_TransmitReceive>
	return ret;
 8001764:	7bfb      	ldrb	r3, [r7, #15]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000694 	.word	0x20000694

08001774 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	2300      	movs	r3, #0
 8001780:	60bb      	str	r3, [r7, #8]
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	2300      	movs	r3, #0
 8001788:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800178a:	2200      	movs	r2, #0
 800178c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001790:	4813      	ldr	r0, [pc, #76]	; (80017e0 <W25qxx_ReadID+0x6c>)
 8001792:	f000 ff37 	bl	8002604 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8001796:	209f      	movs	r0, #159	; 0x9f
 8001798:	f7ff ffd6 	bl	8001748 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800179c:	20a5      	movs	r0, #165	; 0xa5
 800179e:	f7ff ffd3 	bl	8001748 <W25qxx_Spi>
 80017a2:	4603      	mov	r3, r0
 80017a4:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80017a6:	20a5      	movs	r0, #165	; 0xa5
 80017a8:	f7ff ffce 	bl	8001748 <W25qxx_Spi>
 80017ac:	4603      	mov	r3, r0
 80017ae:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80017b0:	20a5      	movs	r0, #165	; 0xa5
 80017b2:	f7ff ffc9 	bl	8001748 <W25qxx_Spi>
 80017b6:	4603      	mov	r3, r0
 80017b8:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80017ba:	2201      	movs	r2, #1
 80017bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017c0:	4807      	ldr	r0, [pc, #28]	; (80017e0 <W25qxx_ReadID+0x6c>)
 80017c2:	f000 ff1f 	bl	8002604 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	041a      	lsls	r2, r3, #16
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	021b      	lsls	r3, r3, #8
 80017ce:	4313      	orrs	r3, r2
 80017d0:	683a      	ldr	r2, [r7, #0]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	60fb      	str	r3, [r7, #12]
	return Temp;
 80017d6:	68fb      	ldr	r3, [r7, #12]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40020000 	.word	0x40020000

080017e4 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80017e4:	b590      	push	{r4, r7, lr}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80017ea:	2200      	movs	r2, #0
 80017ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017f0:	4816      	ldr	r0, [pc, #88]	; (800184c <W25qxx_ReadUniqID+0x68>)
 80017f2:	f000 ff07 	bl	8002604 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 80017f6:	204b      	movs	r0, #75	; 0x4b
 80017f8:	f7ff ffa6 	bl	8001748 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80017fc:	2300      	movs	r3, #0
 80017fe:	71fb      	strb	r3, [r7, #7]
 8001800:	e005      	b.n	800180e <W25qxx_ReadUniqID+0x2a>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8001802:	20a5      	movs	r0, #165	; 0xa5
 8001804:	f7ff ffa0 	bl	8001748 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	3301      	adds	r3, #1
 800180c:	71fb      	strb	r3, [r7, #7]
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	2b03      	cmp	r3, #3
 8001812:	d9f6      	bls.n	8001802 <W25qxx_ReadUniqID+0x1e>
	for (uint8_t i = 0; i < 8; i++)
 8001814:	2300      	movs	r3, #0
 8001816:	71bb      	strb	r3, [r7, #6]
 8001818:	e00b      	b.n	8001832 <W25qxx_ReadUniqID+0x4e>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800181a:	79bc      	ldrb	r4, [r7, #6]
 800181c:	20a5      	movs	r0, #165	; 0xa5
 800181e:	f7ff ff93 	bl	8001748 <W25qxx_Spi>
 8001822:	4603      	mov	r3, r0
 8001824:	461a      	mov	r2, r3
 8001826:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <W25qxx_ReadUniqID+0x6c>)
 8001828:	4423      	add	r3, r4
 800182a:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800182c:	79bb      	ldrb	r3, [r7, #6]
 800182e:	3301      	adds	r3, #1
 8001830:	71bb      	strb	r3, [r7, #6]
 8001832:	79bb      	ldrb	r3, [r7, #6]
 8001834:	2b07      	cmp	r3, #7
 8001836:	d9f0      	bls.n	800181a <W25qxx_ReadUniqID+0x36>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001838:	2201      	movs	r2, #1
 800183a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800183e:	4803      	ldr	r0, [pc, #12]	; (800184c <W25qxx_ReadUniqID+0x68>)
 8001840:	f000 fee0 	bl	8002604 <HAL_GPIO_WritePin>
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	bd90      	pop	{r4, r7, pc}
 800184c:	40020000 	.word	0x40020000
 8001850:	2000072c 	.word	0x2000072c

08001854 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001858:	2200      	movs	r2, #0
 800185a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800185e:	4808      	ldr	r0, [pc, #32]	; (8001880 <W25qxx_WriteEnable+0x2c>)
 8001860:	f000 fed0 	bl	8002604 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8001864:	2006      	movs	r0, #6
 8001866:	f7ff ff6f 	bl	8001748 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800186a:	2201      	movs	r2, #1
 800186c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001870:	4803      	ldr	r0, [pc, #12]	; (8001880 <W25qxx_WriteEnable+0x2c>)
 8001872:	f000 fec7 	bl	8002604 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8001876:	2001      	movs	r0, #1
 8001878:	f000 fbf6 	bl	8002068 <HAL_Delay>
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40020000 	.word	0x40020000

08001884 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 800188e:	2300      	movs	r3, #0
 8001890:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001892:	2200      	movs	r2, #0
 8001894:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001898:	481c      	ldr	r0, [pc, #112]	; (800190c <W25qxx_ReadStatusRegister+0x88>)
 800189a:	f000 feb3 	bl	8002604 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d10c      	bne.n	80018be <W25qxx_ReadStatusRegister+0x3a>
	{
		W25qxx_Spi(0x05);
 80018a4:	2005      	movs	r0, #5
 80018a6:	f7ff ff4f 	bl	8001748 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80018aa:	20a5      	movs	r0, #165	; 0xa5
 80018ac:	f7ff ff4c 	bl	8001748 <W25qxx_Spi>
 80018b0:	4603      	mov	r3, r0
 80018b2:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 80018b4:	4a16      	ldr	r2, [pc, #88]	; (8001910 <W25qxx_ReadStatusRegister+0x8c>)
 80018b6:	7bfb      	ldrb	r3, [r7, #15]
 80018b8:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80018bc:	e01b      	b.n	80018f6 <W25qxx_ReadStatusRegister+0x72>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d10c      	bne.n	80018de <W25qxx_ReadStatusRegister+0x5a>
	{
		W25qxx_Spi(0x35);
 80018c4:	2035      	movs	r0, #53	; 0x35
 80018c6:	f7ff ff3f 	bl	8001748 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80018ca:	20a5      	movs	r0, #165	; 0xa5
 80018cc:	f7ff ff3c 	bl	8001748 <W25qxx_Spi>
 80018d0:	4603      	mov	r3, r0
 80018d2:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80018d4:	4a0e      	ldr	r2, [pc, #56]	; (8001910 <W25qxx_ReadStatusRegister+0x8c>)
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80018dc:	e00b      	b.n	80018f6 <W25qxx_ReadStatusRegister+0x72>
	}
	else
	{
		W25qxx_Spi(0x15);
 80018de:	2015      	movs	r0, #21
 80018e0:	f7ff ff32 	bl	8001748 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80018e4:	20a5      	movs	r0, #165	; 0xa5
 80018e6:	f7ff ff2f 	bl	8001748 <W25qxx_Spi>
 80018ea:	4603      	mov	r3, r0
 80018ec:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80018ee:	4a08      	ldr	r2, [pc, #32]	; (8001910 <W25qxx_ReadStatusRegister+0x8c>)
 80018f0:	7bfb      	ldrb	r3, [r7, #15]
 80018f2:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80018f6:	2201      	movs	r2, #1
 80018f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018fc:	4803      	ldr	r0, [pc, #12]	; (800190c <W25qxx_ReadStatusRegister+0x88>)
 80018fe:	f000 fe81 	bl	8002604 <HAL_GPIO_WritePin>
	return status;
 8001902:	7bfb      	ldrb	r3, [r7, #15]
}
 8001904:	4618      	mov	r0, r3
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40020000 	.word	0x40020000
 8001910:	2000072c 	.word	0x2000072c

08001914 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8001918:	2001      	movs	r0, #1
 800191a:	f000 fba5 	bl	8002068 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800191e:	2200      	movs	r2, #0
 8001920:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001924:	480f      	ldr	r0, [pc, #60]	; (8001964 <W25qxx_WaitForWriteEnd+0x50>)
 8001926:	f000 fe6d 	bl	8002604 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 800192a:	2005      	movs	r0, #5
 800192c:	f7ff ff0c 	bl	8001748 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8001930:	20a5      	movs	r0, #165	; 0xa5
 8001932:	f7ff ff09 	bl	8001748 <W25qxx_Spi>
 8001936:	4603      	mov	r3, r0
 8001938:	461a      	mov	r2, r3
 800193a:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <W25qxx_WaitForWriteEnd+0x54>)
 800193c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8001940:	2001      	movs	r0, #1
 8001942:	f000 fb91 	bl	8002068 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8001946:	4b08      	ldr	r3, [pc, #32]	; (8001968 <W25qxx_WaitForWriteEnd+0x54>)
 8001948:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	2b00      	cmp	r3, #0
 8001952:	d1ed      	bne.n	8001930 <W25qxx_WaitForWriteEnd+0x1c>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001954:	2201      	movs	r2, #1
 8001956:	f44f 7100 	mov.w	r1, #512	; 0x200
 800195a:	4802      	ldr	r0, [pc, #8]	; (8001964 <W25qxx_WaitForWriteEnd+0x50>)
 800195c:	f000 fe52 	bl	8002604 <HAL_GPIO_WritePin>
}
 8001960:	bf00      	nop
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40020000 	.word	0x40020000
 8001968:	2000072c 	.word	0x2000072c

0800196c <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8001972:	4b65      	ldr	r3, [pc, #404]	; (8001b08 <W25qxx_Init+0x19c>)
 8001974:	2201      	movs	r2, #1
 8001976:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800197a:	e002      	b.n	8001982 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 800197c:	2001      	movs	r0, #1
 800197e:	f000 fb73 	bl	8002068 <HAL_Delay>
	while (HAL_GetTick() < 100)
 8001982:	f000 fb65 	bl	8002050 <HAL_GetTick>
 8001986:	4603      	mov	r3, r0
 8001988:	2b63      	cmp	r3, #99	; 0x63
 800198a:	d9f7      	bls.n	800197c <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800198c:	2201      	movs	r2, #1
 800198e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001992:	485e      	ldr	r0, [pc, #376]	; (8001b0c <W25qxx_Init+0x1a0>)
 8001994:	f000 fe36 	bl	8002604 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8001998:	2064      	movs	r0, #100	; 0x64
 800199a:	f000 fb65 	bl	8002068 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 800199e:	f7ff fee9 	bl	8001774 <W25qxx_ReadID>
 80019a2:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	3b11      	subs	r3, #17
 80019aa:	2b0f      	cmp	r3, #15
 80019ac:	d86b      	bhi.n	8001a86 <W25qxx_Init+0x11a>
 80019ae:	a201      	add	r2, pc, #4	; (adr r2, 80019b4 <W25qxx_Init+0x48>)
 80019b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b4:	08001a79 	.word	0x08001a79
 80019b8:	08001a6b 	.word	0x08001a6b
 80019bc:	08001a5d 	.word	0x08001a5d
 80019c0:	08001a4f 	.word	0x08001a4f
 80019c4:	08001a41 	.word	0x08001a41
 80019c8:	08001a33 	.word	0x08001a33
 80019cc:	08001a25 	.word	0x08001a25
 80019d0:	08001a15 	.word	0x08001a15
 80019d4:	08001a05 	.word	0x08001a05
 80019d8:	08001a87 	.word	0x08001a87
 80019dc:	08001a87 	.word	0x08001a87
 80019e0:	08001a87 	.word	0x08001a87
 80019e4:	08001a87 	.word	0x08001a87
 80019e8:	08001a87 	.word	0x08001a87
 80019ec:	08001a87 	.word	0x08001a87
 80019f0:	080019f5 	.word	0x080019f5
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80019f4:	4b44      	ldr	r3, [pc, #272]	; (8001b08 <W25qxx_Init+0x19c>)
 80019f6:	220a      	movs	r2, #10
 80019f8:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80019fa:	4b43      	ldr	r3, [pc, #268]	; (8001b08 <W25qxx_Init+0x19c>)
 80019fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a00:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 8001a02:	e046      	b.n	8001a92 <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8001a04:	4b40      	ldr	r3, [pc, #256]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a06:	2209      	movs	r2, #9
 8001a08:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8001a0a:	4b3f      	ldr	r3, [pc, #252]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a10:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 8001a12:	e03e      	b.n	8001a92 <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8001a14:	4b3c      	ldr	r3, [pc, #240]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a16:	2208      	movs	r2, #8
 8001a18:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8001a1a:	4b3b      	ldr	r3, [pc, #236]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a1c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a20:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 8001a22:	e036      	b.n	8001a92 <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8001a24:	4b38      	ldr	r3, [pc, #224]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a26:	2207      	movs	r2, #7
 8001a28:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8001a2a:	4b37      	ldr	r3, [pc, #220]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a2c:	2280      	movs	r2, #128	; 0x80
 8001a2e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8001a30:	e02f      	b.n	8001a92 <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8001a32:	4b35      	ldr	r3, [pc, #212]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a34:	2206      	movs	r2, #6
 8001a36:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8001a38:	4b33      	ldr	r3, [pc, #204]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a3a:	2240      	movs	r2, #64	; 0x40
 8001a3c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 8001a3e:	e028      	b.n	8001a92 <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8001a40:	4b31      	ldr	r3, [pc, #196]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a42:	2205      	movs	r2, #5
 8001a44:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8001a46:	4b30      	ldr	r3, [pc, #192]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a48:	2220      	movs	r2, #32
 8001a4a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8001a4c:	e021      	b.n	8001a92 <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8001a4e:	4b2e      	ldr	r3, [pc, #184]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a50:	2204      	movs	r2, #4
 8001a52:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8001a54:	4b2c      	ldr	r3, [pc, #176]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a56:	2210      	movs	r2, #16
 8001a58:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 8001a5a:	e01a      	b.n	8001a92 <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8001a5c:	4b2a      	ldr	r3, [pc, #168]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a5e:	2203      	movs	r2, #3
 8001a60:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8001a62:	4b29      	ldr	r3, [pc, #164]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a64:	2208      	movs	r2, #8
 8001a66:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 8001a68:	e013      	b.n	8001a92 <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8001a6a:	4b27      	ldr	r3, [pc, #156]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a6c:	2202      	movs	r2, #2
 8001a6e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8001a70:	4b25      	ldr	r3, [pc, #148]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a72:	2204      	movs	r2, #4
 8001a74:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 8001a76:	e00c      	b.n	8001a92 <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8001a78:	4b23      	ldr	r3, [pc, #140]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8001a7e:	4b22      	ldr	r3, [pc, #136]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a80:	2202      	movs	r2, #2
 8001a82:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 8001a84:	e005      	b.n	8001a92 <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 8001a86:	4b20      	ldr	r3, [pc, #128]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	e036      	b.n	8001b00 <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 8001a92:	4b1d      	ldr	r3, [pc, #116]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a98:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8001a9a:	4b1b      	ldr	r3, [pc, #108]	; (8001b08 <W25qxx_Init+0x19c>)
 8001a9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001aa0:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8001aa2:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <W25qxx_Init+0x19c>)
 8001aa4:	69db      	ldr	r3, [r3, #28]
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	4a17      	ldr	r2, [pc, #92]	; (8001b08 <W25qxx_Init+0x19c>)
 8001aaa:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8001aac:	4b16      	ldr	r3, [pc, #88]	; (8001b08 <W25qxx_Init+0x19c>)
 8001aae:	695b      	ldr	r3, [r3, #20]
 8001ab0:	4a15      	ldr	r2, [pc, #84]	; (8001b08 <W25qxx_Init+0x19c>)
 8001ab2:	6912      	ldr	r2, [r2, #16]
 8001ab4:	fb02 f303 	mul.w	r3, r2, r3
 8001ab8:	4a13      	ldr	r2, [pc, #76]	; (8001b08 <W25qxx_Init+0x19c>)
 8001aba:	8952      	ldrh	r2, [r2, #10]
 8001abc:	fbb3 f3f2 	udiv	r3, r3, r2
 8001ac0:	4a11      	ldr	r2, [pc, #68]	; (8001b08 <W25qxx_Init+0x19c>)
 8001ac2:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8001ac4:	4b10      	ldr	r3, [pc, #64]	; (8001b08 <W25qxx_Init+0x19c>)
 8001ac6:	691b      	ldr	r3, [r3, #16]
 8001ac8:	011b      	lsls	r3, r3, #4
 8001aca:	4a0f      	ldr	r2, [pc, #60]	; (8001b08 <W25qxx_Init+0x19c>)
 8001acc:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8001ace:	4b0e      	ldr	r3, [pc, #56]	; (8001b08 <W25qxx_Init+0x19c>)
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	4a0d      	ldr	r2, [pc, #52]	; (8001b08 <W25qxx_Init+0x19c>)
 8001ad4:	6912      	ldr	r2, [r2, #16]
 8001ad6:	fb02 f303 	mul.w	r3, r2, r3
 8001ada:	0a9b      	lsrs	r3, r3, #10
 8001adc:	4a0a      	ldr	r2, [pc, #40]	; (8001b08 <W25qxx_Init+0x19c>)
 8001ade:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8001ae0:	f7ff fe80 	bl	80017e4 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8001ae4:	2001      	movs	r0, #1
 8001ae6:	f7ff fecd 	bl	8001884 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8001aea:	2002      	movs	r0, #2
 8001aec:	f7ff feca 	bl	8001884 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8001af0:	2003      	movs	r0, #3
 8001af2:	f7ff fec7 	bl	8001884 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 8001af6:	4b04      	ldr	r3, [pc, #16]	; (8001b08 <W25qxx_Init+0x19c>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8001afe:	2301      	movs	r3, #1
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	2000072c 	.word	0x2000072c
 8001b0c:	40020000 	.word	0x40020000

08001b10 <W25qxx_EraseChip>:
//###################################################################################################################
void W25qxx_EraseChip(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
	while (w25qxx.Lock == 1)
 8001b14:	e002      	b.n	8001b1c <W25qxx_EraseChip+0xc>
		W25qxx_Delay(1);
 8001b16:	2001      	movs	r0, #1
 8001b18:	f000 faa6 	bl	8002068 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8001b1c:	4b12      	ldr	r3, [pc, #72]	; (8001b68 <W25qxx_EraseChip+0x58>)
 8001b1e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d0f7      	beq.n	8001b16 <W25qxx_EraseChip+0x6>
	w25qxx.Lock = 1;
 8001b26:	4b10      	ldr	r3, [pc, #64]	; (8001b68 <W25qxx_EraseChip+0x58>)
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseChip Begin...\r\n");
#endif
	W25qxx_WriteEnable();
 8001b2e:	f7ff fe91 	bl	8001854 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001b32:	2200      	movs	r2, #0
 8001b34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b38:	480c      	ldr	r0, [pc, #48]	; (8001b6c <W25qxx_EraseChip+0x5c>)
 8001b3a:	f000 fd63 	bl	8002604 <HAL_GPIO_WritePin>
	W25qxx_Spi(0xC7);
 8001b3e:	20c7      	movs	r0, #199	; 0xc7
 8001b40:	f7ff fe02 	bl	8001748 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001b44:	2201      	movs	r2, #1
 8001b46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b4a:	4808      	ldr	r0, [pc, #32]	; (8001b6c <W25qxx_EraseChip+0x5c>)
 8001b4c:	f000 fd5a 	bl	8002604 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8001b50:	f7ff fee0 	bl	8001914 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseBlock done after %d ms!\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(10);
 8001b54:	200a      	movs	r0, #10
 8001b56:	f000 fa87 	bl	8002068 <HAL_Delay>
	w25qxx.Lock = 0;
 8001b5a:	4b03      	ldr	r3, [pc, #12]	; (8001b68 <W25qxx_EraseChip+0x58>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	2000072c 	.word	0x2000072c
 8001b6c:	40020000 	.word	0x40020000

08001b70 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8001b78:	4b07      	ldr	r3, [pc, #28]	; (8001b98 <W25qxx_SectorToPage+0x28>)
 8001b7a:	691b      	ldr	r3, [r3, #16]
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	fb02 f303 	mul.w	r3, r2, r3
 8001b82:	4a05      	ldr	r2, [pc, #20]	; (8001b98 <W25qxx_SectorToPage+0x28>)
 8001b84:	8952      	ldrh	r2, [r2, #10]
 8001b86:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	2000072c 	.word	0x2000072c

08001b9c <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	60f8      	str	r0, [r7, #12]
 8001ba4:	60b9      	str	r1, [r7, #8]
 8001ba6:	607a      	str	r2, [r7, #4]
 8001ba8:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8001baa:	e002      	b.n	8001bb2 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8001bac:	2001      	movs	r0, #1
 8001bae:	f000 fa5b 	bl	8002068 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8001bb2:	4b3a      	ldr	r3, [pc, #232]	; (8001c9c <W25qxx_WritePage+0x100>)
 8001bb4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d0f7      	beq.n	8001bac <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8001bbc:	4b37      	ldr	r3, [pc, #220]	; (8001c9c <W25qxx_WritePage+0x100>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	4a34      	ldr	r2, [pc, #208]	; (8001c9c <W25qxx_WritePage+0x100>)
 8001bcc:	8952      	ldrh	r2, [r2, #10]
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d802      	bhi.n	8001bd8 <W25qxx_WritePage+0x3c>
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d105      	bne.n	8001be4 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8001bd8:	4b30      	ldr	r3, [pc, #192]	; (8001c9c <W25qxx_WritePage+0x100>)
 8001bda:	895b      	ldrh	r3, [r3, #10]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	4413      	add	r3, r2
 8001bea:	4a2c      	ldr	r2, [pc, #176]	; (8001c9c <W25qxx_WritePage+0x100>)
 8001bec:	8952      	ldrh	r2, [r2, #10]
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d905      	bls.n	8001bfe <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8001bf2:	4b2a      	ldr	r3, [pc, #168]	; (8001c9c <W25qxx_WritePage+0x100>)
 8001bf4:	895b      	ldrh	r3, [r3, #10]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8001bfe:	f7ff fe89 	bl	8001914 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8001c02:	f7ff fe27 	bl	8001854 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001c06:	2200      	movs	r2, #0
 8001c08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c0c:	4824      	ldr	r0, [pc, #144]	; (8001ca0 <W25qxx_WritePage+0x104>)
 8001c0e:	f000 fcf9 	bl	8002604 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8001c12:	4b22      	ldr	r3, [pc, #136]	; (8001c9c <W25qxx_WritePage+0x100>)
 8001c14:	895b      	ldrh	r3, [r3, #10]
 8001c16:	461a      	mov	r2, r3
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	fb03 f302 	mul.w	r3, r3, r2
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	4413      	add	r3, r2
 8001c22:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8001c24:	4b1d      	ldr	r3, [pc, #116]	; (8001c9c <W25qxx_WritePage+0x100>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2b08      	cmp	r3, #8
 8001c2a:	d909      	bls.n	8001c40 <W25qxx_WritePage+0xa4>
	{
		W25qxx_Spi(0x12);
 8001c2c:	2012      	movs	r0, #18
 8001c2e:	f7ff fd8b 	bl	8001748 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	0e1b      	lsrs	r3, r3, #24
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fd85 	bl	8001748 <W25qxx_Spi>
 8001c3e:	e002      	b.n	8001c46 <W25qxx_WritePage+0xaa>
	}
	else
	{
		W25qxx_Spi(0x02);
 8001c40:	2002      	movs	r0, #2
 8001c42:	f7ff fd81 	bl	8001748 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	0c1b      	lsrs	r3, r3, #16
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fd7b 	bl	8001748 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	0a1b      	lsrs	r3, r3, #8
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff fd75 	bl	8001748 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff fd70 	bl	8001748 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	2364      	movs	r3, #100	; 0x64
 8001c6e:	68f9      	ldr	r1, [r7, #12]
 8001c70:	480c      	ldr	r0, [pc, #48]	; (8001ca4 <W25qxx_WritePage+0x108>)
 8001c72:	f003 f85d 	bl	8004d30 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001c76:	2201      	movs	r2, #1
 8001c78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c7c:	4808      	ldr	r0, [pc, #32]	; (8001ca0 <W25qxx_WritePage+0x104>)
 8001c7e:	f000 fcc1 	bl	8002604 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8001c82:	f7ff fe47 	bl	8001914 <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8001c86:	2001      	movs	r0, #1
 8001c88:	f000 f9ee 	bl	8002068 <HAL_Delay>
	w25qxx.Lock = 0;
 8001c8c:	4b03      	ldr	r3, [pc, #12]	; (8001c9c <W25qxx_WritePage+0x100>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001c94:	bf00      	nop
 8001c96:	3710      	adds	r7, #16
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	2000072c 	.word	0x2000072c
 8001ca0:	40020000 	.word	0x40020000
 8001ca4:	20000694 	.word	0x20000694

08001ca8 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b088      	sub	sp, #32
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
 8001cb4:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8001cb6:	4b2c      	ldr	r3, [pc, #176]	; (8001d68 <W25qxx_WriteSector+0xc0>)
 8001cb8:	691b      	ldr	r3, [r3, #16]
 8001cba:	683a      	ldr	r2, [r7, #0]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d802      	bhi.n	8001cc6 <W25qxx_WriteSector+0x1e>
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d102      	bne.n	8001ccc <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8001cc6:	4b28      	ldr	r3, [pc, #160]	; (8001d68 <W25qxx_WriteSector+0xc0>)
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8001ccc:	4b26      	ldr	r3, [pc, #152]	; (8001d68 <W25qxx_WriteSector+0xc0>)
 8001cce:	691b      	ldr	r3, [r3, #16]
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d243      	bcs.n	8001d5e <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	441a      	add	r2, r3
 8001cdc:	4b22      	ldr	r3, [pc, #136]	; (8001d68 <W25qxx_WriteSector+0xc0>)
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d905      	bls.n	8001cf0 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8001ce4:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <W25qxx_WriteSector+0xc0>)
 8001ce6:	691a      	ldr	r2, [r3, #16]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	61bb      	str	r3, [r7, #24]
 8001cee:	e001      	b.n	8001cf4 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8001cf4:	68b8      	ldr	r0, [r7, #8]
 8001cf6:	f7ff ff3b 	bl	8001b70 <W25qxx_SectorToPage>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	4b1a      	ldr	r3, [pc, #104]	; (8001d68 <W25qxx_WriteSector+0xc0>)
 8001cfe:	895b      	ldrh	r3, [r3, #10]
 8001d00:	4619      	mov	r1, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d08:	4413      	add	r3, r2
 8001d0a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8001d0c:	4b16      	ldr	r3, [pc, #88]	; (8001d68 <W25qxx_WriteSector+0xc0>)
 8001d0e:	895b      	ldrh	r3, [r3, #10]
 8001d10:	461a      	mov	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d18:	fb02 f201 	mul.w	r2, r2, r1
 8001d1c:	1a9b      	subs	r3, r3, r2
 8001d1e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	697a      	ldr	r2, [r7, #20]
 8001d24:	69f9      	ldr	r1, [r7, #28]
 8001d26:	68f8      	ldr	r0, [r7, #12]
 8001d28:	f7ff ff38 	bl	8001b9c <W25qxx_WritePage>
		StartPage++;
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8001d32:	4b0d      	ldr	r3, [pc, #52]	; (8001d68 <W25qxx_WriteSector+0xc0>)
 8001d34:	895b      	ldrh	r3, [r3, #10]
 8001d36:	461a      	mov	r2, r3
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	1a9a      	subs	r2, r3, r2
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	4413      	add	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8001d42:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <W25qxx_WriteSector+0xc0>)
 8001d44:	895b      	ldrh	r3, [r3, #10]
 8001d46:	461a      	mov	r2, r3
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	4413      	add	r3, r2
 8001d50:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8001d52:	2300      	movs	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	dce1      	bgt.n	8001d20 <W25qxx_WriteSector+0x78>
 8001d5c:	e000      	b.n	8001d60 <W25qxx_WriteSector+0xb8>
		return;
 8001d5e:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8001d60:	3720      	adds	r7, #32
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	2000072c 	.word	0x2000072c

08001d6c <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
 8001d78:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8001d7a:	e002      	b.n	8001d82 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	f000 f973 	bl	8002068 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8001d82:	4b37      	ldr	r3, [pc, #220]	; (8001e60 <W25qxx_ReadPage+0xf4>)
 8001d84:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d0f7      	beq.n	8001d7c <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8001d8c:	4b34      	ldr	r3, [pc, #208]	; (8001e60 <W25qxx_ReadPage+0xf4>)
 8001d8e:	2201      	movs	r2, #1
 8001d90:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8001d94:	4b32      	ldr	r3, [pc, #200]	; (8001e60 <W25qxx_ReadPage+0xf4>)
 8001d96:	895b      	ldrh	r3, [r3, #10]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d802      	bhi.n	8001da6 <W25qxx_ReadPage+0x3a>
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d102      	bne.n	8001dac <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8001da6:	4b2e      	ldr	r3, [pc, #184]	; (8001e60 <W25qxx_ReadPage+0xf4>)
 8001da8:	895b      	ldrh	r3, [r3, #10]
 8001daa:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	4413      	add	r3, r2
 8001db2:	4a2b      	ldr	r2, [pc, #172]	; (8001e60 <W25qxx_ReadPage+0xf4>)
 8001db4:	8952      	ldrh	r2, [r2, #10]
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d905      	bls.n	8001dc6 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8001dba:	4b29      	ldr	r3, [pc, #164]	; (8001e60 <W25qxx_ReadPage+0xf4>)
 8001dbc:	895b      	ldrh	r3, [r3, #10]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8001dc6:	4b26      	ldr	r3, [pc, #152]	; (8001e60 <W25qxx_ReadPage+0xf4>)
 8001dc8:	895b      	ldrh	r3, [r3, #10]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	fb03 f302 	mul.w	r3, r3, r2
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dde:	4821      	ldr	r0, [pc, #132]	; (8001e64 <W25qxx_ReadPage+0xf8>)
 8001de0:	f000 fc10 	bl	8002604 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8001de4:	4b1e      	ldr	r3, [pc, #120]	; (8001e60 <W25qxx_ReadPage+0xf4>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b08      	cmp	r3, #8
 8001dea:	d909      	bls.n	8001e00 <W25qxx_ReadPage+0x94>
	{
		W25qxx_Spi(0x0C);
 8001dec:	200c      	movs	r0, #12
 8001dee:	f7ff fcab 	bl	8001748 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	0e1b      	lsrs	r3, r3, #24
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7ff fca5 	bl	8001748 <W25qxx_Spi>
 8001dfe:	e002      	b.n	8001e06 <W25qxx_ReadPage+0x9a>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8001e00:	200b      	movs	r0, #11
 8001e02:	f7ff fca1 	bl	8001748 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	0c1b      	lsrs	r3, r3, #16
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff fc9b 	bl	8001748 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	0a1b      	lsrs	r3, r3, #8
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff fc95 	bl	8001748 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff fc90 	bl	8001748 <W25qxx_Spi>
	W25qxx_Spi(0);
 8001e28:	2000      	movs	r0, #0
 8001e2a:	f7ff fc8d 	bl	8001748 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	2364      	movs	r3, #100	; 0x64
 8001e34:	68f9      	ldr	r1, [r7, #12]
 8001e36:	480c      	ldr	r0, [pc, #48]	; (8001e68 <W25qxx_ReadPage+0xfc>)
 8001e38:	f003 f8ae 	bl	8004f98 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e42:	4808      	ldr	r0, [pc, #32]	; (8001e64 <W25qxx_ReadPage+0xf8>)
 8001e44:	f000 fbde 	bl	8002604 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8001e48:	2001      	movs	r0, #1
 8001e4a:	f000 f90d 	bl	8002068 <HAL_Delay>
	w25qxx.Lock = 0;
 8001e4e:	4b04      	ldr	r3, [pc, #16]	; (8001e60 <W25qxx_ReadPage+0xf4>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001e56:	bf00      	nop
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	2000072c 	.word	0x2000072c
 8001e64:	40020000 	.word	0x40020000
 8001e68:	20000694 	.word	0x20000694

08001e6c <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b088      	sub	sp, #32
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
 8001e78:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8001e7a:	4b2c      	ldr	r3, [pc, #176]	; (8001f2c <W25qxx_ReadSector+0xc0>)
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d802      	bhi.n	8001e8a <W25qxx_ReadSector+0x1e>
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d102      	bne.n	8001e90 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8001e8a:	4b28      	ldr	r3, [pc, #160]	; (8001f2c <W25qxx_ReadSector+0xc0>)
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8001e90:	4b26      	ldr	r3, [pc, #152]	; (8001f2c <W25qxx_ReadSector+0xc0>)
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d243      	bcs.n	8001f22 <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	441a      	add	r2, r3
 8001ea0:	4b22      	ldr	r3, [pc, #136]	; (8001f2c <W25qxx_ReadSector+0xc0>)
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d905      	bls.n	8001eb4 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8001ea8:	4b20      	ldr	r3, [pc, #128]	; (8001f2c <W25qxx_ReadSector+0xc0>)
 8001eaa:	691a      	ldr	r2, [r3, #16]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	61bb      	str	r3, [r7, #24]
 8001eb2:	e001      	b.n	8001eb8 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8001eb8:	68b8      	ldr	r0, [r7, #8]
 8001eba:	f7ff fe59 	bl	8001b70 <W25qxx_SectorToPage>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	4b1a      	ldr	r3, [pc, #104]	; (8001f2c <W25qxx_ReadSector+0xc0>)
 8001ec2:	895b      	ldrh	r3, [r3, #10]
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ecc:	4413      	add	r3, r2
 8001ece:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8001ed0:	4b16      	ldr	r3, [pc, #88]	; (8001f2c <W25qxx_ReadSector+0xc0>)
 8001ed2:	895b      	ldrh	r3, [r3, #10]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	fbb3 f1f2 	udiv	r1, r3, r2
 8001edc:	fb02 f201 	mul.w	r2, r2, r1
 8001ee0:	1a9b      	subs	r3, r3, r2
 8001ee2:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	69f9      	ldr	r1, [r7, #28]
 8001eea:	68f8      	ldr	r0, [r7, #12]
 8001eec:	f7ff ff3e 	bl	8001d6c <W25qxx_ReadPage>
		StartPage++;
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8001ef6:	4b0d      	ldr	r3, [pc, #52]	; (8001f2c <W25qxx_ReadSector+0xc0>)
 8001ef8:	895b      	ldrh	r3, [r3, #10]
 8001efa:	461a      	mov	r2, r3
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	1a9a      	subs	r2, r3, r2
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	4413      	add	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8001f06:	4b09      	ldr	r3, [pc, #36]	; (8001f2c <W25qxx_ReadSector+0xc0>)
 8001f08:	895b      	ldrh	r3, [r3, #10]
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	4413      	add	r3, r2
 8001f14:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	dce1      	bgt.n	8001ee4 <W25qxx_ReadSector+0x78>
 8001f20:	e000      	b.n	8001f24 <W25qxx_ReadSector+0xb8>
		return;
 8001f22:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8001f24:	3720      	adds	r7, #32
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	2000072c 	.word	0x2000072c

08001f30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f68 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001f34:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001f36:	e003      	b.n	8001f40 <LoopCopyDataInit>

08001f38 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001f38:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001f3a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001f3c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001f3e:	3104      	adds	r1, #4

08001f40 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001f40:	480b      	ldr	r0, [pc, #44]	; (8001f70 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001f42:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001f44:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001f46:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f48:	d3f6      	bcc.n	8001f38 <CopyDataInit>
  ldr  r2, =_sbss
 8001f4a:	4a0b      	ldr	r2, [pc, #44]	; (8001f78 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001f4c:	e002      	b.n	8001f54 <LoopFillZerobss>

08001f4e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f4e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f50:	f842 3b04 	str.w	r3, [r2], #4

08001f54 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f54:	4b09      	ldr	r3, [pc, #36]	; (8001f7c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f56:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f58:	d3f9      	bcc.n	8001f4e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f5a:	f7ff fb3d 	bl	80015d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f5e:	f007 f8e5 	bl	800912c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f62:	f7fe fc53 	bl	800080c <main>
  bx  lr    
 8001f66:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f68:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001f6c:	0800a114 	.word	0x0800a114
  ldr  r0, =_sdata
 8001f70:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001f74:	200001d8 	.word	0x200001d8
  ldr  r2, =_sbss
 8001f78:	200001d8 	.word	0x200001d8
  ldr  r3, = _ebss
 8001f7c:	20001034 	.word	0x20001034

08001f80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f80:	e7fe      	b.n	8001f80 <ADC_IRQHandler>
	...

08001f84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f88:	4b0e      	ldr	r3, [pc, #56]	; (8001fc4 <HAL_Init+0x40>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a0d      	ldr	r2, [pc, #52]	; (8001fc4 <HAL_Init+0x40>)
 8001f8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f94:	4b0b      	ldr	r3, [pc, #44]	; (8001fc4 <HAL_Init+0x40>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a0a      	ldr	r2, [pc, #40]	; (8001fc4 <HAL_Init+0x40>)
 8001f9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fa0:	4b08      	ldr	r3, [pc, #32]	; (8001fc4 <HAL_Init+0x40>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a07      	ldr	r2, [pc, #28]	; (8001fc4 <HAL_Init+0x40>)
 8001fa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001faa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fac:	2003      	movs	r0, #3
 8001fae:	f000 f94d 	bl	800224c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f000 f808 	bl	8001fc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fb8:	f7ff fa58 	bl	800146c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40023c00 	.word	0x40023c00

08001fc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fd0:	4b12      	ldr	r3, [pc, #72]	; (800201c <HAL_InitTick+0x54>)
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	4b12      	ldr	r3, [pc, #72]	; (8002020 <HAL_InitTick+0x58>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	4619      	mov	r1, r3
 8001fda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fde:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f000 f965 	bl	80022b6 <HAL_SYSTICK_Config>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e00e      	b.n	8002014 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2b0f      	cmp	r3, #15
 8001ffa:	d80a      	bhi.n	8002012 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	6879      	ldr	r1, [r7, #4]
 8002000:	f04f 30ff 	mov.w	r0, #4294967295
 8002004:	f000 f92d 	bl	8002262 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002008:	4a06      	ldr	r2, [pc, #24]	; (8002024 <HAL_InitTick+0x5c>)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800200e:	2300      	movs	r3, #0
 8002010:	e000      	b.n	8002014 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
}
 8002014:	4618      	mov	r0, r3
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	20000010 	.word	0x20000010
 8002020:	20000018 	.word	0x20000018
 8002024:	20000014 	.word	0x20000014

08002028 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800202c:	4b06      	ldr	r3, [pc, #24]	; (8002048 <HAL_IncTick+0x20>)
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	461a      	mov	r2, r3
 8002032:	4b06      	ldr	r3, [pc, #24]	; (800204c <HAL_IncTick+0x24>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4413      	add	r3, r2
 8002038:	4a04      	ldr	r2, [pc, #16]	; (800204c <HAL_IncTick+0x24>)
 800203a:	6013      	str	r3, [r2, #0]
}
 800203c:	bf00      	nop
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	20000018 	.word	0x20000018
 800204c:	20000754 	.word	0x20000754

08002050 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  return uwTick;
 8002054:	4b03      	ldr	r3, [pc, #12]	; (8002064 <HAL_GetTick+0x14>)
 8002056:	681b      	ldr	r3, [r3, #0]
}
 8002058:	4618      	mov	r0, r3
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	20000754 	.word	0x20000754

08002068 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002070:	f7ff ffee 	bl	8002050 <HAL_GetTick>
 8002074:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002080:	d005      	beq.n	800208e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002082:	4b09      	ldr	r3, [pc, #36]	; (80020a8 <HAL_Delay+0x40>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4413      	add	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800208e:	bf00      	nop
 8002090:	f7ff ffde 	bl	8002050 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	429a      	cmp	r2, r3
 800209e:	d8f7      	bhi.n	8002090 <HAL_Delay+0x28>
  {
  }
}
 80020a0:	bf00      	nop
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20000018 	.word	0x20000018

080020ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f003 0307 	and.w	r3, r3, #7
 80020ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020bc:	4b0c      	ldr	r3, [pc, #48]	; (80020f0 <__NVIC_SetPriorityGrouping+0x44>)
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020c2:	68ba      	ldr	r2, [r7, #8]
 80020c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020c8:	4013      	ands	r3, r2
 80020ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020de:	4a04      	ldr	r2, [pc, #16]	; (80020f0 <__NVIC_SetPriorityGrouping+0x44>)
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	60d3      	str	r3, [r2, #12]
}
 80020e4:	bf00      	nop
 80020e6:	3714      	adds	r7, #20
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr
 80020f0:	e000ed00 	.word	0xe000ed00

080020f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f8:	4b04      	ldr	r3, [pc, #16]	; (800210c <__NVIC_GetPriorityGrouping+0x18>)
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	0a1b      	lsrs	r3, r3, #8
 80020fe:	f003 0307 	and.w	r3, r3, #7
}
 8002102:	4618      	mov	r0, r3
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	e000ed00 	.word	0xe000ed00

08002110 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	4603      	mov	r3, r0
 8002118:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800211a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211e:	2b00      	cmp	r3, #0
 8002120:	db0b      	blt.n	800213a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	f003 021f 	and.w	r2, r3, #31
 8002128:	4907      	ldr	r1, [pc, #28]	; (8002148 <__NVIC_EnableIRQ+0x38>)
 800212a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212e:	095b      	lsrs	r3, r3, #5
 8002130:	2001      	movs	r0, #1
 8002132:	fa00 f202 	lsl.w	r2, r0, r2
 8002136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800213a:	bf00      	nop
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	e000e100 	.word	0xe000e100

0800214c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	6039      	str	r1, [r7, #0]
 8002156:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215c:	2b00      	cmp	r3, #0
 800215e:	db0a      	blt.n	8002176 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	b2da      	uxtb	r2, r3
 8002164:	490c      	ldr	r1, [pc, #48]	; (8002198 <__NVIC_SetPriority+0x4c>)
 8002166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216a:	0112      	lsls	r2, r2, #4
 800216c:	b2d2      	uxtb	r2, r2
 800216e:	440b      	add	r3, r1
 8002170:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002174:	e00a      	b.n	800218c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	b2da      	uxtb	r2, r3
 800217a:	4908      	ldr	r1, [pc, #32]	; (800219c <__NVIC_SetPriority+0x50>)
 800217c:	79fb      	ldrb	r3, [r7, #7]
 800217e:	f003 030f 	and.w	r3, r3, #15
 8002182:	3b04      	subs	r3, #4
 8002184:	0112      	lsls	r2, r2, #4
 8002186:	b2d2      	uxtb	r2, r2
 8002188:	440b      	add	r3, r1
 800218a:	761a      	strb	r2, [r3, #24]
}
 800218c:	bf00      	nop
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	e000e100 	.word	0xe000e100
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b089      	sub	sp, #36	; 0x24
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f003 0307 	and.w	r3, r3, #7
 80021b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f1c3 0307 	rsb	r3, r3, #7
 80021ba:	2b04      	cmp	r3, #4
 80021bc:	bf28      	it	cs
 80021be:	2304      	movcs	r3, #4
 80021c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	3304      	adds	r3, #4
 80021c6:	2b06      	cmp	r3, #6
 80021c8:	d902      	bls.n	80021d0 <NVIC_EncodePriority+0x30>
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	3b03      	subs	r3, #3
 80021ce:	e000      	b.n	80021d2 <NVIC_EncodePriority+0x32>
 80021d0:	2300      	movs	r3, #0
 80021d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d4:	f04f 32ff 	mov.w	r2, #4294967295
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	43da      	mvns	r2, r3
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	401a      	ands	r2, r3
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021e8:	f04f 31ff 	mov.w	r1, #4294967295
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	fa01 f303 	lsl.w	r3, r1, r3
 80021f2:	43d9      	mvns	r1, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021f8:	4313      	orrs	r3, r2
         );
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3724      	adds	r7, #36	; 0x24
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
	...

08002208 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3b01      	subs	r3, #1
 8002214:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002218:	d301      	bcc.n	800221e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800221a:	2301      	movs	r3, #1
 800221c:	e00f      	b.n	800223e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800221e:	4a0a      	ldr	r2, [pc, #40]	; (8002248 <SysTick_Config+0x40>)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3b01      	subs	r3, #1
 8002224:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002226:	210f      	movs	r1, #15
 8002228:	f04f 30ff 	mov.w	r0, #4294967295
 800222c:	f7ff ff8e 	bl	800214c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002230:	4b05      	ldr	r3, [pc, #20]	; (8002248 <SysTick_Config+0x40>)
 8002232:	2200      	movs	r2, #0
 8002234:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002236:	4b04      	ldr	r3, [pc, #16]	; (8002248 <SysTick_Config+0x40>)
 8002238:	2207      	movs	r2, #7
 800223a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	e000e010 	.word	0xe000e010

0800224c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f7ff ff29 	bl	80020ac <__NVIC_SetPriorityGrouping>
}
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002262:	b580      	push	{r7, lr}
 8002264:	b086      	sub	sp, #24
 8002266:	af00      	add	r7, sp, #0
 8002268:	4603      	mov	r3, r0
 800226a:	60b9      	str	r1, [r7, #8]
 800226c:	607a      	str	r2, [r7, #4]
 800226e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002270:	2300      	movs	r3, #0
 8002272:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002274:	f7ff ff3e 	bl	80020f4 <__NVIC_GetPriorityGrouping>
 8002278:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	68b9      	ldr	r1, [r7, #8]
 800227e:	6978      	ldr	r0, [r7, #20]
 8002280:	f7ff ff8e 	bl	80021a0 <NVIC_EncodePriority>
 8002284:	4602      	mov	r2, r0
 8002286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800228a:	4611      	mov	r1, r2
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff ff5d 	bl	800214c <__NVIC_SetPriority>
}
 8002292:	bf00      	nop
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b082      	sub	sp, #8
 800229e:	af00      	add	r7, sp, #0
 80022a0:	4603      	mov	r3, r0
 80022a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff ff31 	bl	8002110 <__NVIC_EnableIRQ>
}
 80022ae:	bf00      	nop
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b082      	sub	sp, #8
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7ff ffa2 	bl	8002208 <SysTick_Config>
 80022c4:	4603      	mov	r3, r0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b089      	sub	sp, #36	; 0x24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022da:	2300      	movs	r3, #0
 80022dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022de:	2300      	movs	r3, #0
 80022e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022e6:	2300      	movs	r3, #0
 80022e8:	61fb      	str	r3, [r7, #28]
 80022ea:	e159      	b.n	80025a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022ec:	2201      	movs	r2, #1
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	697a      	ldr	r2, [r7, #20]
 80022fc:	4013      	ands	r3, r2
 80022fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	429a      	cmp	r2, r3
 8002306:	f040 8148 	bne.w	800259a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d00b      	beq.n	800232a <HAL_GPIO_Init+0x5a>
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	2b02      	cmp	r3, #2
 8002318:	d007      	beq.n	800232a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800231e:	2b11      	cmp	r3, #17
 8002320:	d003      	beq.n	800232a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b12      	cmp	r3, #18
 8002328:	d130      	bne.n	800238c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	005b      	lsls	r3, r3, #1
 8002334:	2203      	movs	r2, #3
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	43db      	mvns	r3, r3
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	4013      	ands	r3, r2
 8002340:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	68da      	ldr	r2, [r3, #12]
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	4313      	orrs	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002360:	2201      	movs	r2, #1
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	43db      	mvns	r3, r3
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	4013      	ands	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	091b      	lsrs	r3, r3, #4
 8002376:	f003 0201 	and.w	r2, r3, #1
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4313      	orrs	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	2203      	movs	r2, #3
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	43db      	mvns	r3, r3
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	4013      	ands	r3, r2
 80023a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	689a      	ldr	r2, [r3, #8]
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d003      	beq.n	80023cc <HAL_GPIO_Init+0xfc>
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	2b12      	cmp	r3, #18
 80023ca:	d123      	bne.n	8002414 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	08da      	lsrs	r2, r3, #3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3208      	adds	r2, #8
 80023d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	f003 0307 	and.w	r3, r3, #7
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	220f      	movs	r2, #15
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	43db      	mvns	r3, r3
 80023ea:	69ba      	ldr	r2, [r7, #24]
 80023ec:	4013      	ands	r3, r2
 80023ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	691a      	ldr	r2, [r3, #16]
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4313      	orrs	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	08da      	lsrs	r2, r3, #3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	3208      	adds	r2, #8
 800240e:	69b9      	ldr	r1, [r7, #24]
 8002410:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	2203      	movs	r2, #3
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	43db      	mvns	r3, r3
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	4013      	ands	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f003 0203 	and.w	r2, r3, #3
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	4313      	orrs	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002450:	2b00      	cmp	r3, #0
 8002452:	f000 80a2 	beq.w	800259a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	4b56      	ldr	r3, [pc, #344]	; (80025b4 <HAL_GPIO_Init+0x2e4>)
 800245c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245e:	4a55      	ldr	r2, [pc, #340]	; (80025b4 <HAL_GPIO_Init+0x2e4>)
 8002460:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002464:	6453      	str	r3, [r2, #68]	; 0x44
 8002466:	4b53      	ldr	r3, [pc, #332]	; (80025b4 <HAL_GPIO_Init+0x2e4>)
 8002468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800246a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002472:	4a51      	ldr	r2, [pc, #324]	; (80025b8 <HAL_GPIO_Init+0x2e8>)
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	089b      	lsrs	r3, r3, #2
 8002478:	3302      	adds	r3, #2
 800247a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800247e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	f003 0303 	and.w	r3, r3, #3
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	220f      	movs	r2, #15
 800248a:	fa02 f303 	lsl.w	r3, r2, r3
 800248e:	43db      	mvns	r3, r3
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	4013      	ands	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a48      	ldr	r2, [pc, #288]	; (80025bc <HAL_GPIO_Init+0x2ec>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d019      	beq.n	80024d2 <HAL_GPIO_Init+0x202>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a47      	ldr	r2, [pc, #284]	; (80025c0 <HAL_GPIO_Init+0x2f0>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d013      	beq.n	80024ce <HAL_GPIO_Init+0x1fe>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a46      	ldr	r2, [pc, #280]	; (80025c4 <HAL_GPIO_Init+0x2f4>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d00d      	beq.n	80024ca <HAL_GPIO_Init+0x1fa>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a45      	ldr	r2, [pc, #276]	; (80025c8 <HAL_GPIO_Init+0x2f8>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d007      	beq.n	80024c6 <HAL_GPIO_Init+0x1f6>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a44      	ldr	r2, [pc, #272]	; (80025cc <HAL_GPIO_Init+0x2fc>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d101      	bne.n	80024c2 <HAL_GPIO_Init+0x1f2>
 80024be:	2304      	movs	r3, #4
 80024c0:	e008      	b.n	80024d4 <HAL_GPIO_Init+0x204>
 80024c2:	2307      	movs	r3, #7
 80024c4:	e006      	b.n	80024d4 <HAL_GPIO_Init+0x204>
 80024c6:	2303      	movs	r3, #3
 80024c8:	e004      	b.n	80024d4 <HAL_GPIO_Init+0x204>
 80024ca:	2302      	movs	r3, #2
 80024cc:	e002      	b.n	80024d4 <HAL_GPIO_Init+0x204>
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <HAL_GPIO_Init+0x204>
 80024d2:	2300      	movs	r3, #0
 80024d4:	69fa      	ldr	r2, [r7, #28]
 80024d6:	f002 0203 	and.w	r2, r2, #3
 80024da:	0092      	lsls	r2, r2, #2
 80024dc:	4093      	lsls	r3, r2
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024e4:	4934      	ldr	r1, [pc, #208]	; (80025b8 <HAL_GPIO_Init+0x2e8>)
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	089b      	lsrs	r3, r3, #2
 80024ea:	3302      	adds	r3, #2
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024f2:	4b37      	ldr	r3, [pc, #220]	; (80025d0 <HAL_GPIO_Init+0x300>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	43db      	mvns	r3, r3
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	4013      	ands	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002516:	4a2e      	ldr	r2, [pc, #184]	; (80025d0 <HAL_GPIO_Init+0x300>)
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800251c:	4b2c      	ldr	r3, [pc, #176]	; (80025d0 <HAL_GPIO_Init+0x300>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	43db      	mvns	r3, r3
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	4013      	ands	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d003      	beq.n	8002540 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	4313      	orrs	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002540:	4a23      	ldr	r2, [pc, #140]	; (80025d0 <HAL_GPIO_Init+0x300>)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002546:	4b22      	ldr	r3, [pc, #136]	; (80025d0 <HAL_GPIO_Init+0x300>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	43db      	mvns	r3, r3
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	4013      	ands	r3, r2
 8002554:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002562:	69ba      	ldr	r2, [r7, #24]
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	4313      	orrs	r3, r2
 8002568:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800256a:	4a19      	ldr	r2, [pc, #100]	; (80025d0 <HAL_GPIO_Init+0x300>)
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002570:	4b17      	ldr	r3, [pc, #92]	; (80025d0 <HAL_GPIO_Init+0x300>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	43db      	mvns	r3, r3
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	4013      	ands	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d003      	beq.n	8002594 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002594:	4a0e      	ldr	r2, [pc, #56]	; (80025d0 <HAL_GPIO_Init+0x300>)
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	3301      	adds	r3, #1
 800259e:	61fb      	str	r3, [r7, #28]
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	2b0f      	cmp	r3, #15
 80025a4:	f67f aea2 	bls.w	80022ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025a8:	bf00      	nop
 80025aa:	3724      	adds	r7, #36	; 0x24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	40023800 	.word	0x40023800
 80025b8:	40013800 	.word	0x40013800
 80025bc:	40020000 	.word	0x40020000
 80025c0:	40020400 	.word	0x40020400
 80025c4:	40020800 	.word	0x40020800
 80025c8:	40020c00 	.word	0x40020c00
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40013c00 	.word	0x40013c00

080025d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b085      	sub	sp, #20
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	460b      	mov	r3, r1
 80025de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691a      	ldr	r2, [r3, #16]
 80025e4:	887b      	ldrh	r3, [r7, #2]
 80025e6:	4013      	ands	r3, r2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d002      	beq.n	80025f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025ec:	2301      	movs	r3, #1
 80025ee:	73fb      	strb	r3, [r7, #15]
 80025f0:	e001      	b.n	80025f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025f2:	2300      	movs	r3, #0
 80025f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	807b      	strh	r3, [r7, #2]
 8002610:	4613      	mov	r3, r2
 8002612:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002614:	787b      	ldrb	r3, [r7, #1]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800261a:	887a      	ldrh	r2, [r7, #2]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002620:	e003      	b.n	800262a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002622:	887b      	ldrh	r3, [r7, #2]
 8002624:	041a      	lsls	r2, r3, #16
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	619a      	str	r2, [r3, #24]
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
	...

08002638 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002642:	4b08      	ldr	r3, [pc, #32]	; (8002664 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002644:	695a      	ldr	r2, [r3, #20]
 8002646:	88fb      	ldrh	r3, [r7, #6]
 8002648:	4013      	ands	r3, r2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d006      	beq.n	800265c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800264e:	4a05      	ldr	r2, [pc, #20]	; (8002664 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002650:	88fb      	ldrh	r3, [r7, #6]
 8002652:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002654:	88fb      	ldrh	r3, [r7, #6]
 8002656:	4618      	mov	r0, r3
 8002658:	f7fe f9a0 	bl	800099c <HAL_GPIO_EXTI_Callback>
  }
}
 800265c:	bf00      	nop
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	40013c00 	.word	0x40013c00

08002668 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e11f      	b.n	80028ba <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2b00      	cmp	r3, #0
 8002684:	d106      	bne.n	8002694 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f7fd fffa 	bl	8000688 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2224      	movs	r2, #36	; 0x24
 8002698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f022 0201 	bic.w	r2, r2, #1
 80026aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026cc:	f002 fab8 	bl	8004c40 <HAL_RCC_GetPCLK1Freq>
 80026d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	4a7b      	ldr	r2, [pc, #492]	; (80028c4 <HAL_I2C_Init+0x25c>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d807      	bhi.n	80026ec <HAL_I2C_Init+0x84>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	4a7a      	ldr	r2, [pc, #488]	; (80028c8 <HAL_I2C_Init+0x260>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	bf94      	ite	ls
 80026e4:	2301      	movls	r3, #1
 80026e6:	2300      	movhi	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	e006      	b.n	80026fa <HAL_I2C_Init+0x92>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	4a77      	ldr	r2, [pc, #476]	; (80028cc <HAL_I2C_Init+0x264>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	bf94      	ite	ls
 80026f4:	2301      	movls	r3, #1
 80026f6:	2300      	movhi	r3, #0
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e0db      	b.n	80028ba <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4a72      	ldr	r2, [pc, #456]	; (80028d0 <HAL_I2C_Init+0x268>)
 8002706:	fba2 2303 	umull	r2, r3, r2, r3
 800270a:	0c9b      	lsrs	r3, r3, #18
 800270c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68ba      	ldr	r2, [r7, #8]
 800271e:	430a      	orrs	r2, r1
 8002720:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	6a1b      	ldr	r3, [r3, #32]
 8002728:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	4a64      	ldr	r2, [pc, #400]	; (80028c4 <HAL_I2C_Init+0x25c>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d802      	bhi.n	800273c <HAL_I2C_Init+0xd4>
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	3301      	adds	r3, #1
 800273a:	e009      	b.n	8002750 <HAL_I2C_Init+0xe8>
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002742:	fb02 f303 	mul.w	r3, r2, r3
 8002746:	4a63      	ldr	r2, [pc, #396]	; (80028d4 <HAL_I2C_Init+0x26c>)
 8002748:	fba2 2303 	umull	r2, r3, r2, r3
 800274c:	099b      	lsrs	r3, r3, #6
 800274e:	3301      	adds	r3, #1
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6812      	ldr	r2, [r2, #0]
 8002754:	430b      	orrs	r3, r1
 8002756:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002762:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	4956      	ldr	r1, [pc, #344]	; (80028c4 <HAL_I2C_Init+0x25c>)
 800276c:	428b      	cmp	r3, r1
 800276e:	d80d      	bhi.n	800278c <HAL_I2C_Init+0x124>
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	1e59      	subs	r1, r3, #1
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	fbb1 f3f3 	udiv	r3, r1, r3
 800277e:	3301      	adds	r3, #1
 8002780:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002784:	2b04      	cmp	r3, #4
 8002786:	bf38      	it	cc
 8002788:	2304      	movcc	r3, #4
 800278a:	e04f      	b.n	800282c <HAL_I2C_Init+0x1c4>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d111      	bne.n	80027b8 <HAL_I2C_Init+0x150>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	1e58      	subs	r0, r3, #1
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6859      	ldr	r1, [r3, #4]
 800279c:	460b      	mov	r3, r1
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	440b      	add	r3, r1
 80027a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027a6:	3301      	adds	r3, #1
 80027a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	bf0c      	ite	eq
 80027b0:	2301      	moveq	r3, #1
 80027b2:	2300      	movne	r3, #0
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	e012      	b.n	80027de <HAL_I2C_Init+0x176>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	1e58      	subs	r0, r3, #1
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6859      	ldr	r1, [r3, #4]
 80027c0:	460b      	mov	r3, r1
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	0099      	lsls	r1, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80027ce:	3301      	adds	r3, #1
 80027d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	bf0c      	ite	eq
 80027d8:	2301      	moveq	r3, #1
 80027da:	2300      	movne	r3, #0
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <HAL_I2C_Init+0x17e>
 80027e2:	2301      	movs	r3, #1
 80027e4:	e022      	b.n	800282c <HAL_I2C_Init+0x1c4>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d10e      	bne.n	800280c <HAL_I2C_Init+0x1a4>
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	1e58      	subs	r0, r3, #1
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6859      	ldr	r1, [r3, #4]
 80027f6:	460b      	mov	r3, r1
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	440b      	add	r3, r1
 80027fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002800:	3301      	adds	r3, #1
 8002802:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002806:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800280a:	e00f      	b.n	800282c <HAL_I2C_Init+0x1c4>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	1e58      	subs	r0, r3, #1
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6859      	ldr	r1, [r3, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	440b      	add	r3, r1
 800281a:	0099      	lsls	r1, r3, #2
 800281c:	440b      	add	r3, r1
 800281e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002822:	3301      	adds	r3, #1
 8002824:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002828:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800282c:	6879      	ldr	r1, [r7, #4]
 800282e:	6809      	ldr	r1, [r1, #0]
 8002830:	4313      	orrs	r3, r2
 8002832:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	69da      	ldr	r2, [r3, #28]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6a1b      	ldr	r3, [r3, #32]
 8002846:	431a      	orrs	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800285a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6911      	ldr	r1, [r2, #16]
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	68d2      	ldr	r2, [r2, #12]
 8002866:	4311      	orrs	r1, r2
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	6812      	ldr	r2, [r2, #0]
 800286c:	430b      	orrs	r3, r1
 800286e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	695a      	ldr	r2, [r3, #20]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	431a      	orrs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f042 0201 	orr.w	r2, r2, #1
 800289a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2200      	movs	r2, #0
 80028a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2220      	movs	r2, #32
 80028a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	000186a0 	.word	0x000186a0
 80028c8:	001e847f 	.word	0x001e847f
 80028cc:	003d08ff 	.word	0x003d08ff
 80028d0:	431bde83 	.word	0x431bde83
 80028d4:	10624dd3 	.word	0x10624dd3

080028d8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b088      	sub	sp, #32
 80028dc:	af02      	add	r7, sp, #8
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	607a      	str	r2, [r7, #4]
 80028e2:	461a      	mov	r2, r3
 80028e4:	460b      	mov	r3, r1
 80028e6:	817b      	strh	r3, [r7, #10]
 80028e8:	4613      	mov	r3, r2
 80028ea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028ec:	f7ff fbb0 	bl	8002050 <HAL_GetTick>
 80028f0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b20      	cmp	r3, #32
 80028fc:	f040 80e0 	bne.w	8002ac0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	2319      	movs	r3, #25
 8002906:	2201      	movs	r2, #1
 8002908:	4970      	ldr	r1, [pc, #448]	; (8002acc <HAL_I2C_Master_Transmit+0x1f4>)
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f000 fa92 	bl	8002e34 <I2C_WaitOnFlagUntilTimeout>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002916:	2302      	movs	r3, #2
 8002918:	e0d3      	b.n	8002ac2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002920:	2b01      	cmp	r3, #1
 8002922:	d101      	bne.n	8002928 <HAL_I2C_Master_Transmit+0x50>
 8002924:	2302      	movs	r3, #2
 8002926:	e0cc      	b.n	8002ac2 <HAL_I2C_Master_Transmit+0x1ea>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b01      	cmp	r3, #1
 800293c:	d007      	beq.n	800294e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f042 0201 	orr.w	r2, r2, #1
 800294c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800295c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2221      	movs	r2, #33	; 0x21
 8002962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2210      	movs	r2, #16
 800296a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	893a      	ldrh	r2, [r7, #8]
 800297e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002984:	b29a      	uxth	r2, r3
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	4a50      	ldr	r2, [pc, #320]	; (8002ad0 <HAL_I2C_Master_Transmit+0x1f8>)
 800298e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002990:	8979      	ldrh	r1, [r7, #10]
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	6a3a      	ldr	r2, [r7, #32]
 8002996:	68f8      	ldr	r0, [r7, #12]
 8002998:	f000 f9ca 	bl	8002d30 <I2C_MasterRequestWrite>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e08d      	b.n	8002ac2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029a6:	2300      	movs	r3, #0
 80029a8:	613b      	str	r3, [r7, #16]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	613b      	str	r3, [r7, #16]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	613b      	str	r3, [r7, #16]
 80029ba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80029bc:	e066      	b.n	8002a8c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	6a39      	ldr	r1, [r7, #32]
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f000 fb0c 	bl	8002fe0 <I2C_WaitOnTXEFlagUntilTimeout>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00d      	beq.n	80029ea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	2b04      	cmp	r3, #4
 80029d4:	d107      	bne.n	80029e6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e06b      	b.n	8002ac2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ee:	781a      	ldrb	r2, [r3, #0]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fa:	1c5a      	adds	r2, r3, #1
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	3b01      	subs	r3, #1
 8002a08:	b29a      	uxth	r2, r3
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a12:	3b01      	subs	r3, #1
 8002a14:	b29a      	uxth	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	f003 0304 	and.w	r3, r3, #4
 8002a24:	2b04      	cmp	r3, #4
 8002a26:	d11b      	bne.n	8002a60 <HAL_I2C_Master_Transmit+0x188>
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d017      	beq.n	8002a60 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a34:	781a      	ldrb	r2, [r3, #0]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	1c5a      	adds	r2, r3, #1
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a60:	697a      	ldr	r2, [r7, #20]
 8002a62:	6a39      	ldr	r1, [r7, #32]
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	f000 fafc 	bl	8003062 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d00d      	beq.n	8002a8c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	2b04      	cmp	r3, #4
 8002a76:	d107      	bne.n	8002a88 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a86:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e01a      	b.n	8002ac2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d194      	bne.n	80029be <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002abc:	2300      	movs	r3, #0
 8002abe:	e000      	b.n	8002ac2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ac0:	2302      	movs	r3, #2
  }
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3718      	adds	r7, #24
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	00100002 	.word	0x00100002
 8002ad0:	ffff0000 	.word	0xffff0000

08002ad4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08a      	sub	sp, #40	; 0x28
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	607a      	str	r2, [r7, #4]
 8002ade:	603b      	str	r3, [r7, #0]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002ae4:	f7ff fab4 	bl	8002050 <HAL_GetTick>
 8002ae8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8002aea:	2301      	movs	r3, #1
 8002aec:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b20      	cmp	r3, #32
 8002af8:	f040 8111 	bne.w	8002d1e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	2319      	movs	r3, #25
 8002b02:	2201      	movs	r2, #1
 8002b04:	4988      	ldr	r1, [pc, #544]	; (8002d28 <HAL_I2C_IsDeviceReady+0x254>)
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f000 f994 	bl	8002e34 <I2C_WaitOnFlagUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002b12:	2302      	movs	r3, #2
 8002b14:	e104      	b.n	8002d20 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d101      	bne.n	8002b24 <HAL_I2C_IsDeviceReady+0x50>
 8002b20:	2302      	movs	r3, #2
 8002b22:	e0fd      	b.n	8002d20 <HAL_I2C_IsDeviceReady+0x24c>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d007      	beq.n	8002b4a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f042 0201 	orr.w	r2, r2, #1
 8002b48:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b58:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2224      	movs	r2, #36	; 0x24
 8002b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4a70      	ldr	r2, [pc, #448]	; (8002d2c <HAL_I2C_IsDeviceReady+0x258>)
 8002b6c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b7c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	9300      	str	r3, [sp, #0]
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f000 f952 	bl	8002e34 <I2C_WaitOnFlagUntilTimeout>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00d      	beq.n	8002bb2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ba0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ba4:	d103      	bne.n	8002bae <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bac:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e0b6      	b.n	8002d20 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bb2:	897b      	ldrh	r3, [r7, #10]
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002bc0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002bc2:	f7ff fa45 	bl	8002050 <HAL_GetTick>
 8002bc6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	bf0c      	ite	eq
 8002bd6:	2301      	moveq	r3, #1
 8002bd8:	2300      	movne	r3, #0
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	695b      	ldr	r3, [r3, #20]
 8002be4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002be8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bec:	bf0c      	ite	eq
 8002bee:	2301      	moveq	r3, #1
 8002bf0:	2300      	movne	r3, #0
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002bf6:	e025      	b.n	8002c44 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002bf8:	f7ff fa2a 	bl	8002050 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d302      	bcc.n	8002c0e <HAL_I2C_IsDeviceReady+0x13a>
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d103      	bne.n	8002c16 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	22a0      	movs	r2, #160	; 0xa0
 8002c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	bf0c      	ite	eq
 8002c24:	2301      	moveq	r3, #1
 8002c26:	2300      	movne	r3, #0
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c3a:	bf0c      	ite	eq
 8002c3c:	2301      	moveq	r3, #1
 8002c3e:	2300      	movne	r3, #0
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	2ba0      	cmp	r3, #160	; 0xa0
 8002c4e:	d005      	beq.n	8002c5c <HAL_I2C_IsDeviceReady+0x188>
 8002c50:	7dfb      	ldrb	r3, [r7, #23]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d102      	bne.n	8002c5c <HAL_I2C_IsDeviceReady+0x188>
 8002c56:	7dbb      	ldrb	r3, [r7, #22]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0cd      	beq.n	8002bf8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2220      	movs	r2, #32
 8002c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d129      	bne.n	8002cc6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c80:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c82:	2300      	movs	r3, #0
 8002c84:	613b      	str	r3, [r7, #16]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	613b      	str	r3, [r7, #16]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	2319      	movs	r3, #25
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	4921      	ldr	r1, [pc, #132]	; (8002d28 <HAL_I2C_IsDeviceReady+0x254>)
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	f000 f8c6 	bl	8002e34 <I2C_WaitOnFlagUntilTimeout>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e036      	b.n	8002d20 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2220      	movs	r2, #32
 8002cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	e02c      	b.n	8002d20 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cd4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002cde:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	9300      	str	r3, [sp, #0]
 8002ce4:	2319      	movs	r3, #25
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	490f      	ldr	r1, [pc, #60]	; (8002d28 <HAL_I2C_IsDeviceReady+0x254>)
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 f8a2 	bl	8002e34 <I2C_WaitOnFlagUntilTimeout>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e012      	b.n	8002d20 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	f4ff af32 	bcc.w	8002b6e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2220      	movs	r2, #32
 8002d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e000      	b.n	8002d20 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002d1e:	2302      	movs	r3, #2
  }
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3720      	adds	r7, #32
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	00100002 	.word	0x00100002
 8002d2c:	ffff0000 	.word	0xffff0000

08002d30 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af02      	add	r7, sp, #8
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	607a      	str	r2, [r7, #4]
 8002d3a:	603b      	str	r3, [r7, #0]
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d44:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	2b08      	cmp	r3, #8
 8002d4a:	d006      	beq.n	8002d5a <I2C_MasterRequestWrite+0x2a>
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d003      	beq.n	8002d5a <I2C_MasterRequestWrite+0x2a>
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002d58:	d108      	bne.n	8002d6c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	e00b      	b.n	8002d84 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d70:	2b12      	cmp	r3, #18
 8002d72:	d107      	bne.n	8002d84 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d82:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	9300      	str	r3, [sp, #0]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 f84f 	bl	8002e34 <I2C_WaitOnFlagUntilTimeout>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d00d      	beq.n	8002db8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002daa:	d103      	bne.n	8002db4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002db2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e035      	b.n	8002e24 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002dc0:	d108      	bne.n	8002dd4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002dc2:	897b      	ldrh	r3, [r7, #10]
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002dd0:	611a      	str	r2, [r3, #16]
 8002dd2:	e01b      	b.n	8002e0c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002dd4:	897b      	ldrh	r3, [r7, #10]
 8002dd6:	11db      	asrs	r3, r3, #7
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	f003 0306 	and.w	r3, r3, #6
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	f063 030f 	orn	r3, r3, #15
 8002de4:	b2da      	uxtb	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	490e      	ldr	r1, [pc, #56]	; (8002e2c <I2C_MasterRequestWrite+0xfc>)
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f000 f875 	bl	8002ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e010      	b.n	8002e24 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002e02:	897b      	ldrh	r3, [r7, #10]
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	4907      	ldr	r1, [pc, #28]	; (8002e30 <I2C_MasterRequestWrite+0x100>)
 8002e12:	68f8      	ldr	r0, [r7, #12]
 8002e14:	f000 f865 	bl	8002ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e000      	b.n	8002e24 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3718      	adds	r7, #24
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	00010008 	.word	0x00010008
 8002e30:	00010002 	.word	0x00010002

08002e34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	603b      	str	r3, [r7, #0]
 8002e40:	4613      	mov	r3, r2
 8002e42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e44:	e025      	b.n	8002e92 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e4c:	d021      	beq.n	8002e92 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e4e:	f7ff f8ff 	bl	8002050 <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	683a      	ldr	r2, [r7, #0]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d302      	bcc.n	8002e64 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d116      	bne.n	8002e92 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2200      	movs	r2, #0
 8002e68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2220      	movs	r2, #32
 8002e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	f043 0220 	orr.w	r2, r3, #32
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e023      	b.n	8002eda <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	0c1b      	lsrs	r3, r3, #16
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d10d      	bne.n	8002eb8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	43da      	mvns	r2, r3
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	bf0c      	ite	eq
 8002eae:	2301      	moveq	r3, #1
 8002eb0:	2300      	movne	r3, #0
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	e00c      	b.n	8002ed2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	43da      	mvns	r2, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	bf0c      	ite	eq
 8002eca:	2301      	moveq	r3, #1
 8002ecc:	2300      	movne	r3, #0
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	79fb      	ldrb	r3, [r7, #7]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d0b6      	beq.n	8002e46 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b084      	sub	sp, #16
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	60f8      	str	r0, [r7, #12]
 8002eea:	60b9      	str	r1, [r7, #8]
 8002eec:	607a      	str	r2, [r7, #4]
 8002eee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ef0:	e051      	b.n	8002f96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	695b      	ldr	r3, [r3, #20]
 8002ef8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002efc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f00:	d123      	bne.n	8002f4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f10:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f1a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2220      	movs	r2, #32
 8002f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	f043 0204 	orr.w	r2, r3, #4
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e046      	b.n	8002fd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f50:	d021      	beq.n	8002f96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f52:	f7ff f87d 	bl	8002050 <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d302      	bcc.n	8002f68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d116      	bne.n	8002f96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2220      	movs	r2, #32
 8002f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f82:	f043 0220 	orr.w	r2, r3, #32
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e020      	b.n	8002fd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	0c1b      	lsrs	r3, r3, #16
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d10c      	bne.n	8002fba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	695b      	ldr	r3, [r3, #20]
 8002fa6:	43da      	mvns	r2, r3
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	4013      	ands	r3, r2
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	bf14      	ite	ne
 8002fb2:	2301      	movne	r3, #1
 8002fb4:	2300      	moveq	r3, #0
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	e00b      	b.n	8002fd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	43da      	mvns	r2, r3
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	bf14      	ite	ne
 8002fcc:	2301      	movne	r3, #1
 8002fce:	2300      	moveq	r3, #0
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d18d      	bne.n	8002ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fec:	e02d      	b.n	800304a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fee:	68f8      	ldr	r0, [r7, #12]
 8002ff0:	f000 f878 	bl	80030e4 <I2C_IsAcknowledgeFailed>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e02d      	b.n	800305a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003004:	d021      	beq.n	800304a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003006:	f7ff f823 	bl	8002050 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	429a      	cmp	r2, r3
 8003014:	d302      	bcc.n	800301c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d116      	bne.n	800304a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2220      	movs	r2, #32
 8003026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	f043 0220 	orr.w	r2, r3, #32
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e007      	b.n	800305a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003054:	2b80      	cmp	r3, #128	; 0x80
 8003056:	d1ca      	bne.n	8002fee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b084      	sub	sp, #16
 8003066:	af00      	add	r7, sp, #0
 8003068:	60f8      	str	r0, [r7, #12]
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800306e:	e02d      	b.n	80030cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003070:	68f8      	ldr	r0, [r7, #12]
 8003072:	f000 f837 	bl	80030e4 <I2C_IsAcknowledgeFailed>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d001      	beq.n	8003080 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e02d      	b.n	80030dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003086:	d021      	beq.n	80030cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003088:	f7fe ffe2 	bl	8002050 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	429a      	cmp	r2, r3
 8003096:	d302      	bcc.n	800309e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d116      	bne.n	80030cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2220      	movs	r2, #32
 80030a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b8:	f043 0220 	orr.w	r2, r3, #32
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e007      	b.n	80030dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	f003 0304 	and.w	r3, r3, #4
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	d1ca      	bne.n	8003070 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030fa:	d11b      	bne.n	8003134 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003104:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2220      	movs	r2, #32
 8003110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003120:	f043 0204 	orr.w	r2, r3, #4
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e000      	b.n	8003136 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr

08003142 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003142:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003144:	b08f      	sub	sp, #60	; 0x3c
 8003146:	af0a      	add	r7, sp, #40	; 0x28
 8003148:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d101      	bne.n	8003154 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e10f      	b.n	8003374 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d106      	bne.n	8003174 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f005 fcf6 	bl	8008b60 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2203      	movs	r2, #3
 8003178:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003184:	2b00      	cmp	r3, #0
 8003186:	d102      	bne.n	800318e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4618      	mov	r0, r3
 8003194:	f002 ff13 	bl	8005fbe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	603b      	str	r3, [r7, #0]
 800319e:	687e      	ldr	r6, [r7, #4]
 80031a0:	466d      	mov	r5, sp
 80031a2:	f106 0410 	add.w	r4, r6, #16
 80031a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80031b2:	e885 0003 	stmia.w	r5, {r0, r1}
 80031b6:	1d33      	adds	r3, r6, #4
 80031b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031ba:	6838      	ldr	r0, [r7, #0]
 80031bc:	f002 fdea 	bl	8005d94 <USB_CoreInit>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d005      	beq.n	80031d2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2202      	movs	r2, #2
 80031ca:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e0d0      	b.n	8003374 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2100      	movs	r1, #0
 80031d8:	4618      	mov	r0, r3
 80031da:	f002 ff01 	bl	8005fe0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031de:	2300      	movs	r3, #0
 80031e0:	73fb      	strb	r3, [r7, #15]
 80031e2:	e04a      	b.n	800327a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80031e4:	7bfa      	ldrb	r2, [r7, #15]
 80031e6:	6879      	ldr	r1, [r7, #4]
 80031e8:	4613      	mov	r3, r2
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	1a9b      	subs	r3, r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	333d      	adds	r3, #61	; 0x3d
 80031f4:	2201      	movs	r2, #1
 80031f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80031f8:	7bfa      	ldrb	r2, [r7, #15]
 80031fa:	6879      	ldr	r1, [r7, #4]
 80031fc:	4613      	mov	r3, r2
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	1a9b      	subs	r3, r3, r2
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	440b      	add	r3, r1
 8003206:	333c      	adds	r3, #60	; 0x3c
 8003208:	7bfa      	ldrb	r2, [r7, #15]
 800320a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800320c:	7bfa      	ldrb	r2, [r7, #15]
 800320e:	7bfb      	ldrb	r3, [r7, #15]
 8003210:	b298      	uxth	r0, r3
 8003212:	6879      	ldr	r1, [r7, #4]
 8003214:	4613      	mov	r3, r2
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	1a9b      	subs	r3, r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	440b      	add	r3, r1
 800321e:	3342      	adds	r3, #66	; 0x42
 8003220:	4602      	mov	r2, r0
 8003222:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003224:	7bfa      	ldrb	r2, [r7, #15]
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	4613      	mov	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	1a9b      	subs	r3, r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	440b      	add	r3, r1
 8003232:	333f      	adds	r3, #63	; 0x3f
 8003234:	2200      	movs	r2, #0
 8003236:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003238:	7bfa      	ldrb	r2, [r7, #15]
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	4613      	mov	r3, r2
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	1a9b      	subs	r3, r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	3344      	adds	r3, #68	; 0x44
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800324c:	7bfa      	ldrb	r2, [r7, #15]
 800324e:	6879      	ldr	r1, [r7, #4]
 8003250:	4613      	mov	r3, r2
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	1a9b      	subs	r3, r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	440b      	add	r3, r1
 800325a:	3348      	adds	r3, #72	; 0x48
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003260:	7bfa      	ldrb	r2, [r7, #15]
 8003262:	6879      	ldr	r1, [r7, #4]
 8003264:	4613      	mov	r3, r2
 8003266:	00db      	lsls	r3, r3, #3
 8003268:	1a9b      	subs	r3, r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	440b      	add	r3, r1
 800326e:	3350      	adds	r3, #80	; 0x50
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003274:	7bfb      	ldrb	r3, [r7, #15]
 8003276:	3301      	adds	r3, #1
 8003278:	73fb      	strb	r3, [r7, #15]
 800327a:	7bfa      	ldrb	r2, [r7, #15]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	429a      	cmp	r2, r3
 8003282:	d3af      	bcc.n	80031e4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003284:	2300      	movs	r3, #0
 8003286:	73fb      	strb	r3, [r7, #15]
 8003288:	e044      	b.n	8003314 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800328a:	7bfa      	ldrb	r2, [r7, #15]
 800328c:	6879      	ldr	r1, [r7, #4]
 800328e:	4613      	mov	r3, r2
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	1a9b      	subs	r3, r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	440b      	add	r3, r1
 8003298:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800329c:	2200      	movs	r2, #0
 800329e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80032a0:	7bfa      	ldrb	r2, [r7, #15]
 80032a2:	6879      	ldr	r1, [r7, #4]
 80032a4:	4613      	mov	r3, r2
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	1a9b      	subs	r3, r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	440b      	add	r3, r1
 80032ae:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80032b2:	7bfa      	ldrb	r2, [r7, #15]
 80032b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80032b6:	7bfa      	ldrb	r2, [r7, #15]
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	1a9b      	subs	r3, r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	440b      	add	r3, r1
 80032c4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80032c8:	2200      	movs	r2, #0
 80032ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80032cc:	7bfa      	ldrb	r2, [r7, #15]
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	4613      	mov	r3, r2
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	1a9b      	subs	r3, r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	440b      	add	r3, r1
 80032da:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80032de:	2200      	movs	r2, #0
 80032e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80032e2:	7bfa      	ldrb	r2, [r7, #15]
 80032e4:	6879      	ldr	r1, [r7, #4]
 80032e6:	4613      	mov	r3, r2
 80032e8:	00db      	lsls	r3, r3, #3
 80032ea:	1a9b      	subs	r3, r3, r2
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	440b      	add	r3, r1
 80032f0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80032f4:	2200      	movs	r2, #0
 80032f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80032f8:	7bfa      	ldrb	r2, [r7, #15]
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	4613      	mov	r3, r2
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	1a9b      	subs	r3, r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	440b      	add	r3, r1
 8003306:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800330a:	2200      	movs	r2, #0
 800330c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800330e:	7bfb      	ldrb	r3, [r7, #15]
 8003310:	3301      	adds	r3, #1
 8003312:	73fb      	strb	r3, [r7, #15]
 8003314:	7bfa      	ldrb	r2, [r7, #15]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	429a      	cmp	r2, r3
 800331c:	d3b5      	bcc.n	800328a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	603b      	str	r3, [r7, #0]
 8003324:	687e      	ldr	r6, [r7, #4]
 8003326:	466d      	mov	r5, sp
 8003328:	f106 0410 	add.w	r4, r6, #16
 800332c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800332e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003330:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003332:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003334:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003338:	e885 0003 	stmia.w	r5, {r0, r1}
 800333c:	1d33      	adds	r3, r6, #4
 800333e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003340:	6838      	ldr	r0, [r7, #0]
 8003342:	f002 fe77 	bl	8006034 <USB_DevInit>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d005      	beq.n	8003358 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2202      	movs	r2, #2
 8003350:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e00d      	b.n	8003374 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f003 febf 	bl	80070f0 <USB_DevDisconnect>

  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	4618      	mov	r0, r3
 8003376:	3714      	adds	r7, #20
 8003378:	46bd      	mov	sp, r7
 800337a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800337c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003390:	2b01      	cmp	r3, #1
 8003392:	d101      	bne.n	8003398 <HAL_PCD_Start+0x1c>
 8003394:	2302      	movs	r3, #2
 8003396:	e020      	b.n	80033da <HAL_PCD_Start+0x5e>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d109      	bne.n	80033bc <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d005      	beq.n	80033bc <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f002 fdeb 	bl	8005f9c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f003 fe6f 	bl	80070ae <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80033e2:	b590      	push	{r4, r7, lr}
 80033e4:	b08d      	sub	sp, #52	; 0x34
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033f0:	6a3b      	ldr	r3, [r7, #32]
 80033f2:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f003 ff2d 	bl	8007258 <USB_GetMode>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	f040 839d 	bne.w	8003b40 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4618      	mov	r0, r3
 800340c:	f003 fe91 	bl	8007132 <USB_ReadInterrupts>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	f000 8393 	beq.w	8003b3e <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f003 fe88 	bl	8007132 <USB_ReadInterrupts>
 8003422:	4603      	mov	r3, r0
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b02      	cmp	r3, #2
 800342a:	d107      	bne.n	800343c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695a      	ldr	r2, [r3, #20]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f002 0202 	and.w	r2, r2, #2
 800343a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4618      	mov	r0, r3
 8003442:	f003 fe76 	bl	8007132 <USB_ReadInterrupts>
 8003446:	4603      	mov	r3, r0
 8003448:	f003 0310 	and.w	r3, r3, #16
 800344c:	2b10      	cmp	r3, #16
 800344e:	d161      	bne.n	8003514 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	699a      	ldr	r2, [r3, #24]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f022 0210 	bic.w	r2, r2, #16
 800345e:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003460:	6a3b      	ldr	r3, [r7, #32]
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	f003 020f 	and.w	r2, r3, #15
 800346c:	4613      	mov	r3, r2
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	1a9b      	subs	r3, r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	4413      	add	r3, r2
 800347c:	3304      	adds	r3, #4
 800347e:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	0c5b      	lsrs	r3, r3, #17
 8003484:	f003 030f 	and.w	r3, r3, #15
 8003488:	2b02      	cmp	r3, #2
 800348a:	d124      	bne.n	80034d6 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003492:	4013      	ands	r3, r2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d035      	beq.n	8003504 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	091b      	lsrs	r3, r3, #4
 80034a0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80034a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	461a      	mov	r2, r3
 80034aa:	6a38      	ldr	r0, [r7, #32]
 80034ac:	f003 fcdc 	bl	8006e68 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	68da      	ldr	r2, [r3, #12]
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	091b      	lsrs	r3, r3, #4
 80034b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034bc:	441a      	add	r2, r3
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	699a      	ldr	r2, [r3, #24]
 80034c6:	69bb      	ldr	r3, [r7, #24]
 80034c8:	091b      	lsrs	r3, r3, #4
 80034ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034ce:	441a      	add	r2, r3
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	619a      	str	r2, [r3, #24]
 80034d4:	e016      	b.n	8003504 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	0c5b      	lsrs	r3, r3, #17
 80034da:	f003 030f 	and.w	r3, r3, #15
 80034de:	2b06      	cmp	r3, #6
 80034e0:	d110      	bne.n	8003504 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80034e8:	2208      	movs	r2, #8
 80034ea:	4619      	mov	r1, r3
 80034ec:	6a38      	ldr	r0, [r7, #32]
 80034ee:	f003 fcbb 	bl	8006e68 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	699a      	ldr	r2, [r3, #24]
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	091b      	lsrs	r3, r3, #4
 80034fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034fe:	441a      	add	r2, r3
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699a      	ldr	r2, [r3, #24]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f042 0210 	orr.w	r2, r2, #16
 8003512:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4618      	mov	r0, r3
 800351a:	f003 fe0a 	bl	8007132 <USB_ReadInterrupts>
 800351e:	4603      	mov	r3, r0
 8003520:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003524:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003528:	d16e      	bne.n	8003608 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800352a:	2300      	movs	r3, #0
 800352c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4618      	mov	r0, r3
 8003534:	f003 fe10 	bl	8007158 <USB_ReadDevAllOutEpInterrupt>
 8003538:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800353a:	e062      	b.n	8003602 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800353c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b00      	cmp	r3, #0
 8003544:	d057      	beq.n	80035f6 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800354c:	b2d2      	uxtb	r2, r2
 800354e:	4611      	mov	r1, r2
 8003550:	4618      	mov	r0, r3
 8003552:	f003 fe35 	bl	80071c0 <USB_ReadDevOutEPInterrupt>
 8003556:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00c      	beq.n	800357c <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003564:	015a      	lsls	r2, r3, #5
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	4413      	add	r3, r2
 800356a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800356e:	461a      	mov	r2, r3
 8003570:	2301      	movs	r3, #1
 8003572:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003574:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 fd98 	bl	80040ac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	f003 0308 	and.w	r3, r3, #8
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00c      	beq.n	80035a0 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003588:	015a      	lsls	r2, r3, #5
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	4413      	add	r3, r2
 800358e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003592:	461a      	mov	r2, r3
 8003594:	2308      	movs	r3, #8
 8003596:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003598:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 fe92 	bl	80042c4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	f003 0310 	and.w	r3, r3, #16
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d008      	beq.n	80035bc <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80035aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ac:	015a      	lsls	r2, r3, #5
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	4413      	add	r3, r2
 80035b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035b6:	461a      	mov	r2, r3
 80035b8:	2310      	movs	r3, #16
 80035ba:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	f003 0320 	and.w	r3, r3, #32
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d008      	beq.n	80035d8 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c8:	015a      	lsls	r2, r3, #5
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	4413      	add	r3, r2
 80035ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035d2:	461a      	mov	r2, r3
 80035d4:	2320      	movs	r3, #32
 80035d6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d009      	beq.n	80035f6 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	015a      	lsls	r2, r3, #5
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	4413      	add	r3, r2
 80035ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035ee:	461a      	mov	r2, r3
 80035f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80035f4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80035f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f8:	3301      	adds	r3, #1
 80035fa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80035fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035fe:	085b      	lsrs	r3, r3, #1
 8003600:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003604:	2b00      	cmp	r3, #0
 8003606:	d199      	bne.n	800353c <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f003 fd90 	bl	8007132 <USB_ReadInterrupts>
 8003612:	4603      	mov	r3, r0
 8003614:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003618:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800361c:	f040 80c0 	bne.w	80037a0 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4618      	mov	r0, r3
 8003626:	f003 fdb1 	bl	800718c <USB_ReadDevAllInEpInterrupt>
 800362a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800362c:	2300      	movs	r3, #0
 800362e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003630:	e0b2      	b.n	8003798 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	2b00      	cmp	r3, #0
 800363a:	f000 80a7 	beq.w	800378c <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003644:	b2d2      	uxtb	r2, r2
 8003646:	4611      	mov	r1, r2
 8003648:	4618      	mov	r0, r3
 800364a:	f003 fdd7 	bl	80071fc <USB_ReadDevInEPInterrupt>
 800364e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	2b00      	cmp	r3, #0
 8003658:	d057      	beq.n	800370a <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800365a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365c:	f003 030f 	and.w	r3, r3, #15
 8003660:	2201      	movs	r2, #1
 8003662:	fa02 f303 	lsl.w	r3, r2, r3
 8003666:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800366e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	43db      	mvns	r3, r3
 8003674:	69f9      	ldr	r1, [r7, #28]
 8003676:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800367a:	4013      	ands	r3, r2
 800367c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800367e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003680:	015a      	lsls	r2, r3, #5
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	4413      	add	r3, r2
 8003686:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800368a:	461a      	mov	r2, r3
 800368c:	2301      	movs	r3, #1
 800368e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d132      	bne.n	80036fe <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800369c:	4613      	mov	r3, r2
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	1a9b      	subs	r3, r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	3348      	adds	r3, #72	; 0x48
 80036a8:	6819      	ldr	r1, [r3, #0]
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ae:	4613      	mov	r3, r2
 80036b0:	00db      	lsls	r3, r3, #3
 80036b2:	1a9b      	subs	r3, r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	4403      	add	r3, r0
 80036b8:	3344      	adds	r3, #68	; 0x44
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4419      	add	r1, r3
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036c2:	4613      	mov	r3, r2
 80036c4:	00db      	lsls	r3, r3, #3
 80036c6:	1a9b      	subs	r3, r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	4403      	add	r3, r0
 80036cc:	3348      	adds	r3, #72	; 0x48
 80036ce:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80036d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d113      	bne.n	80036fe <HAL_PCD_IRQHandler+0x31c>
 80036d6:	6879      	ldr	r1, [r7, #4]
 80036d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036da:	4613      	mov	r3, r2
 80036dc:	00db      	lsls	r3, r3, #3
 80036de:	1a9b      	subs	r3, r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	440b      	add	r3, r1
 80036e4:	3350      	adds	r3, #80	; 0x50
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d108      	bne.n	80036fe <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6818      	ldr	r0, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80036f6:	461a      	mov	r2, r3
 80036f8:	2101      	movs	r1, #1
 80036fa:	f003 fddf 	bl	80072bc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80036fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003700:	b2db      	uxtb	r3, r3
 8003702:	4619      	mov	r1, r3
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f005 faac 	bl	8008c62 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d008      	beq.n	8003726 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003716:	015a      	lsls	r2, r3, #5
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	4413      	add	r3, r2
 800371c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003720:	461a      	mov	r2, r3
 8003722:	2308      	movs	r3, #8
 8003724:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	f003 0310 	and.w	r3, r3, #16
 800372c:	2b00      	cmp	r3, #0
 800372e:	d008      	beq.n	8003742 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003732:	015a      	lsls	r2, r3, #5
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	4413      	add	r3, r2
 8003738:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800373c:	461a      	mov	r2, r3
 800373e:	2310      	movs	r3, #16
 8003740:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003748:	2b00      	cmp	r3, #0
 800374a:	d008      	beq.n	800375e <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800374c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800374e:	015a      	lsls	r2, r3, #5
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	4413      	add	r3, r2
 8003754:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003758:	461a      	mov	r2, r3
 800375a:	2340      	movs	r3, #64	; 0x40
 800375c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	f003 0302 	and.w	r3, r3, #2
 8003764:	2b00      	cmp	r3, #0
 8003766:	d008      	beq.n	800377a <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376a:	015a      	lsls	r2, r3, #5
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	4413      	add	r3, r2
 8003770:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003774:	461a      	mov	r2, r3
 8003776:	2302      	movs	r3, #2
 8003778:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003784:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 fc03 	bl	8003f92 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800378c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378e:	3301      	adds	r3, #1
 8003790:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003794:	085b      	lsrs	r3, r3, #1
 8003796:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800379a:	2b00      	cmp	r3, #0
 800379c:	f47f af49 	bne.w	8003632 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f003 fcc4 	bl	8007132 <USB_ReadInterrupts>
 80037aa:	4603      	mov	r3, r0
 80037ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80037b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80037b4:	d122      	bne.n	80037fc <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	69fa      	ldr	r2, [r7, #28]
 80037c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80037c4:	f023 0301 	bic.w	r3, r3, #1
 80037c8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d108      	bne.n	80037e6 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80037dc:	2100      	movs	r1, #0
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f000 fe0e 	bl	8004400 <HAL_PCDEx_LPM_Callback>
 80037e4:	e002      	b.n	80037ec <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f005 faa8 	bl	8008d3c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	695a      	ldr	r2, [r3, #20]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80037fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4618      	mov	r0, r3
 8003802:	f003 fc96 	bl	8007132 <USB_ReadInterrupts>
 8003806:	4603      	mov	r3, r0
 8003808:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800380c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003810:	d112      	bne.n	8003838 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b01      	cmp	r3, #1
 8003820:	d102      	bne.n	8003828 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f005 fa64 	bl	8008cf0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695a      	ldr	r2, [r3, #20]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003836:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4618      	mov	r0, r3
 800383e:	f003 fc78 	bl	8007132 <USB_ReadInterrupts>
 8003842:	4603      	mov	r3, r0
 8003844:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003848:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800384c:	f040 80c7 	bne.w	80039de <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	69fa      	ldr	r2, [r7, #28]
 800385a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800385e:	f023 0301 	bic.w	r3, r3, #1
 8003862:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2110      	movs	r1, #16
 800386a:	4618      	mov	r0, r3
 800386c:	f002 fd46 	bl	80062fc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003870:	2300      	movs	r3, #0
 8003872:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003874:	e056      	b.n	8003924 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003878:	015a      	lsls	r2, r3, #5
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	4413      	add	r3, r2
 800387e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003882:	461a      	mov	r2, r3
 8003884:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003888:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800388a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800388c:	015a      	lsls	r2, r3, #5
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	4413      	add	r3, r2
 8003892:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800389a:	0151      	lsls	r1, r2, #5
 800389c:	69fa      	ldr	r2, [r7, #28]
 800389e:	440a      	add	r2, r1
 80038a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80038a4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80038a8:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80038aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038ac:	015a      	lsls	r2, r3, #5
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	4413      	add	r3, r2
 80038b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038ba:	0151      	lsls	r1, r2, #5
 80038bc:	69fa      	ldr	r2, [r7, #28]
 80038be:	440a      	add	r2, r1
 80038c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80038c4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80038c8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80038ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038cc:	015a      	lsls	r2, r3, #5
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	4413      	add	r3, r2
 80038d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038d6:	461a      	mov	r2, r3
 80038d8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80038dc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80038de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038e0:	015a      	lsls	r2, r3, #5
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	4413      	add	r3, r2
 80038e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038ee:	0151      	lsls	r1, r2, #5
 80038f0:	69fa      	ldr	r2, [r7, #28]
 80038f2:	440a      	add	r2, r1
 80038f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80038f8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80038fc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80038fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003900:	015a      	lsls	r2, r3, #5
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	4413      	add	r3, r2
 8003906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800390e:	0151      	lsls	r1, r2, #5
 8003910:	69fa      	ldr	r2, [r7, #28]
 8003912:	440a      	add	r2, r1
 8003914:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003918:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800391c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800391e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003920:	3301      	adds	r3, #1
 8003922:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800392a:	429a      	cmp	r2, r3
 800392c:	d3a3      	bcc.n	8003876 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	69fa      	ldr	r2, [r7, #28]
 8003938:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800393c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003940:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003946:	2b00      	cmp	r3, #0
 8003948:	d016      	beq.n	8003978 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003950:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003954:	69fa      	ldr	r2, [r7, #28]
 8003956:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800395a:	f043 030b 	orr.w	r3, r3, #11
 800395e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396a:	69fa      	ldr	r2, [r7, #28]
 800396c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003970:	f043 030b 	orr.w	r3, r3, #11
 8003974:	6453      	str	r3, [r2, #68]	; 0x44
 8003976:	e015      	b.n	80039a4 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	69fa      	ldr	r2, [r7, #28]
 8003982:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003986:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800398a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800398e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	69fa      	ldr	r2, [r7, #28]
 800399a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800399e:	f043 030b 	orr.w	r3, r3, #11
 80039a2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	69fa      	ldr	r2, [r7, #28]
 80039ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039b2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80039b6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6818      	ldr	r0, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80039c8:	461a      	mov	r2, r3
 80039ca:	f003 fc77 	bl	80072bc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695a      	ldr	r2, [r3, #20]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80039dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f003 fba5 	bl	8007132 <USB_ReadInterrupts>
 80039e8:	4603      	mov	r3, r0
 80039ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039f2:	d124      	bne.n	8003a3e <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f003 fc3b 	bl	8007274 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f002 fcdb 	bl	80063be <USB_GetDevSpeed>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681c      	ldr	r4, [r3, #0]
 8003a14:	f001 f908 	bl	8004c28 <HAL_RCC_GetHCLKFreq>
 8003a18:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	461a      	mov	r2, r3
 8003a22:	4620      	mov	r0, r4
 8003a24:	f002 fa18 	bl	8005e58 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f005 f942 	bl	8008cb2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	695a      	ldr	r2, [r3, #20]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003a3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f003 fb75 	bl	8007132 <USB_ReadInterrupts>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	f003 0308 	and.w	r3, r3, #8
 8003a4e:	2b08      	cmp	r3, #8
 8003a50:	d10a      	bne.n	8003a68 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f005 f91f 	bl	8008c96 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	695a      	ldr	r2, [r3, #20]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f002 0208 	and.w	r2, r2, #8
 8003a66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f003 fb60 	bl	8007132 <USB_ReadInterrupts>
 8003a72:	4603      	mov	r3, r0
 8003a74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a7c:	d10f      	bne.n	8003a9e <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	4619      	mov	r1, r3
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f005 f977 	bl	8008d7c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	695a      	ldr	r2, [r3, #20]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003a9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f003 fb45 	bl	8007132 <USB_ReadInterrupts>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003aae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003ab2:	d10f      	bne.n	8003ad4 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	4619      	mov	r1, r3
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f005 f94a 	bl	8008d58 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	695a      	ldr	r2, [r3, #20]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003ad2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f003 fb2a 	bl	8007132 <USB_ReadInterrupts>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ae8:	d10a      	bne.n	8003b00 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f005 f958 	bl	8008da0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	695a      	ldr	r2, [r3, #20]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003afe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f003 fb14 	bl	8007132 <USB_ReadInterrupts>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	2b04      	cmp	r3, #4
 8003b12:	d115      	bne.n	8003b40 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	f003 0304 	and.w	r3, r3, #4
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f005 f948 	bl	8008dbc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6859      	ldr	r1, [r3, #4]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	69ba      	ldr	r2, [r7, #24]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	605a      	str	r2, [r3, #4]
 8003b3c:	e000      	b.n	8003b40 <HAL_PCD_IRQHandler+0x75e>
      return;
 8003b3e:	bf00      	nop
    }
  }
}
 8003b40:	3734      	adds	r7, #52	; 0x34
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd90      	pop	{r4, r7, pc}

08003b46 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b082      	sub	sp, #8
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
 8003b4e:	460b      	mov	r3, r1
 8003b50:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d101      	bne.n	8003b60 <HAL_PCD_SetAddress+0x1a>
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	e013      	b.n	8003b88 <HAL_PCD_SetAddress+0x42>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	78fa      	ldrb	r2, [r7, #3]
 8003b6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	78fa      	ldrb	r2, [r7, #3]
 8003b76:	4611      	mov	r1, r2
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f003 fa72 	bl	8007062 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3708      	adds	r7, #8
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	4608      	mov	r0, r1
 8003b9a:	4611      	mov	r1, r2
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	70fb      	strb	r3, [r7, #3]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	803b      	strh	r3, [r7, #0]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003baa:	2300      	movs	r3, #0
 8003bac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003bae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	da0f      	bge.n	8003bd6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bb6:	78fb      	ldrb	r3, [r7, #3]
 8003bb8:	f003 020f 	and.w	r2, r3, #15
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	1a9b      	subs	r3, r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	3338      	adds	r3, #56	; 0x38
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	4413      	add	r3, r2
 8003bca:	3304      	adds	r3, #4
 8003bcc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	705a      	strb	r2, [r3, #1]
 8003bd4:	e00f      	b.n	8003bf6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003bd6:	78fb      	ldrb	r3, [r7, #3]
 8003bd8:	f003 020f 	and.w	r2, r3, #15
 8003bdc:	4613      	mov	r3, r2
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	1a9b      	subs	r3, r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	4413      	add	r3, r2
 8003bec:	3304      	adds	r3, #4
 8003bee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003bf6:	78fb      	ldrb	r3, [r7, #3]
 8003bf8:	f003 030f 	and.w	r3, r3, #15
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003c02:	883a      	ldrh	r2, [r7, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	78ba      	ldrb	r2, [r7, #2]
 8003c0c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	785b      	ldrb	r3, [r3, #1]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d004      	beq.n	8003c20 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003c20:	78bb      	ldrb	r3, [r7, #2]
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d102      	bne.n	8003c2c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d101      	bne.n	8003c3a <HAL_PCD_EP_Open+0xaa>
 8003c36:	2302      	movs	r3, #2
 8003c38:	e00e      	b.n	8003c58 <HAL_PCD_EP_Open+0xc8>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68f9      	ldr	r1, [r7, #12]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f002 fbdd 	bl	8006408 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8003c56:	7afb      	ldrb	r3, [r7, #11]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	460b      	mov	r3, r1
 8003c6a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003c6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	da0f      	bge.n	8003c94 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c74:	78fb      	ldrb	r3, [r7, #3]
 8003c76:	f003 020f 	and.w	r2, r3, #15
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	00db      	lsls	r3, r3, #3
 8003c7e:	1a9b      	subs	r3, r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	3338      	adds	r3, #56	; 0x38
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	4413      	add	r3, r2
 8003c88:	3304      	adds	r3, #4
 8003c8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	705a      	strb	r2, [r3, #1]
 8003c92:	e00f      	b.n	8003cb4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c94:	78fb      	ldrb	r3, [r7, #3]
 8003c96:	f003 020f 	and.w	r2, r3, #15
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	00db      	lsls	r3, r3, #3
 8003c9e:	1a9b      	subs	r3, r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	4413      	add	r3, r2
 8003caa:	3304      	adds	r3, #4
 8003cac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003cb4:	78fb      	ldrb	r3, [r7, #3]
 8003cb6:	f003 030f 	and.w	r3, r3, #15
 8003cba:	b2da      	uxtb	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d101      	bne.n	8003cce <HAL_PCD_EP_Close+0x6e>
 8003cca:	2302      	movs	r3, #2
 8003ccc:	e00e      	b.n	8003cec <HAL_PCD_EP_Close+0x8c>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	68f9      	ldr	r1, [r7, #12]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f002 fc1b 	bl	8006518 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003cea:	2300      	movs	r3, #0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	607a      	str	r2, [r7, #4]
 8003cfe:	603b      	str	r3, [r7, #0]
 8003d00:	460b      	mov	r3, r1
 8003d02:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d04:	7afb      	ldrb	r3, [r7, #11]
 8003d06:	f003 020f 	and.w	r2, r3, #15
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	00db      	lsls	r3, r3, #3
 8003d0e:	1a9b      	subs	r3, r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	4413      	add	r3, r2
 8003d1a:	3304      	adds	r3, #4
 8003d1c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	2200      	movs	r2, #0
 8003d34:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d36:	7afb      	ldrb	r3, [r7, #11]
 8003d38:	f003 030f 	and.w	r3, r3, #15
 8003d3c:	b2da      	uxtb	r2, r3
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d102      	bne.n	8003d50 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003d50:	7afb      	ldrb	r3, [r7, #11]
 8003d52:	f003 030f 	and.w	r3, r3, #15
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d109      	bne.n	8003d6e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6818      	ldr	r0, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	461a      	mov	r2, r3
 8003d66:	6979      	ldr	r1, [r7, #20]
 8003d68:	f002 fef6 	bl	8006b58 <USB_EP0StartXfer>
 8003d6c:	e008      	b.n	8003d80 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6818      	ldr	r0, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	461a      	mov	r2, r3
 8003d7a:	6979      	ldr	r1, [r7, #20]
 8003d7c:	f002 fca8 	bl	80066d0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3718      	adds	r7, #24
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d8a:	b580      	push	{r7, lr}
 8003d8c:	b086      	sub	sp, #24
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	60f8      	str	r0, [r7, #12]
 8003d92:	607a      	str	r2, [r7, #4]
 8003d94:	603b      	str	r3, [r7, #0]
 8003d96:	460b      	mov	r3, r1
 8003d98:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d9a:	7afb      	ldrb	r3, [r7, #11]
 8003d9c:	f003 020f 	and.w	r2, r3, #15
 8003da0:	4613      	mov	r3, r2
 8003da2:	00db      	lsls	r3, r3, #3
 8003da4:	1a9b      	subs	r3, r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	3338      	adds	r3, #56	; 0x38
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	4413      	add	r3, r2
 8003dae:	3304      	adds	r3, #4
 8003db0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	683a      	ldr	r2, [r7, #0]
 8003dbc:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003dca:	7afb      	ldrb	r3, [r7, #11]
 8003dcc:	f003 030f 	and.w	r3, r3, #15
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d102      	bne.n	8003de4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003de4:	7afb      	ldrb	r3, [r7, #11]
 8003de6:	f003 030f 	and.w	r3, r3, #15
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d109      	bne.n	8003e02 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6818      	ldr	r0, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	461a      	mov	r2, r3
 8003dfa:	6979      	ldr	r1, [r7, #20]
 8003dfc:	f002 feac 	bl	8006b58 <USB_EP0StartXfer>
 8003e00:	e008      	b.n	8003e14 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6818      	ldr	r0, [r3, #0]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	6979      	ldr	r1, [r7, #20]
 8003e10:	f002 fc5e 	bl	80066d0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3718      	adds	r7, #24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b084      	sub	sp, #16
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
 8003e26:	460b      	mov	r3, r1
 8003e28:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003e2a:	78fb      	ldrb	r3, [r7, #3]
 8003e2c:	f003 020f 	and.w	r2, r3, #15
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d901      	bls.n	8003e3c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e050      	b.n	8003ede <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003e3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	da0f      	bge.n	8003e64 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e44:	78fb      	ldrb	r3, [r7, #3]
 8003e46:	f003 020f 	and.w	r2, r3, #15
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	3338      	adds	r3, #56	; 0x38
 8003e54:	687a      	ldr	r2, [r7, #4]
 8003e56:	4413      	add	r3, r2
 8003e58:	3304      	adds	r3, #4
 8003e5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	705a      	strb	r2, [r3, #1]
 8003e62:	e00d      	b.n	8003e80 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003e64:	78fa      	ldrb	r2, [r7, #3]
 8003e66:	4613      	mov	r3, r2
 8003e68:	00db      	lsls	r3, r3, #3
 8003e6a:	1a9b      	subs	r3, r3, r2
 8003e6c:	009b      	lsls	r3, r3, #2
 8003e6e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	4413      	add	r3, r2
 8003e76:	3304      	adds	r3, #4
 8003e78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2201      	movs	r2, #1
 8003e84:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e86:	78fb      	ldrb	r3, [r7, #3]
 8003e88:	f003 030f 	and.w	r3, r3, #15
 8003e8c:	b2da      	uxtb	r2, r3
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d101      	bne.n	8003ea0 <HAL_PCD_EP_SetStall+0x82>
 8003e9c:	2302      	movs	r3, #2
 8003e9e:	e01e      	b.n	8003ede <HAL_PCD_EP_SetStall+0xc0>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68f9      	ldr	r1, [r7, #12]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f003 f803 	bl	8006eba <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003eb4:	78fb      	ldrb	r3, [r7, #3]
 8003eb6:	f003 030f 	and.w	r3, r3, #15
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10a      	bne.n	8003ed4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6818      	ldr	r0, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	b2d9      	uxtb	r1, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003ece:	461a      	mov	r2, r3
 8003ed0:	f003 f9f4 	bl	80072bc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3710      	adds	r7, #16
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b084      	sub	sp, #16
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
 8003eee:	460b      	mov	r3, r1
 8003ef0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003ef2:	78fb      	ldrb	r3, [r7, #3]
 8003ef4:	f003 020f 	and.w	r2, r3, #15
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d901      	bls.n	8003f04 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e042      	b.n	8003f8a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003f04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	da0f      	bge.n	8003f2c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f0c:	78fb      	ldrb	r3, [r7, #3]
 8003f0e:	f003 020f 	and.w	r2, r3, #15
 8003f12:	4613      	mov	r3, r2
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	1a9b      	subs	r3, r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	3338      	adds	r3, #56	; 0x38
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	4413      	add	r3, r2
 8003f20:	3304      	adds	r3, #4
 8003f22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2201      	movs	r2, #1
 8003f28:	705a      	strb	r2, [r3, #1]
 8003f2a:	e00f      	b.n	8003f4c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f2c:	78fb      	ldrb	r3, [r7, #3]
 8003f2e:	f003 020f 	and.w	r2, r3, #15
 8003f32:	4613      	mov	r3, r2
 8003f34:	00db      	lsls	r3, r3, #3
 8003f36:	1a9b      	subs	r3, r3, r2
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	4413      	add	r3, r2
 8003f42:	3304      	adds	r3, #4
 8003f44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f52:	78fb      	ldrb	r3, [r7, #3]
 8003f54:	f003 030f 	and.w	r3, r3, #15
 8003f58:	b2da      	uxtb	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <HAL_PCD_EP_ClrStall+0x86>
 8003f68:	2302      	movs	r3, #2
 8003f6a:	e00e      	b.n	8003f8a <HAL_PCD_EP_ClrStall+0xa4>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68f9      	ldr	r1, [r7, #12]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f003 f80b 	bl	8006f96 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b08a      	sub	sp, #40	; 0x28
 8003f96:	af02      	add	r7, sp, #8
 8003f98:	6078      	str	r0, [r7, #4]
 8003f9a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	3338      	adds	r3, #56	; 0x38
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	3304      	adds	r3, #4
 8003fb8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	699a      	ldr	r2, [r3, #24]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d901      	bls.n	8003fca <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e06c      	b.n	80040a4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	695a      	ldr	r2, [r3, #20]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	699b      	ldr	r3, [r3, #24]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	69fa      	ldr	r2, [r7, #28]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d902      	bls.n	8003fe6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	3303      	adds	r3, #3
 8003fea:	089b      	lsrs	r3, r3, #2
 8003fec:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fee:	e02b      	b.n	8004048 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	695a      	ldr	r2, [r3, #20]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	69fa      	ldr	r2, [r7, #28]
 8004002:	429a      	cmp	r2, r3
 8004004:	d902      	bls.n	800400c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	3303      	adds	r3, #3
 8004010:	089b      	lsrs	r3, r3, #2
 8004012:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	68d9      	ldr	r1, [r3, #12]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	b2da      	uxtb	r2, r3
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004024:	b2db      	uxtb	r3, r3
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	4603      	mov	r3, r0
 800402a:	6978      	ldr	r0, [r7, #20]
 800402c:	f002 fee7 	bl	8006dfe <USB_WritePacket>

    ep->xfer_buff  += len;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	68da      	ldr	r2, [r3, #12]
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	441a      	add	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	699a      	ldr	r2, [r3, #24]
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	441a      	add	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	015a      	lsls	r2, r3, #5
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	4413      	add	r3, r2
 8004050:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	b29b      	uxth	r3, r3
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	429a      	cmp	r2, r3
 800405c:	d809      	bhi.n	8004072 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	699a      	ldr	r2, [r3, #24]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004066:	429a      	cmp	r2, r3
 8004068:	d203      	bcs.n	8004072 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1be      	bne.n	8003ff0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	695a      	ldr	r2, [r3, #20]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	429a      	cmp	r2, r3
 800407c:	d811      	bhi.n	80040a2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	f003 030f 	and.w	r3, r3, #15
 8004084:	2201      	movs	r2, #1
 8004086:	fa02 f303 	lsl.w	r3, r2, r3
 800408a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004092:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	43db      	mvns	r3, r3
 8004098:	6939      	ldr	r1, [r7, #16]
 800409a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800409e:	4013      	ands	r3, r2
 80040a0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3720      	adds	r7, #32
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b086      	sub	sp, #24
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	333c      	adds	r3, #60	; 0x3c
 80040c4:	3304      	adds	r3, #4
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	015a      	lsls	r2, r3, #5
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	4413      	add	r3, r2
 80040d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	2b01      	cmp	r3, #1
 80040e0:	f040 80a0 	bne.w	8004224 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	f003 0308 	and.w	r3, r3, #8
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d015      	beq.n	800411a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	4a72      	ldr	r2, [pc, #456]	; (80042bc <PCD_EP_OutXfrComplete_int+0x210>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	f240 80dd 	bls.w	80042b2 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040fe:	2b00      	cmp	r3, #0
 8004100:	f000 80d7 	beq.w	80042b2 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	015a      	lsls	r2, r3, #5
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	4413      	add	r3, r2
 800410c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004110:	461a      	mov	r2, r3
 8004112:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004116:	6093      	str	r3, [r2, #8]
 8004118:	e0cb      	b.n	80042b2 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	f003 0320 	and.w	r3, r3, #32
 8004120:	2b00      	cmp	r3, #0
 8004122:	d009      	beq.n	8004138 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	015a      	lsls	r2, r3, #5
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	4413      	add	r3, r2
 800412c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004130:	461a      	mov	r2, r3
 8004132:	2320      	movs	r3, #32
 8004134:	6093      	str	r3, [r2, #8]
 8004136:	e0bc      	b.n	80042b2 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800413e:	2b00      	cmp	r3, #0
 8004140:	f040 80b7 	bne.w	80042b2 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	4a5d      	ldr	r2, [pc, #372]	; (80042bc <PCD_EP_OutXfrComplete_int+0x210>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d90f      	bls.n	800416c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00a      	beq.n	800416c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	015a      	lsls	r2, r3, #5
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	4413      	add	r3, r2
 800415e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004162:	461a      	mov	r2, r3
 8004164:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004168:	6093      	str	r3, [r2, #8]
 800416a:	e0a2      	b.n	80042b2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800416c:	6879      	ldr	r1, [r7, #4]
 800416e:	683a      	ldr	r2, [r7, #0]
 8004170:	4613      	mov	r3, r2
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	1a9b      	subs	r3, r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	440b      	add	r3, r1
 800417a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800417e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	0159      	lsls	r1, r3, #5
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	440b      	add	r3, r1
 8004188:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004192:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	683a      	ldr	r2, [r7, #0]
 8004198:	4613      	mov	r3, r2
 800419a:	00db      	lsls	r3, r3, #3
 800419c:	1a9b      	subs	r3, r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4403      	add	r3, r0
 80041a2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80041a6:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80041a8:	6879      	ldr	r1, [r7, #4]
 80041aa:	683a      	ldr	r2, [r7, #0]
 80041ac:	4613      	mov	r3, r2
 80041ae:	00db      	lsls	r3, r3, #3
 80041b0:	1a9b      	subs	r3, r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	440b      	add	r3, r1
 80041b6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80041ba:	6819      	ldr	r1, [r3, #0]
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	683a      	ldr	r2, [r7, #0]
 80041c0:	4613      	mov	r3, r2
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	1a9b      	subs	r3, r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	4403      	add	r3, r0
 80041ca:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4419      	add	r1, r3
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	683a      	ldr	r2, [r7, #0]
 80041d6:	4613      	mov	r3, r2
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	1a9b      	subs	r3, r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4403      	add	r3, r0
 80041e0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80041e4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d114      	bne.n	8004216 <PCD_EP_OutXfrComplete_int+0x16a>
 80041ec:	6879      	ldr	r1, [r7, #4]
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	4613      	mov	r3, r2
 80041f2:	00db      	lsls	r3, r3, #3
 80041f4:	1a9b      	subs	r3, r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	440b      	add	r3, r1
 80041fa:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d108      	bne.n	8004216 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6818      	ldr	r0, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800420e:	461a      	mov	r2, r3
 8004210:	2101      	movs	r1, #1
 8004212:	f003 f853 	bl	80072bc <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	b2db      	uxtb	r3, r3
 800421a:	4619      	mov	r1, r3
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f004 fd05 	bl	8008c2c <HAL_PCD_DataOutStageCallback>
 8004222:	e046      	b.n	80042b2 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	4a26      	ldr	r2, [pc, #152]	; (80042c0 <PCD_EP_OutXfrComplete_int+0x214>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d124      	bne.n	8004276 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00a      	beq.n	800424c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	015a      	lsls	r2, r3, #5
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	4413      	add	r3, r2
 800423e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004242:	461a      	mov	r2, r3
 8004244:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004248:	6093      	str	r3, [r2, #8]
 800424a:	e032      	b.n	80042b2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	f003 0320 	and.w	r3, r3, #32
 8004252:	2b00      	cmp	r3, #0
 8004254:	d008      	beq.n	8004268 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	015a      	lsls	r2, r3, #5
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	4413      	add	r3, r2
 800425e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004262:	461a      	mov	r2, r3
 8004264:	2320      	movs	r3, #32
 8004266:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	b2db      	uxtb	r3, r3
 800426c:	4619      	mov	r1, r3
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f004 fcdc 	bl	8008c2c <HAL_PCD_DataOutStageCallback>
 8004274:	e01d      	b.n	80042b2 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d114      	bne.n	80042a6 <PCD_EP_OutXfrComplete_int+0x1fa>
 800427c:	6879      	ldr	r1, [r7, #4]
 800427e:	683a      	ldr	r2, [r7, #0]
 8004280:	4613      	mov	r3, r2
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	1a9b      	subs	r3, r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	440b      	add	r3, r1
 800428a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d108      	bne.n	80042a6 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6818      	ldr	r0, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800429e:	461a      	mov	r2, r3
 80042a0:	2100      	movs	r1, #0
 80042a2:	f003 f80b 	bl	80072bc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	4619      	mov	r1, r3
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f004 fcbd 	bl	8008c2c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3718      	adds	r7, #24
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	4f54300a 	.word	0x4f54300a
 80042c0:	4f54310a 	.word	0x4f54310a

080042c4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	333c      	adds	r3, #60	; 0x3c
 80042dc:	3304      	adds	r3, #4
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	015a      	lsls	r2, r3, #5
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	4413      	add	r3, r2
 80042ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	4a15      	ldr	r2, [pc, #84]	; (800434c <PCD_EP_OutSetupPacket_int+0x88>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d90e      	bls.n	8004318 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004300:	2b00      	cmp	r3, #0
 8004302:	d009      	beq.n	8004318 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	015a      	lsls	r2, r3, #5
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	4413      	add	r3, r2
 800430c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004310:	461a      	mov	r2, r3
 8004312:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004316:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f004 fc75 	bl	8008c08 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	4a0a      	ldr	r2, [pc, #40]	; (800434c <PCD_EP_OutSetupPacket_int+0x88>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d90c      	bls.n	8004340 <PCD_EP_OutSetupPacket_int+0x7c>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	2b01      	cmp	r3, #1
 800432c:	d108      	bne.n	8004340 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6818      	ldr	r0, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004338:	461a      	mov	r2, r3
 800433a:	2101      	movs	r1, #1
 800433c:	f002 ffbe 	bl	80072bc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3718      	adds	r7, #24
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	4f54300a 	.word	0x4f54300a

08004350 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	460b      	mov	r3, r1
 800435a:	70fb      	strb	r3, [r7, #3]
 800435c:	4613      	mov	r3, r2
 800435e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004366:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004368:	78fb      	ldrb	r3, [r7, #3]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d107      	bne.n	800437e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800436e:	883b      	ldrh	r3, [r7, #0]
 8004370:	0419      	lsls	r1, r3, #16
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	430a      	orrs	r2, r1
 800437a:	629a      	str	r2, [r3, #40]	; 0x28
 800437c:	e028      	b.n	80043d0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004384:	0c1b      	lsrs	r3, r3, #16
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	4413      	add	r3, r2
 800438a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800438c:	2300      	movs	r3, #0
 800438e:	73fb      	strb	r3, [r7, #15]
 8004390:	e00d      	b.n	80043ae <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	7bfb      	ldrb	r3, [r7, #15]
 8004398:	3340      	adds	r3, #64	; 0x40
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	0c1b      	lsrs	r3, r3, #16
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	4413      	add	r3, r2
 80043a6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80043a8:	7bfb      	ldrb	r3, [r7, #15]
 80043aa:	3301      	adds	r3, #1
 80043ac:	73fb      	strb	r3, [r7, #15]
 80043ae:	7bfa      	ldrb	r2, [r7, #15]
 80043b0:	78fb      	ldrb	r3, [r7, #3]
 80043b2:	3b01      	subs	r3, #1
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d3ec      	bcc.n	8004392 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80043b8:	883b      	ldrh	r3, [r7, #0]
 80043ba:	0418      	lsls	r0, r3, #16
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6819      	ldr	r1, [r3, #0]
 80043c0:	78fb      	ldrb	r3, [r7, #3]
 80043c2:	3b01      	subs	r3, #1
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	4302      	orrs	r2, r0
 80043c8:	3340      	adds	r3, #64	; 0x40
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	440b      	add	r3, r1
 80043ce:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80043d0:	2300      	movs	r3, #0
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3714      	adds	r7, #20
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80043de:	b480      	push	{r7}
 80043e0:	b083      	sub	sp, #12
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
 80043e6:	460b      	mov	r3, r1
 80043e8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	887a      	ldrh	r2, [r7, #2]
 80043f0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	460b      	mov	r3, r1
 800440a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b086      	sub	sp, #24
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e25b      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	2b00      	cmp	r3, #0
 8004434:	d075      	beq.n	8004522 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004436:	4ba3      	ldr	r3, [pc, #652]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f003 030c 	and.w	r3, r3, #12
 800443e:	2b04      	cmp	r3, #4
 8004440:	d00c      	beq.n	800445c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004442:	4ba0      	ldr	r3, [pc, #640]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800444a:	2b08      	cmp	r3, #8
 800444c:	d112      	bne.n	8004474 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800444e:	4b9d      	ldr	r3, [pc, #628]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004456:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800445a:	d10b      	bne.n	8004474 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800445c:	4b99      	ldr	r3, [pc, #612]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d05b      	beq.n	8004520 <HAL_RCC_OscConfig+0x108>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d157      	bne.n	8004520 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e236      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800447c:	d106      	bne.n	800448c <HAL_RCC_OscConfig+0x74>
 800447e:	4b91      	ldr	r3, [pc, #580]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a90      	ldr	r2, [pc, #576]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004488:	6013      	str	r3, [r2, #0]
 800448a:	e01d      	b.n	80044c8 <HAL_RCC_OscConfig+0xb0>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004494:	d10c      	bne.n	80044b0 <HAL_RCC_OscConfig+0x98>
 8004496:	4b8b      	ldr	r3, [pc, #556]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a8a      	ldr	r2, [pc, #552]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 800449c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044a0:	6013      	str	r3, [r2, #0]
 80044a2:	4b88      	ldr	r3, [pc, #544]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a87      	ldr	r2, [pc, #540]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 80044a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044ac:	6013      	str	r3, [r2, #0]
 80044ae:	e00b      	b.n	80044c8 <HAL_RCC_OscConfig+0xb0>
 80044b0:	4b84      	ldr	r3, [pc, #528]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a83      	ldr	r2, [pc, #524]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 80044b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044ba:	6013      	str	r3, [r2, #0]
 80044bc:	4b81      	ldr	r3, [pc, #516]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a80      	ldr	r2, [pc, #512]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 80044c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d013      	beq.n	80044f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d0:	f7fd fdbe 	bl	8002050 <HAL_GetTick>
 80044d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044d6:	e008      	b.n	80044ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044d8:	f7fd fdba 	bl	8002050 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	2b64      	cmp	r3, #100	; 0x64
 80044e4:	d901      	bls.n	80044ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e1fb      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ea:	4b76      	ldr	r3, [pc, #472]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d0f0      	beq.n	80044d8 <HAL_RCC_OscConfig+0xc0>
 80044f6:	e014      	b.n	8004522 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f8:	f7fd fdaa 	bl	8002050 <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004500:	f7fd fda6 	bl	8002050 <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b64      	cmp	r3, #100	; 0x64
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e1e7      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004512:	4b6c      	ldr	r3, [pc, #432]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f0      	bne.n	8004500 <HAL_RCC_OscConfig+0xe8>
 800451e:	e000      	b.n	8004522 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004520:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b00      	cmp	r3, #0
 800452c:	d063      	beq.n	80045f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800452e:	4b65      	ldr	r3, [pc, #404]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f003 030c 	and.w	r3, r3, #12
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00b      	beq.n	8004552 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800453a:	4b62      	ldr	r3, [pc, #392]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004542:	2b08      	cmp	r3, #8
 8004544:	d11c      	bne.n	8004580 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004546:	4b5f      	ldr	r3, [pc, #380]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d116      	bne.n	8004580 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004552:	4b5c      	ldr	r3, [pc, #368]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d005      	beq.n	800456a <HAL_RCC_OscConfig+0x152>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	2b01      	cmp	r3, #1
 8004564:	d001      	beq.n	800456a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e1bb      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800456a:	4b56      	ldr	r3, [pc, #344]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	4952      	ldr	r1, [pc, #328]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 800457a:	4313      	orrs	r3, r2
 800457c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800457e:	e03a      	b.n	80045f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d020      	beq.n	80045ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004588:	4b4f      	ldr	r3, [pc, #316]	; (80046c8 <HAL_RCC_OscConfig+0x2b0>)
 800458a:	2201      	movs	r2, #1
 800458c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800458e:	f7fd fd5f 	bl	8002050 <HAL_GetTick>
 8004592:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004594:	e008      	b.n	80045a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004596:	f7fd fd5b 	bl	8002050 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d901      	bls.n	80045a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e19c      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045a8:	4b46      	ldr	r3, [pc, #280]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d0f0      	beq.n	8004596 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045b4:	4b43      	ldr	r3, [pc, #268]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	691b      	ldr	r3, [r3, #16]
 80045c0:	00db      	lsls	r3, r3, #3
 80045c2:	4940      	ldr	r1, [pc, #256]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 80045c4:	4313      	orrs	r3, r2
 80045c6:	600b      	str	r3, [r1, #0]
 80045c8:	e015      	b.n	80045f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045ca:	4b3f      	ldr	r3, [pc, #252]	; (80046c8 <HAL_RCC_OscConfig+0x2b0>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d0:	f7fd fd3e 	bl	8002050 <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045d8:	f7fd fd3a 	bl	8002050 <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e17b      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ea:	4b36      	ldr	r3, [pc, #216]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1f0      	bne.n	80045d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0308 	and.w	r3, r3, #8
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d030      	beq.n	8004664 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d016      	beq.n	8004638 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800460a:	4b30      	ldr	r3, [pc, #192]	; (80046cc <HAL_RCC_OscConfig+0x2b4>)
 800460c:	2201      	movs	r2, #1
 800460e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004610:	f7fd fd1e 	bl	8002050 <HAL_GetTick>
 8004614:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004618:	f7fd fd1a 	bl	8002050 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e15b      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800462a:	4b26      	ldr	r3, [pc, #152]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 800462c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d0f0      	beq.n	8004618 <HAL_RCC_OscConfig+0x200>
 8004636:	e015      	b.n	8004664 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004638:	4b24      	ldr	r3, [pc, #144]	; (80046cc <HAL_RCC_OscConfig+0x2b4>)
 800463a:	2200      	movs	r2, #0
 800463c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800463e:	f7fd fd07 	bl	8002050 <HAL_GetTick>
 8004642:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004644:	e008      	b.n	8004658 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004646:	f7fd fd03 	bl	8002050 <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d901      	bls.n	8004658 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e144      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004658:	4b1a      	ldr	r3, [pc, #104]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 800465a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d1f0      	bne.n	8004646 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0304 	and.w	r3, r3, #4
 800466c:	2b00      	cmp	r3, #0
 800466e:	f000 80a0 	beq.w	80047b2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004672:	2300      	movs	r3, #0
 8004674:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004676:	4b13      	ldr	r3, [pc, #76]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d10f      	bne.n	80046a2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004682:	2300      	movs	r3, #0
 8004684:	60bb      	str	r3, [r7, #8]
 8004686:	4b0f      	ldr	r3, [pc, #60]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468a:	4a0e      	ldr	r2, [pc, #56]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 800468c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004690:	6413      	str	r3, [r2, #64]	; 0x40
 8004692:	4b0c      	ldr	r3, [pc, #48]	; (80046c4 <HAL_RCC_OscConfig+0x2ac>)
 8004694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800469a:	60bb      	str	r3, [r7, #8]
 800469c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800469e:	2301      	movs	r3, #1
 80046a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046a2:	4b0b      	ldr	r3, [pc, #44]	; (80046d0 <HAL_RCC_OscConfig+0x2b8>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d121      	bne.n	80046f2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046ae:	4b08      	ldr	r3, [pc, #32]	; (80046d0 <HAL_RCC_OscConfig+0x2b8>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a07      	ldr	r2, [pc, #28]	; (80046d0 <HAL_RCC_OscConfig+0x2b8>)
 80046b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046ba:	f7fd fcc9 	bl	8002050 <HAL_GetTick>
 80046be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046c0:	e011      	b.n	80046e6 <HAL_RCC_OscConfig+0x2ce>
 80046c2:	bf00      	nop
 80046c4:	40023800 	.word	0x40023800
 80046c8:	42470000 	.word	0x42470000
 80046cc:	42470e80 	.word	0x42470e80
 80046d0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046d4:	f7fd fcbc 	bl	8002050 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d901      	bls.n	80046e6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e0fd      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e6:	4b81      	ldr	r3, [pc, #516]	; (80048ec <HAL_RCC_OscConfig+0x4d4>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0f0      	beq.n	80046d4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d106      	bne.n	8004708 <HAL_RCC_OscConfig+0x2f0>
 80046fa:	4b7d      	ldr	r3, [pc, #500]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 80046fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046fe:	4a7c      	ldr	r2, [pc, #496]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 8004700:	f043 0301 	orr.w	r3, r3, #1
 8004704:	6713      	str	r3, [r2, #112]	; 0x70
 8004706:	e01c      	b.n	8004742 <HAL_RCC_OscConfig+0x32a>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	2b05      	cmp	r3, #5
 800470e:	d10c      	bne.n	800472a <HAL_RCC_OscConfig+0x312>
 8004710:	4b77      	ldr	r3, [pc, #476]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 8004712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004714:	4a76      	ldr	r2, [pc, #472]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 8004716:	f043 0304 	orr.w	r3, r3, #4
 800471a:	6713      	str	r3, [r2, #112]	; 0x70
 800471c:	4b74      	ldr	r3, [pc, #464]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 800471e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004720:	4a73      	ldr	r2, [pc, #460]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 8004722:	f043 0301 	orr.w	r3, r3, #1
 8004726:	6713      	str	r3, [r2, #112]	; 0x70
 8004728:	e00b      	b.n	8004742 <HAL_RCC_OscConfig+0x32a>
 800472a:	4b71      	ldr	r3, [pc, #452]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 800472c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800472e:	4a70      	ldr	r2, [pc, #448]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 8004730:	f023 0301 	bic.w	r3, r3, #1
 8004734:	6713      	str	r3, [r2, #112]	; 0x70
 8004736:	4b6e      	ldr	r3, [pc, #440]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 8004738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800473a:	4a6d      	ldr	r2, [pc, #436]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 800473c:	f023 0304 	bic.w	r3, r3, #4
 8004740:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d015      	beq.n	8004776 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800474a:	f7fd fc81 	bl	8002050 <HAL_GetTick>
 800474e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004750:	e00a      	b.n	8004768 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004752:	f7fd fc7d 	bl	8002050 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004760:	4293      	cmp	r3, r2
 8004762:	d901      	bls.n	8004768 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e0bc      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004768:	4b61      	ldr	r3, [pc, #388]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 800476a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800476c:	f003 0302 	and.w	r3, r3, #2
 8004770:	2b00      	cmp	r3, #0
 8004772:	d0ee      	beq.n	8004752 <HAL_RCC_OscConfig+0x33a>
 8004774:	e014      	b.n	80047a0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004776:	f7fd fc6b 	bl	8002050 <HAL_GetTick>
 800477a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800477c:	e00a      	b.n	8004794 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800477e:	f7fd fc67 	bl	8002050 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	f241 3288 	movw	r2, #5000	; 0x1388
 800478c:	4293      	cmp	r3, r2
 800478e:	d901      	bls.n	8004794 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e0a6      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004794:	4b56      	ldr	r3, [pc, #344]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 8004796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004798:	f003 0302 	and.w	r3, r3, #2
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1ee      	bne.n	800477e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047a0:	7dfb      	ldrb	r3, [r7, #23]
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d105      	bne.n	80047b2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047a6:	4b52      	ldr	r3, [pc, #328]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 80047a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047aa:	4a51      	ldr	r2, [pc, #324]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 80047ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047b0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	f000 8092 	beq.w	80048e0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047bc:	4b4c      	ldr	r3, [pc, #304]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f003 030c 	and.w	r3, r3, #12
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d05c      	beq.n	8004882 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	699b      	ldr	r3, [r3, #24]
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d141      	bne.n	8004854 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047d0:	4b48      	ldr	r3, [pc, #288]	; (80048f4 <HAL_RCC_OscConfig+0x4dc>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d6:	f7fd fc3b 	bl	8002050 <HAL_GetTick>
 80047da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047dc:	e008      	b.n	80047f0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047de:	f7fd fc37 	bl	8002050 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e078      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047f0:	4b3f      	ldr	r3, [pc, #252]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1f0      	bne.n	80047de <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	69da      	ldr	r2, [r3, #28]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a1b      	ldr	r3, [r3, #32]
 8004804:	431a      	orrs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480a:	019b      	lsls	r3, r3, #6
 800480c:	431a      	orrs	r2, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004812:	085b      	lsrs	r3, r3, #1
 8004814:	3b01      	subs	r3, #1
 8004816:	041b      	lsls	r3, r3, #16
 8004818:	431a      	orrs	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481e:	061b      	lsls	r3, r3, #24
 8004820:	4933      	ldr	r1, [pc, #204]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 8004822:	4313      	orrs	r3, r2
 8004824:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004826:	4b33      	ldr	r3, [pc, #204]	; (80048f4 <HAL_RCC_OscConfig+0x4dc>)
 8004828:	2201      	movs	r2, #1
 800482a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800482c:	f7fd fc10 	bl	8002050 <HAL_GetTick>
 8004830:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004832:	e008      	b.n	8004846 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004834:	f7fd fc0c 	bl	8002050 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	2b02      	cmp	r3, #2
 8004840:	d901      	bls.n	8004846 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e04d      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004846:	4b2a      	ldr	r3, [pc, #168]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d0f0      	beq.n	8004834 <HAL_RCC_OscConfig+0x41c>
 8004852:	e045      	b.n	80048e0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004854:	4b27      	ldr	r3, [pc, #156]	; (80048f4 <HAL_RCC_OscConfig+0x4dc>)
 8004856:	2200      	movs	r2, #0
 8004858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800485a:	f7fd fbf9 	bl	8002050 <HAL_GetTick>
 800485e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004860:	e008      	b.n	8004874 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004862:	f7fd fbf5 	bl	8002050 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b02      	cmp	r3, #2
 800486e:	d901      	bls.n	8004874 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e036      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004874:	4b1e      	ldr	r3, [pc, #120]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d1f0      	bne.n	8004862 <HAL_RCC_OscConfig+0x44a>
 8004880:	e02e      	b.n	80048e0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	699b      	ldr	r3, [r3, #24]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d101      	bne.n	800488e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e029      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800488e:	4b18      	ldr	r3, [pc, #96]	; (80048f0 <HAL_RCC_OscConfig+0x4d8>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	69db      	ldr	r3, [r3, #28]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d11c      	bne.n	80048dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d115      	bne.n	80048dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80048b0:	68fa      	ldr	r2, [r7, #12]
 80048b2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80048b6:	4013      	ands	r3, r2
 80048b8:	687a      	ldr	r2, [r7, #4]
 80048ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80048bc:	4293      	cmp	r3, r2
 80048be:	d10d      	bne.n	80048dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d106      	bne.n	80048dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80048d8:	429a      	cmp	r2, r3
 80048da:	d001      	beq.n	80048e0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e000      	b.n	80048e2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3718      	adds	r7, #24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	40007000 	.word	0x40007000
 80048f0:	40023800 	.word	0x40023800
 80048f4:	42470060 	.word	0x42470060

080048f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e0cc      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800490c:	4b68      	ldr	r3, [pc, #416]	; (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 030f 	and.w	r3, r3, #15
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d90c      	bls.n	8004934 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800491a:	4b65      	ldr	r3, [pc, #404]	; (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 800491c:	683a      	ldr	r2, [r7, #0]
 800491e:	b2d2      	uxtb	r2, r2
 8004920:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004922:	4b63      	ldr	r3, [pc, #396]	; (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 030f 	and.w	r3, r3, #15
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	429a      	cmp	r2, r3
 800492e:	d001      	beq.n	8004934 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e0b8      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d020      	beq.n	8004982 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0304 	and.w	r3, r3, #4
 8004948:	2b00      	cmp	r3, #0
 800494a:	d005      	beq.n	8004958 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800494c:	4b59      	ldr	r3, [pc, #356]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	4a58      	ldr	r2, [pc, #352]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004952:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004956:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 0308 	and.w	r3, r3, #8
 8004960:	2b00      	cmp	r3, #0
 8004962:	d005      	beq.n	8004970 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004964:	4b53      	ldr	r3, [pc, #332]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	4a52      	ldr	r2, [pc, #328]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800496a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800496e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004970:	4b50      	ldr	r3, [pc, #320]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	494d      	ldr	r1, [pc, #308]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800497e:	4313      	orrs	r3, r2
 8004980:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d044      	beq.n	8004a18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d107      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004996:	4b47      	ldr	r3, [pc, #284]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d119      	bne.n	80049d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e07f      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d003      	beq.n	80049b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049b2:	2b03      	cmp	r3, #3
 80049b4:	d107      	bne.n	80049c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049b6:	4b3f      	ldr	r3, [pc, #252]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d109      	bne.n	80049d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e06f      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c6:	4b3b      	ldr	r3, [pc, #236]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0302 	and.w	r3, r3, #2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e067      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049d6:	4b37      	ldr	r3, [pc, #220]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f023 0203 	bic.w	r2, r3, #3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	4934      	ldr	r1, [pc, #208]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049e8:	f7fd fb32 	bl	8002050 <HAL_GetTick>
 80049ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ee:	e00a      	b.n	8004a06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049f0:	f7fd fb2e 	bl	8002050 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e04f      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a06:	4b2b      	ldr	r3, [pc, #172]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f003 020c 	and.w	r2, r3, #12
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d1eb      	bne.n	80049f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a18:	4b25      	ldr	r3, [pc, #148]	; (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 030f 	and.w	r3, r3, #15
 8004a20:	683a      	ldr	r2, [r7, #0]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d20c      	bcs.n	8004a40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a26:	4b22      	ldr	r3, [pc, #136]	; (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a28:	683a      	ldr	r2, [r7, #0]
 8004a2a:	b2d2      	uxtb	r2, r2
 8004a2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a2e:	4b20      	ldr	r3, [pc, #128]	; (8004ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 030f 	and.w	r3, r3, #15
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d001      	beq.n	8004a40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e032      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0304 	and.w	r3, r3, #4
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d008      	beq.n	8004a5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a4c:	4b19      	ldr	r3, [pc, #100]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	68db      	ldr	r3, [r3, #12]
 8004a58:	4916      	ldr	r1, [pc, #88]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0308 	and.w	r3, r3, #8
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d009      	beq.n	8004a7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a6a:	4b12      	ldr	r3, [pc, #72]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	00db      	lsls	r3, r3, #3
 8004a78:	490e      	ldr	r1, [pc, #56]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a7e:	f000 f821 	bl	8004ac4 <HAL_RCC_GetSysClockFreq>
 8004a82:	4601      	mov	r1, r0
 8004a84:	4b0b      	ldr	r3, [pc, #44]	; (8004ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	091b      	lsrs	r3, r3, #4
 8004a8a:	f003 030f 	and.w	r3, r3, #15
 8004a8e:	4a0a      	ldr	r2, [pc, #40]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a90:	5cd3      	ldrb	r3, [r2, r3]
 8004a92:	fa21 f303 	lsr.w	r3, r1, r3
 8004a96:	4a09      	ldr	r2, [pc, #36]	; (8004abc <HAL_RCC_ClockConfig+0x1c4>)
 8004a98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a9a:	4b09      	ldr	r3, [pc, #36]	; (8004ac0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7fd fa92 	bl	8001fc8 <HAL_InitTick>

  return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3710      	adds	r7, #16
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	40023c00 	.word	0x40023c00
 8004ab4:	40023800 	.word	0x40023800
 8004ab8:	0800a0ec 	.word	0x0800a0ec
 8004abc:	20000010 	.word	0x20000010
 8004ac0:	20000014 	.word	0x20000014

08004ac4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004aca:	2300      	movs	r3, #0
 8004acc:	607b      	str	r3, [r7, #4]
 8004ace:	2300      	movs	r3, #0
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ada:	4b50      	ldr	r3, [pc, #320]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x158>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f003 030c 	and.w	r3, r3, #12
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	d007      	beq.n	8004af6 <HAL_RCC_GetSysClockFreq+0x32>
 8004ae6:	2b08      	cmp	r3, #8
 8004ae8:	d008      	beq.n	8004afc <HAL_RCC_GetSysClockFreq+0x38>
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f040 808d 	bne.w	8004c0a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004af0:	4b4b      	ldr	r3, [pc, #300]	; (8004c20 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004af2:	60bb      	str	r3, [r7, #8]
       break;
 8004af4:	e08c      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004af6:	4b4b      	ldr	r3, [pc, #300]	; (8004c24 <HAL_RCC_GetSysClockFreq+0x160>)
 8004af8:	60bb      	str	r3, [r7, #8]
      break;
 8004afa:	e089      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004afc:	4b47      	ldr	r3, [pc, #284]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x158>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b04:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b06:	4b45      	ldr	r3, [pc, #276]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x158>)
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d023      	beq.n	8004b5a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b12:	4b42      	ldr	r3, [pc, #264]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x158>)
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	099b      	lsrs	r3, r3, #6
 8004b18:	f04f 0400 	mov.w	r4, #0
 8004b1c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004b20:	f04f 0200 	mov.w	r2, #0
 8004b24:	ea03 0501 	and.w	r5, r3, r1
 8004b28:	ea04 0602 	and.w	r6, r4, r2
 8004b2c:	4a3d      	ldr	r2, [pc, #244]	; (8004c24 <HAL_RCC_GetSysClockFreq+0x160>)
 8004b2e:	fb02 f106 	mul.w	r1, r2, r6
 8004b32:	2200      	movs	r2, #0
 8004b34:	fb02 f205 	mul.w	r2, r2, r5
 8004b38:	440a      	add	r2, r1
 8004b3a:	493a      	ldr	r1, [pc, #232]	; (8004c24 <HAL_RCC_GetSysClockFreq+0x160>)
 8004b3c:	fba5 0101 	umull	r0, r1, r5, r1
 8004b40:	1853      	adds	r3, r2, r1
 8004b42:	4619      	mov	r1, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f04f 0400 	mov.w	r4, #0
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	4623      	mov	r3, r4
 8004b4e:	f7fb fb43 	bl	80001d8 <__aeabi_uldivmod>
 8004b52:	4603      	mov	r3, r0
 8004b54:	460c      	mov	r4, r1
 8004b56:	60fb      	str	r3, [r7, #12]
 8004b58:	e049      	b.n	8004bee <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b5a:	4b30      	ldr	r3, [pc, #192]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x158>)
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	099b      	lsrs	r3, r3, #6
 8004b60:	f04f 0400 	mov.w	r4, #0
 8004b64:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004b68:	f04f 0200 	mov.w	r2, #0
 8004b6c:	ea03 0501 	and.w	r5, r3, r1
 8004b70:	ea04 0602 	and.w	r6, r4, r2
 8004b74:	4629      	mov	r1, r5
 8004b76:	4632      	mov	r2, r6
 8004b78:	f04f 0300 	mov.w	r3, #0
 8004b7c:	f04f 0400 	mov.w	r4, #0
 8004b80:	0154      	lsls	r4, r2, #5
 8004b82:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004b86:	014b      	lsls	r3, r1, #5
 8004b88:	4619      	mov	r1, r3
 8004b8a:	4622      	mov	r2, r4
 8004b8c:	1b49      	subs	r1, r1, r5
 8004b8e:	eb62 0206 	sbc.w	r2, r2, r6
 8004b92:	f04f 0300 	mov.w	r3, #0
 8004b96:	f04f 0400 	mov.w	r4, #0
 8004b9a:	0194      	lsls	r4, r2, #6
 8004b9c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004ba0:	018b      	lsls	r3, r1, #6
 8004ba2:	1a5b      	subs	r3, r3, r1
 8004ba4:	eb64 0402 	sbc.w	r4, r4, r2
 8004ba8:	f04f 0100 	mov.w	r1, #0
 8004bac:	f04f 0200 	mov.w	r2, #0
 8004bb0:	00e2      	lsls	r2, r4, #3
 8004bb2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004bb6:	00d9      	lsls	r1, r3, #3
 8004bb8:	460b      	mov	r3, r1
 8004bba:	4614      	mov	r4, r2
 8004bbc:	195b      	adds	r3, r3, r5
 8004bbe:	eb44 0406 	adc.w	r4, r4, r6
 8004bc2:	f04f 0100 	mov.w	r1, #0
 8004bc6:	f04f 0200 	mov.w	r2, #0
 8004bca:	02a2      	lsls	r2, r4, #10
 8004bcc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004bd0:	0299      	lsls	r1, r3, #10
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	4614      	mov	r4, r2
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	4621      	mov	r1, r4
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f04f 0400 	mov.w	r4, #0
 8004be0:	461a      	mov	r2, r3
 8004be2:	4623      	mov	r3, r4
 8004be4:	f7fb faf8 	bl	80001d8 <__aeabi_uldivmod>
 8004be8:	4603      	mov	r3, r0
 8004bea:	460c      	mov	r4, r1
 8004bec:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004bee:	4b0b      	ldr	r3, [pc, #44]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x158>)
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	0c1b      	lsrs	r3, r3, #16
 8004bf4:	f003 0303 	and.w	r3, r3, #3
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	005b      	lsls	r3, r3, #1
 8004bfc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c06:	60bb      	str	r3, [r7, #8]
      break;
 8004c08:	e002      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c0a:	4b05      	ldr	r3, [pc, #20]	; (8004c20 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004c0c:	60bb      	str	r3, [r7, #8]
      break;
 8004c0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c10:	68bb      	ldr	r3, [r7, #8]
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3714      	adds	r7, #20
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40023800 	.word	0x40023800
 8004c20:	00f42400 	.word	0x00f42400
 8004c24:	017d7840 	.word	0x017d7840

08004c28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c2c:	4b03      	ldr	r3, [pc, #12]	; (8004c3c <HAL_RCC_GetHCLKFreq+0x14>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	20000010 	.word	0x20000010

08004c40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c44:	f7ff fff0 	bl	8004c28 <HAL_RCC_GetHCLKFreq>
 8004c48:	4601      	mov	r1, r0
 8004c4a:	4b05      	ldr	r3, [pc, #20]	; (8004c60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	0a9b      	lsrs	r3, r3, #10
 8004c50:	f003 0307 	and.w	r3, r3, #7
 8004c54:	4a03      	ldr	r2, [pc, #12]	; (8004c64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c56:	5cd3      	ldrb	r3, [r2, r3]
 8004c58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	40023800 	.word	0x40023800
 8004c64:	0800a0fc 	.word	0x0800a0fc

08004c68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d101      	bne.n	8004c7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e056      	b.n	8004d28 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d106      	bne.n	8004c9a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f7fb ff9d 	bl	8000bd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cb0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	431a      	orrs	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	431a      	orrs	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	431a      	orrs	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	69db      	ldr	r3, [r3, #28]
 8004cdc:	431a      	orrs	r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	ea42 0103 	orr.w	r1, r2, r3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	0c1b      	lsrs	r3, r3, #16
 8004cf8:	f003 0104 	and.w	r1, r3, #4
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	69da      	ldr	r2, [r3, #28]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d16:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004d26:	2300      	movs	r3, #0
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3708      	adds	r7, #8
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}

08004d30 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b088      	sub	sp, #32
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	603b      	str	r3, [r7, #0]
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004d40:	2300      	movs	r3, #0
 8004d42:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d101      	bne.n	8004d52 <HAL_SPI_Transmit+0x22>
 8004d4e:	2302      	movs	r3, #2
 8004d50:	e11e      	b.n	8004f90 <HAL_SPI_Transmit+0x260>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d5a:	f7fd f979 	bl	8002050 <HAL_GetTick>
 8004d5e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004d60:	88fb      	ldrh	r3, [r7, #6]
 8004d62:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d002      	beq.n	8004d76 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004d70:	2302      	movs	r3, #2
 8004d72:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004d74:	e103      	b.n	8004f7e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d002      	beq.n	8004d82 <HAL_SPI_Transmit+0x52>
 8004d7c:	88fb      	ldrh	r3, [r7, #6]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d102      	bne.n	8004d88 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004d86:	e0fa      	b.n	8004f7e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2203      	movs	r2, #3
 8004d8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	88fa      	ldrh	r2, [r7, #6]
 8004da0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	88fa      	ldrh	r2, [r7, #6]
 8004da6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2200      	movs	r2, #0
 8004dac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2200      	movs	r2, #0
 8004db2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004dce:	d107      	bne.n	8004de0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004dde:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dea:	2b40      	cmp	r3, #64	; 0x40
 8004dec:	d007      	beq.n	8004dfe <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004dfc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e06:	d14b      	bne.n	8004ea0 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d002      	beq.n	8004e16 <HAL_SPI_Transmit+0xe6>
 8004e10:	8afb      	ldrh	r3, [r7, #22]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d13e      	bne.n	8004e94 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1a:	881a      	ldrh	r2, [r3, #0]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e26:	1c9a      	adds	r2, r3, #2
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	3b01      	subs	r3, #1
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004e3a:	e02b      	b.n	8004e94 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d112      	bne.n	8004e70 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e4e:	881a      	ldrh	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e5a:	1c9a      	adds	r2, r3, #2
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	86da      	strh	r2, [r3, #54]	; 0x36
 8004e6e:	e011      	b.n	8004e94 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e70:	f7fd f8ee 	bl	8002050 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	69bb      	ldr	r3, [r7, #24]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	683a      	ldr	r2, [r7, #0]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d803      	bhi.n	8004e88 <HAL_SPI_Transmit+0x158>
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e86:	d102      	bne.n	8004e8e <HAL_SPI_Transmit+0x15e>
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d102      	bne.n	8004e94 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e92:	e074      	b.n	8004f7e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d1ce      	bne.n	8004e3c <HAL_SPI_Transmit+0x10c>
 8004e9e:	e04c      	b.n	8004f3a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d002      	beq.n	8004eae <HAL_SPI_Transmit+0x17e>
 8004ea8:	8afb      	ldrh	r3, [r7, #22]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d140      	bne.n	8004f30 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	330c      	adds	r3, #12
 8004eb8:	7812      	ldrb	r2, [r2, #0]
 8004eba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec0:	1c5a      	adds	r2, r3, #1
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	b29a      	uxth	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004ed4:	e02c      	b.n	8004f30 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d113      	bne.n	8004f0c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	330c      	adds	r3, #12
 8004eee:	7812      	ldrb	r2, [r2, #0]
 8004ef0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef6:	1c5a      	adds	r2, r3, #1
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	3b01      	subs	r3, #1
 8004f04:	b29a      	uxth	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	86da      	strh	r2, [r3, #54]	; 0x36
 8004f0a:	e011      	b.n	8004f30 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f0c:	f7fd f8a0 	bl	8002050 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	683a      	ldr	r2, [r7, #0]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d803      	bhi.n	8004f24 <HAL_SPI_Transmit+0x1f4>
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f22:	d102      	bne.n	8004f2a <HAL_SPI_Transmit+0x1fa>
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d102      	bne.n	8004f30 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f2e:	e026      	b.n	8004f7e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1cd      	bne.n	8004ed6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f3a:	69ba      	ldr	r2, [r7, #24]
 8004f3c:	6839      	ldr	r1, [r7, #0]
 8004f3e:	68f8      	ldr	r0, [r7, #12]
 8004f40:	f000 fba4 	bl	800568c <SPI_EndRxTxTransaction>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d002      	beq.n	8004f50 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2220      	movs	r2, #32
 8004f4e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d10a      	bne.n	8004f6e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f58:	2300      	movs	r3, #0
 8004f5a:	613b      	str	r3, [r7, #16]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	613b      	str	r3, [r7, #16]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	613b      	str	r3, [r7, #16]
 8004f6c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d002      	beq.n	8004f7c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	77fb      	strb	r3, [r7, #31]
 8004f7a:	e000      	b.n	8004f7e <HAL_SPI_Transmit+0x24e>
  }

error:
 8004f7c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2201      	movs	r2, #1
 8004f82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3720      	adds	r7, #32
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b088      	sub	sp, #32
 8004f9c:	af02      	add	r7, sp, #8
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	603b      	str	r3, [r7, #0]
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fb4:	d112      	bne.n	8004fdc <HAL_SPI_Receive+0x44>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10e      	bne.n	8004fdc <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2204      	movs	r2, #4
 8004fc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004fc6:	88fa      	ldrh	r2, [r7, #6]
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	9300      	str	r3, [sp, #0]
 8004fcc:	4613      	mov	r3, r2
 8004fce:	68ba      	ldr	r2, [r7, #8]
 8004fd0:	68b9      	ldr	r1, [r7, #8]
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	f000 f8e9 	bl	80051aa <HAL_SPI_TransmitReceive>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	e0e2      	b.n	80051a2 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d101      	bne.n	8004fea <HAL_SPI_Receive+0x52>
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	e0db      	b.n	80051a2 <HAL_SPI_Receive+0x20a>
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ff2:	f7fd f82d 	bl	8002050 <HAL_GetTick>
 8004ff6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	2b01      	cmp	r3, #1
 8005002:	d002      	beq.n	800500a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005004:	2302      	movs	r3, #2
 8005006:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005008:	e0c2      	b.n	8005190 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d002      	beq.n	8005016 <HAL_SPI_Receive+0x7e>
 8005010:	88fb      	ldrh	r3, [r7, #6]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d102      	bne.n	800501c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	75fb      	strb	r3, [r7, #23]
    goto error;
 800501a:	e0b9      	b.n	8005190 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2204      	movs	r2, #4
 8005020:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	68ba      	ldr	r2, [r7, #8]
 800502e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	88fa      	ldrh	r2, [r7, #6]
 8005034:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	88fa      	ldrh	r2, [r7, #6]
 800503a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005062:	d107      	bne.n	8005074 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005072:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800507e:	2b40      	cmp	r3, #64	; 0x40
 8005080:	d007      	beq.n	8005092 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005090:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d162      	bne.n	8005160 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800509a:	e02e      	b.n	80050fa <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d115      	bne.n	80050d6 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f103 020c 	add.w	r2, r3, #12
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b6:	7812      	ldrb	r2, [r2, #0]
 80050b8:	b2d2      	uxtb	r2, r2
 80050ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c0:	1c5a      	adds	r2, r3, #1
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	3b01      	subs	r3, #1
 80050ce:	b29a      	uxth	r2, r3
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050d4:	e011      	b.n	80050fa <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050d6:	f7fc ffbb 	bl	8002050 <HAL_GetTick>
 80050da:	4602      	mov	r2, r0
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d803      	bhi.n	80050ee <HAL_SPI_Receive+0x156>
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ec:	d102      	bne.n	80050f4 <HAL_SPI_Receive+0x15c>
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d102      	bne.n	80050fa <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80050f8:	e04a      	b.n	8005190 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050fe:	b29b      	uxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1cb      	bne.n	800509c <HAL_SPI_Receive+0x104>
 8005104:	e031      	b.n	800516a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b01      	cmp	r3, #1
 8005112:	d113      	bne.n	800513c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68da      	ldr	r2, [r3, #12]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800511e:	b292      	uxth	r2, r2
 8005120:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005126:	1c9a      	adds	r2, r3, #2
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005130:	b29b      	uxth	r3, r3
 8005132:	3b01      	subs	r3, #1
 8005134:	b29a      	uxth	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	87da      	strh	r2, [r3, #62]	; 0x3e
 800513a:	e011      	b.n	8005160 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800513c:	f7fc ff88 	bl	8002050 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	683a      	ldr	r2, [r7, #0]
 8005148:	429a      	cmp	r2, r3
 800514a:	d803      	bhi.n	8005154 <HAL_SPI_Receive+0x1bc>
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005152:	d102      	bne.n	800515a <HAL_SPI_Receive+0x1c2>
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d102      	bne.n	8005160 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800515e:	e017      	b.n	8005190 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005164:	b29b      	uxth	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1cd      	bne.n	8005106 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	6839      	ldr	r1, [r7, #0]
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 fa27 	bl	80055c2 <SPI_EndRxTransaction>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d002      	beq.n	8005180 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2220      	movs	r2, #32
 800517e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005184:	2b00      	cmp	r3, #0
 8005186:	d002      	beq.n	800518e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	75fb      	strb	r3, [r7, #23]
 800518c:	e000      	b.n	8005190 <HAL_SPI_Receive+0x1f8>
  }

error :
 800518e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80051a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3718      	adds	r7, #24
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}

080051aa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80051aa:	b580      	push	{r7, lr}
 80051ac:	b08c      	sub	sp, #48	; 0x30
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	60f8      	str	r0, [r7, #12]
 80051b2:	60b9      	str	r1, [r7, #8]
 80051b4:	607a      	str	r2, [r7, #4]
 80051b6:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80051b8:	2301      	movs	r3, #1
 80051ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80051bc:	2300      	movs	r3, #0
 80051be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d101      	bne.n	80051d0 <HAL_SPI_TransmitReceive+0x26>
 80051cc:	2302      	movs	r3, #2
 80051ce:	e18a      	b.n	80054e6 <HAL_SPI_TransmitReceive+0x33c>
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051d8:	f7fc ff3a 	bl	8002050 <HAL_GetTick>
 80051dc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80051ee:	887b      	ldrh	r3, [r7, #2]
 80051f0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80051f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d00f      	beq.n	800521a <HAL_SPI_TransmitReceive+0x70>
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005200:	d107      	bne.n	8005212 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d103      	bne.n	8005212 <HAL_SPI_TransmitReceive+0x68>
 800520a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800520e:	2b04      	cmp	r3, #4
 8005210:	d003      	beq.n	800521a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005212:	2302      	movs	r3, #2
 8005214:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005218:	e15b      	b.n	80054d2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d005      	beq.n	800522c <HAL_SPI_TransmitReceive+0x82>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d002      	beq.n	800522c <HAL_SPI_TransmitReceive+0x82>
 8005226:	887b      	ldrh	r3, [r7, #2]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d103      	bne.n	8005234 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005232:	e14e      	b.n	80054d2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800523a:	b2db      	uxtb	r3, r3
 800523c:	2b04      	cmp	r3, #4
 800523e:	d003      	beq.n	8005248 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2205      	movs	r2, #5
 8005244:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	887a      	ldrh	r2, [r7, #2]
 8005258:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	887a      	ldrh	r2, [r7, #2]
 800525e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	68ba      	ldr	r2, [r7, #8]
 8005264:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	887a      	ldrh	r2, [r7, #2]
 800526a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	887a      	ldrh	r2, [r7, #2]
 8005270:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2200      	movs	r2, #0
 800527c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005288:	2b40      	cmp	r3, #64	; 0x40
 800528a:	d007      	beq.n	800529c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800529a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052a4:	d178      	bne.n	8005398 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d002      	beq.n	80052b4 <HAL_SPI_TransmitReceive+0x10a>
 80052ae:	8b7b      	ldrh	r3, [r7, #26]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d166      	bne.n	8005382 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b8:	881a      	ldrh	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c4:	1c9a      	adds	r2, r3, #2
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	3b01      	subs	r3, #1
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052d8:	e053      	b.n	8005382 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d11b      	bne.n	8005320 <HAL_SPI_TransmitReceive+0x176>
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d016      	beq.n	8005320 <HAL_SPI_TransmitReceive+0x176>
 80052f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d113      	bne.n	8005320 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052fc:	881a      	ldrh	r2, [r3, #0]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005308:	1c9a      	adds	r2, r3, #2
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005312:	b29b      	uxth	r3, r3
 8005314:	3b01      	subs	r3, #1
 8005316:	b29a      	uxth	r2, r3
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800531c:	2300      	movs	r3, #0
 800531e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b01      	cmp	r3, #1
 800532c:	d119      	bne.n	8005362 <HAL_SPI_TransmitReceive+0x1b8>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005332:	b29b      	uxth	r3, r3
 8005334:	2b00      	cmp	r3, #0
 8005336:	d014      	beq.n	8005362 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68da      	ldr	r2, [r3, #12]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005342:	b292      	uxth	r2, r2
 8005344:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800534a:	1c9a      	adds	r2, r3, #2
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005354:	b29b      	uxth	r3, r3
 8005356:	3b01      	subs	r3, #1
 8005358:	b29a      	uxth	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800535e:	2301      	movs	r3, #1
 8005360:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005362:	f7fc fe75 	bl	8002050 <HAL_GetTick>
 8005366:	4602      	mov	r2, r0
 8005368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800536e:	429a      	cmp	r2, r3
 8005370:	d807      	bhi.n	8005382 <HAL_SPI_TransmitReceive+0x1d8>
 8005372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005378:	d003      	beq.n	8005382 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005380:	e0a7      	b.n	80054d2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005386:	b29b      	uxth	r3, r3
 8005388:	2b00      	cmp	r3, #0
 800538a:	d1a6      	bne.n	80052da <HAL_SPI_TransmitReceive+0x130>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005390:	b29b      	uxth	r3, r3
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1a1      	bne.n	80052da <HAL_SPI_TransmitReceive+0x130>
 8005396:	e07c      	b.n	8005492 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d002      	beq.n	80053a6 <HAL_SPI_TransmitReceive+0x1fc>
 80053a0:	8b7b      	ldrh	r3, [r7, #26]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d16b      	bne.n	800547e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	330c      	adds	r3, #12
 80053b0:	7812      	ldrb	r2, [r2, #0]
 80053b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b8:	1c5a      	adds	r2, r3, #1
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	3b01      	subs	r3, #1
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053cc:	e057      	b.n	800547e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d11c      	bne.n	8005416 <HAL_SPI_TransmitReceive+0x26c>
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d017      	beq.n	8005416 <HAL_SPI_TransmitReceive+0x26c>
 80053e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d114      	bne.n	8005416 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	330c      	adds	r3, #12
 80053f6:	7812      	ldrb	r2, [r2, #0]
 80053f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053fe:	1c5a      	adds	r2, r3, #1
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005408:	b29b      	uxth	r3, r3
 800540a:	3b01      	subs	r3, #1
 800540c:	b29a      	uxth	r2, r3
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005412:	2300      	movs	r3, #0
 8005414:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f003 0301 	and.w	r3, r3, #1
 8005420:	2b01      	cmp	r3, #1
 8005422:	d119      	bne.n	8005458 <HAL_SPI_TransmitReceive+0x2ae>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005428:	b29b      	uxth	r3, r3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d014      	beq.n	8005458 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68da      	ldr	r2, [r3, #12]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005438:	b2d2      	uxtb	r2, r2
 800543a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005440:	1c5a      	adds	r2, r3, #1
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800544a:	b29b      	uxth	r3, r3
 800544c:	3b01      	subs	r3, #1
 800544e:	b29a      	uxth	r2, r3
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005454:	2301      	movs	r3, #1
 8005456:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005458:	f7fc fdfa 	bl	8002050 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005464:	429a      	cmp	r2, r3
 8005466:	d803      	bhi.n	8005470 <HAL_SPI_TransmitReceive+0x2c6>
 8005468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800546a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800546e:	d102      	bne.n	8005476 <HAL_SPI_TransmitReceive+0x2cc>
 8005470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005472:	2b00      	cmp	r3, #0
 8005474:	d103      	bne.n	800547e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800547c:	e029      	b.n	80054d2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005482:	b29b      	uxth	r3, r3
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1a2      	bne.n	80053ce <HAL_SPI_TransmitReceive+0x224>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800548c:	b29b      	uxth	r3, r3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d19d      	bne.n	80053ce <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005494:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005496:	68f8      	ldr	r0, [r7, #12]
 8005498:	f000 f8f8 	bl	800568c <SPI_EndRxTxTransaction>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d006      	beq.n	80054b0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2220      	movs	r2, #32
 80054ac:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80054ae:	e010      	b.n	80054d2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d10b      	bne.n	80054d0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054b8:	2300      	movs	r3, #0
 80054ba:	617b      	str	r3, [r7, #20]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	617b      	str	r3, [r7, #20]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	617b      	str	r3, [r7, #20]
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	e000      	b.n	80054d2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80054d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80054e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3730      	adds	r7, #48	; 0x30
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b084      	sub	sp, #16
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	60f8      	str	r0, [r7, #12]
 80054f6:	60b9      	str	r1, [r7, #8]
 80054f8:	603b      	str	r3, [r7, #0]
 80054fa:	4613      	mov	r3, r2
 80054fc:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054fe:	e04c      	b.n	800559a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005506:	d048      	beq.n	800559a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005508:	f7fc fda2 	bl	8002050 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	683a      	ldr	r2, [r7, #0]
 8005514:	429a      	cmp	r2, r3
 8005516:	d902      	bls.n	800551e <SPI_WaitFlagStateUntilTimeout+0x30>
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d13d      	bne.n	800559a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	685a      	ldr	r2, [r3, #4]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800552c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005536:	d111      	bne.n	800555c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005540:	d004      	beq.n	800554c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800554a:	d107      	bne.n	800555c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800555a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005560:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005564:	d10f      	bne.n	8005586 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005574:	601a      	str	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005584:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e00f      	b.n	80055ba <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	689a      	ldr	r2, [r3, #8]
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	4013      	ands	r3, r2
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	bf0c      	ite	eq
 80055aa:	2301      	moveq	r3, #1
 80055ac:	2300      	movne	r3, #0
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	461a      	mov	r2, r3
 80055b2:	79fb      	ldrb	r3, [r7, #7]
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d1a3      	bne.n	8005500 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3710      	adds	r7, #16
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}

080055c2 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b086      	sub	sp, #24
 80055c6:	af02      	add	r7, sp, #8
 80055c8:	60f8      	str	r0, [r7, #12]
 80055ca:	60b9      	str	r1, [r7, #8]
 80055cc:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055d6:	d111      	bne.n	80055fc <SPI_EndRxTransaction+0x3a>
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055e0:	d004      	beq.n	80055ec <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055ea:	d107      	bne.n	80055fc <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055fa:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005604:	d12a      	bne.n	800565c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800560e:	d012      	beq.n	8005636 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	9300      	str	r3, [sp, #0]
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2200      	movs	r2, #0
 8005618:	2180      	movs	r1, #128	; 0x80
 800561a:	68f8      	ldr	r0, [r7, #12]
 800561c:	f7ff ff67 	bl	80054ee <SPI_WaitFlagStateUntilTimeout>
 8005620:	4603      	mov	r3, r0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d02d      	beq.n	8005682 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800562a:	f043 0220 	orr.w	r2, r3, #32
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e026      	b.n	8005684 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	2200      	movs	r2, #0
 800563e:	2101      	movs	r1, #1
 8005640:	68f8      	ldr	r0, [r7, #12]
 8005642:	f7ff ff54 	bl	80054ee <SPI_WaitFlagStateUntilTimeout>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d01a      	beq.n	8005682 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005650:	f043 0220 	orr.w	r2, r3, #32
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e013      	b.n	8005684 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	9300      	str	r3, [sp, #0]
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	2200      	movs	r2, #0
 8005664:	2101      	movs	r1, #1
 8005666:	68f8      	ldr	r0, [r7, #12]
 8005668:	f7ff ff41 	bl	80054ee <SPI_WaitFlagStateUntilTimeout>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d007      	beq.n	8005682 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005676:	f043 0220 	orr.w	r2, r3, #32
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e000      	b.n	8005684 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005682:	2300      	movs	r3, #0
}
 8005684:	4618      	mov	r0, r3
 8005686:	3710      	adds	r7, #16
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b088      	sub	sp, #32
 8005690:	af02      	add	r7, sp, #8
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005698:	4b1b      	ldr	r3, [pc, #108]	; (8005708 <SPI_EndRxTxTransaction+0x7c>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a1b      	ldr	r2, [pc, #108]	; (800570c <SPI_EndRxTxTransaction+0x80>)
 800569e:	fba2 2303 	umull	r2, r3, r2, r3
 80056a2:	0d5b      	lsrs	r3, r3, #21
 80056a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80056a8:	fb02 f303 	mul.w	r3, r2, r3
 80056ac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056b6:	d112      	bne.n	80056de <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	9300      	str	r3, [sp, #0]
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	2200      	movs	r2, #0
 80056c0:	2180      	movs	r1, #128	; 0x80
 80056c2:	68f8      	ldr	r0, [r7, #12]
 80056c4:	f7ff ff13 	bl	80054ee <SPI_WaitFlagStateUntilTimeout>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d016      	beq.n	80056fc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056d2:	f043 0220 	orr.w	r2, r3, #32
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e00f      	b.n	80056fe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00a      	beq.n	80056fa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	3b01      	subs	r3, #1
 80056e8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056f4:	2b80      	cmp	r3, #128	; 0x80
 80056f6:	d0f2      	beq.n	80056de <SPI_EndRxTxTransaction+0x52>
 80056f8:	e000      	b.n	80056fc <SPI_EndRxTxTransaction+0x70>
        break;
 80056fa:	bf00      	nop
  }

  return HAL_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3718      	adds	r7, #24
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20000010 	.word	0x20000010
 800570c:	165e9f81 	.word	0x165e9f81

08005710 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b086      	sub	sp, #24
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d101      	bne.n	8005724 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e083      	b.n	800582c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800572a:	b2db      	uxtb	r3, r3
 800572c:	2b00      	cmp	r3, #0
 800572e:	d106      	bne.n	800573e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f7fb ffb7 	bl	80016ac <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2202      	movs	r2, #2
 8005742:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	6812      	ldr	r2, [r2, #0]
 8005750:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005754:	f023 0307 	bic.w	r3, r3, #7
 8005758:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	3304      	adds	r3, #4
 8005762:	4619      	mov	r1, r3
 8005764:	4610      	mov	r0, r2
 8005766:	f000 f9ed 	bl	8005b44 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	699b      	ldr	r3, [r3, #24]
 8005778:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	6a1b      	ldr	r3, [r3, #32]
 8005780:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	4313      	orrs	r3, r2
 800578a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005792:	f023 0303 	bic.w	r3, r3, #3
 8005796:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	689a      	ldr	r2, [r3, #8]
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	699b      	ldr	r3, [r3, #24]
 80057a0:	021b      	lsls	r3, r3, #8
 80057a2:	4313      	orrs	r3, r2
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80057b0:	f023 030c 	bic.w	r3, r3, #12
 80057b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	68da      	ldr	r2, [r3, #12]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	69db      	ldr	r3, [r3, #28]
 80057ca:	021b      	lsls	r3, r3, #8
 80057cc:	4313      	orrs	r3, r2
 80057ce:	693a      	ldr	r2, [r7, #16]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	011a      	lsls	r2, r3, #4
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	031b      	lsls	r3, r3, #12
 80057e0:	4313      	orrs	r3, r2
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80057ee:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80057f6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	685a      	ldr	r2, [r3, #4]
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	011b      	lsls	r3, r3, #4
 8005802:	4313      	orrs	r3, r2
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	4313      	orrs	r3, r2
 8005808:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3718      	adds	r7, #24
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d002      	beq.n	800584a <HAL_TIM_Encoder_Start_IT+0x16>
 8005844:	2b04      	cmp	r3, #4
 8005846:	d010      	beq.n	800586a <HAL_TIM_Encoder_Start_IT+0x36>
 8005848:	e01f      	b.n	800588a <HAL_TIM_Encoder_Start_IT+0x56>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2201      	movs	r2, #1
 8005850:	2100      	movs	r1, #0
 8005852:	4618      	mov	r0, r3
 8005854:	f000 f9f6 	bl	8005c44 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68da      	ldr	r2, [r3, #12]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0202 	orr.w	r2, r2, #2
 8005866:	60da      	str	r2, [r3, #12]
      break;
 8005868:	e02e      	b.n	80058c8 <HAL_TIM_Encoder_Start_IT+0x94>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2201      	movs	r2, #1
 8005870:	2104      	movs	r1, #4
 8005872:	4618      	mov	r0, r3
 8005874:	f000 f9e6 	bl	8005c44 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68da      	ldr	r2, [r3, #12]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f042 0204 	orr.w	r2, r2, #4
 8005886:	60da      	str	r2, [r3, #12]
      break;
 8005888:	e01e      	b.n	80058c8 <HAL_TIM_Encoder_Start_IT+0x94>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	2201      	movs	r2, #1
 8005890:	2100      	movs	r1, #0
 8005892:	4618      	mov	r0, r3
 8005894:	f000 f9d6 	bl	8005c44 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2201      	movs	r2, #1
 800589e:	2104      	movs	r1, #4
 80058a0:	4618      	mov	r0, r3
 80058a2:	f000 f9cf 	bl	8005c44 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68da      	ldr	r2, [r3, #12]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f042 0202 	orr.w	r2, r2, #2
 80058b4:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68da      	ldr	r2, [r3, #12]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f042 0204 	orr.w	r2, r2, #4
 80058c4:	60da      	str	r2, [r3, #12]
      break;
 80058c6:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f042 0201 	orr.w	r2, r2, #1
 80058d6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3708      	adds	r7, #8
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}

080058e2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058e2:	b580      	push	{r7, lr}
 80058e4:	b082      	sub	sp, #8
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	691b      	ldr	r3, [r3, #16]
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	d122      	bne.n	800593e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	f003 0302 	and.w	r3, r3, #2
 8005902:	2b02      	cmp	r3, #2
 8005904:	d11b      	bne.n	800593e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f06f 0202 	mvn.w	r2, #2
 800590e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	699b      	ldr	r3, [r3, #24]
 800591c:	f003 0303 	and.w	r3, r3, #3
 8005920:	2b00      	cmp	r3, #0
 8005922:	d003      	beq.n	800592c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f7fb f821 	bl	800096c <HAL_TIM_IC_CaptureCallback>
 800592a:	e005      	b.n	8005938 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f000 f8ea 	bl	8005b06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f8f1 	bl	8005b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	691b      	ldr	r3, [r3, #16]
 8005944:	f003 0304 	and.w	r3, r3, #4
 8005948:	2b04      	cmp	r3, #4
 800594a:	d122      	bne.n	8005992 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	f003 0304 	and.w	r3, r3, #4
 8005956:	2b04      	cmp	r3, #4
 8005958:	d11b      	bne.n	8005992 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f06f 0204 	mvn.w	r2, #4
 8005962:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2202      	movs	r2, #2
 8005968:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005974:	2b00      	cmp	r3, #0
 8005976:	d003      	beq.n	8005980 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f7fa fff7 	bl	800096c <HAL_TIM_IC_CaptureCallback>
 800597e:	e005      	b.n	800598c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f000 f8c0 	bl	8005b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 f8c7 	bl	8005b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	f003 0308 	and.w	r3, r3, #8
 800599c:	2b08      	cmp	r3, #8
 800599e:	d122      	bne.n	80059e6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	f003 0308 	and.w	r3, r3, #8
 80059aa:	2b08      	cmp	r3, #8
 80059ac:	d11b      	bne.n	80059e6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f06f 0208 	mvn.w	r2, #8
 80059b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2204      	movs	r2, #4
 80059bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	69db      	ldr	r3, [r3, #28]
 80059c4:	f003 0303 	and.w	r3, r3, #3
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d003      	beq.n	80059d4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f7fa ffcd 	bl	800096c <HAL_TIM_IC_CaptureCallback>
 80059d2:	e005      	b.n	80059e0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f000 f896 	bl	8005b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 f89d 	bl	8005b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	691b      	ldr	r3, [r3, #16]
 80059ec:	f003 0310 	and.w	r3, r3, #16
 80059f0:	2b10      	cmp	r3, #16
 80059f2:	d122      	bne.n	8005a3a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	f003 0310 	and.w	r3, r3, #16
 80059fe:	2b10      	cmp	r3, #16
 8005a00:	d11b      	bne.n	8005a3a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f06f 0210 	mvn.w	r2, #16
 8005a0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2208      	movs	r2, #8
 8005a10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	69db      	ldr	r3, [r3, #28]
 8005a18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d003      	beq.n	8005a28 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f7fa ffa3 	bl	800096c <HAL_TIM_IC_CaptureCallback>
 8005a26:	e005      	b.n	8005a34 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f000 f86c 	bl	8005b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f873 	bl	8005b1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	691b      	ldr	r3, [r3, #16]
 8005a40:	f003 0301 	and.w	r3, r3, #1
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d10e      	bne.n	8005a66 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	f003 0301 	and.w	r3, r3, #1
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d107      	bne.n	8005a66 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f06f 0201 	mvn.w	r2, #1
 8005a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 f846 	bl	8005af2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a70:	2b80      	cmp	r3, #128	; 0x80
 8005a72:	d10e      	bne.n	8005a92 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a7e:	2b80      	cmp	r3, #128	; 0x80
 8005a80:	d107      	bne.n	8005a92 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 f977 	bl	8005d80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a9c:	2b40      	cmp	r3, #64	; 0x40
 8005a9e:	d10e      	bne.n	8005abe <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aaa:	2b40      	cmp	r3, #64	; 0x40
 8005aac:	d107      	bne.n	8005abe <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 f838 	bl	8005b2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	f003 0320 	and.w	r3, r3, #32
 8005ac8:	2b20      	cmp	r3, #32
 8005aca:	d10e      	bne.n	8005aea <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	f003 0320 	and.w	r3, r3, #32
 8005ad6:	2b20      	cmp	r3, #32
 8005ad8:	d107      	bne.n	8005aea <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f06f 0220 	mvn.w	r2, #32
 8005ae2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 f941 	bl	8005d6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005aea:	bf00      	nop
 8005aec:	3708      	adds	r7, #8
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}

08005af2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005af2:	b480      	push	{r7}
 8005af4:	b083      	sub	sp, #12
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005afa:	bf00      	nop
 8005afc:	370c      	adds	r7, #12
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr

08005b06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b06:	b480      	push	{r7}
 8005b08:	b083      	sub	sp, #12
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b0e:	bf00      	nop
 8005b10:	370c      	adds	r7, #12
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr

08005b1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	b083      	sub	sp, #12
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b22:	bf00      	nop
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b2e:	b480      	push	{r7}
 8005b30:	b083      	sub	sp, #12
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b36:	bf00      	nop
 8005b38:	370c      	adds	r7, #12
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
	...

08005b44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b085      	sub	sp, #20
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a34      	ldr	r2, [pc, #208]	; (8005c28 <TIM_Base_SetConfig+0xe4>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d00f      	beq.n	8005b7c <TIM_Base_SetConfig+0x38>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b62:	d00b      	beq.n	8005b7c <TIM_Base_SetConfig+0x38>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a31      	ldr	r2, [pc, #196]	; (8005c2c <TIM_Base_SetConfig+0xe8>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d007      	beq.n	8005b7c <TIM_Base_SetConfig+0x38>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a30      	ldr	r2, [pc, #192]	; (8005c30 <TIM_Base_SetConfig+0xec>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d003      	beq.n	8005b7c <TIM_Base_SetConfig+0x38>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a2f      	ldr	r2, [pc, #188]	; (8005c34 <TIM_Base_SetConfig+0xf0>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d108      	bne.n	8005b8e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a25      	ldr	r2, [pc, #148]	; (8005c28 <TIM_Base_SetConfig+0xe4>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d01b      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b9c:	d017      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a22      	ldr	r2, [pc, #136]	; (8005c2c <TIM_Base_SetConfig+0xe8>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d013      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a21      	ldr	r2, [pc, #132]	; (8005c30 <TIM_Base_SetConfig+0xec>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d00f      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a20      	ldr	r2, [pc, #128]	; (8005c34 <TIM_Base_SetConfig+0xf0>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d00b      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a1f      	ldr	r2, [pc, #124]	; (8005c38 <TIM_Base_SetConfig+0xf4>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d007      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a1e      	ldr	r2, [pc, #120]	; (8005c3c <TIM_Base_SetConfig+0xf8>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d003      	beq.n	8005bce <TIM_Base_SetConfig+0x8a>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a1d      	ldr	r2, [pc, #116]	; (8005c40 <TIM_Base_SetConfig+0xfc>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d108      	bne.n	8005be0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	689a      	ldr	r2, [r3, #8]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a08      	ldr	r2, [pc, #32]	; (8005c28 <TIM_Base_SetConfig+0xe4>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d103      	bne.n	8005c14 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	691a      	ldr	r2, [r3, #16]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	615a      	str	r2, [r3, #20]
}
 8005c1a:	bf00      	nop
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	40010000 	.word	0x40010000
 8005c2c:	40000400 	.word	0x40000400
 8005c30:	40000800 	.word	0x40000800
 8005c34:	40000c00 	.word	0x40000c00
 8005c38:	40014000 	.word	0x40014000
 8005c3c:	40014400 	.word	0x40014400
 8005c40:	40014800 	.word	0x40014800

08005c44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b087      	sub	sp, #28
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	f003 031f 	and.w	r3, r3, #31
 8005c56:	2201      	movs	r2, #1
 8005c58:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a1a      	ldr	r2, [r3, #32]
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	43db      	mvns	r3, r3
 8005c66:	401a      	ands	r2, r3
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6a1a      	ldr	r2, [r3, #32]
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	f003 031f 	and.w	r3, r3, #31
 8005c76:	6879      	ldr	r1, [r7, #4]
 8005c78:	fa01 f303 	lsl.w	r3, r1, r3
 8005c7c:	431a      	orrs	r2, r3
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	621a      	str	r2, [r3, #32]
}
 8005c82:	bf00      	nop
 8005c84:	371c      	adds	r7, #28
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr
	...

08005c90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d101      	bne.n	8005ca8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ca4:	2302      	movs	r3, #2
 8005ca6:	e050      	b.n	8005d4a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2202      	movs	r2, #2
 8005cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a1c      	ldr	r2, [pc, #112]	; (8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d018      	beq.n	8005d1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cf4:	d013      	beq.n	8005d1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a18      	ldr	r2, [pc, #96]	; (8005d5c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d00e      	beq.n	8005d1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a16      	ldr	r2, [pc, #88]	; (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d009      	beq.n	8005d1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a15      	ldr	r2, [pc, #84]	; (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d004      	beq.n	8005d1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a13      	ldr	r2, [pc, #76]	; (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d10c      	bne.n	8005d38 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	68ba      	ldr	r2, [r7, #8]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3714      	adds	r7, #20
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	40010000 	.word	0x40010000
 8005d5c:	40000400 	.word	0x40000400
 8005d60:	40000800 	.word	0x40000800
 8005d64:	40000c00 	.word	0x40000c00
 8005d68:	40014000 	.word	0x40014000

08005d6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d94:	b084      	sub	sp, #16
 8005d96:	b580      	push	{r7, lr}
 8005d98:	b084      	sub	sp, #16
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
 8005d9e:	f107 001c 	add.w	r0, r7, #28
 8005da2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d122      	bne.n	8005df2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005dc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005dd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d105      	bne.n	8005de6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f001 fac6 	bl	8007378 <USB_CoreReset>
 8005dec:	4603      	mov	r3, r0
 8005dee:	73fb      	strb	r3, [r7, #15]
 8005df0:	e01a      	b.n	8005e28 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f001 faba 	bl	8007378 <USB_CoreReset>
 8005e04:	4603      	mov	r3, r0
 8005e06:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005e08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d106      	bne.n	8005e1c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e12:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	639a      	str	r2, [r3, #56]	; 0x38
 8005e1a:	e005      	b.n	8005e28 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e20:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d10b      	bne.n	8005e46 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f043 0206 	orr.w	r2, r3, #6
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	f043 0220 	orr.w	r2, r3, #32
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3710      	adds	r7, #16
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e52:	b004      	add	sp, #16
 8005e54:	4770      	bx	lr
	...

08005e58 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b087      	sub	sp, #28
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	4613      	mov	r3, r2
 8005e64:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005e66:	79fb      	ldrb	r3, [r7, #7]
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d165      	bne.n	8005f38 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	4a41      	ldr	r2, [pc, #260]	; (8005f74 <USB_SetTurnaroundTime+0x11c>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d906      	bls.n	8005e82 <USB_SetTurnaroundTime+0x2a>
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	4a40      	ldr	r2, [pc, #256]	; (8005f78 <USB_SetTurnaroundTime+0x120>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d802      	bhi.n	8005e82 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005e7c:	230f      	movs	r3, #15
 8005e7e:	617b      	str	r3, [r7, #20]
 8005e80:	e062      	b.n	8005f48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	4a3c      	ldr	r2, [pc, #240]	; (8005f78 <USB_SetTurnaroundTime+0x120>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d906      	bls.n	8005e98 <USB_SetTurnaroundTime+0x40>
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	4a3b      	ldr	r2, [pc, #236]	; (8005f7c <USB_SetTurnaroundTime+0x124>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d802      	bhi.n	8005e98 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005e92:	230e      	movs	r3, #14
 8005e94:	617b      	str	r3, [r7, #20]
 8005e96:	e057      	b.n	8005f48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	4a38      	ldr	r2, [pc, #224]	; (8005f7c <USB_SetTurnaroundTime+0x124>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d906      	bls.n	8005eae <USB_SetTurnaroundTime+0x56>
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	4a37      	ldr	r2, [pc, #220]	; (8005f80 <USB_SetTurnaroundTime+0x128>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d802      	bhi.n	8005eae <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005ea8:	230d      	movs	r3, #13
 8005eaa:	617b      	str	r3, [r7, #20]
 8005eac:	e04c      	b.n	8005f48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	4a33      	ldr	r2, [pc, #204]	; (8005f80 <USB_SetTurnaroundTime+0x128>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d906      	bls.n	8005ec4 <USB_SetTurnaroundTime+0x6c>
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	4a32      	ldr	r2, [pc, #200]	; (8005f84 <USB_SetTurnaroundTime+0x12c>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d802      	bhi.n	8005ec4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005ebe:	230c      	movs	r3, #12
 8005ec0:	617b      	str	r3, [r7, #20]
 8005ec2:	e041      	b.n	8005f48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	4a2f      	ldr	r2, [pc, #188]	; (8005f84 <USB_SetTurnaroundTime+0x12c>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d906      	bls.n	8005eda <USB_SetTurnaroundTime+0x82>
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	4a2e      	ldr	r2, [pc, #184]	; (8005f88 <USB_SetTurnaroundTime+0x130>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d802      	bhi.n	8005eda <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005ed4:	230b      	movs	r3, #11
 8005ed6:	617b      	str	r3, [r7, #20]
 8005ed8:	e036      	b.n	8005f48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	4a2a      	ldr	r2, [pc, #168]	; (8005f88 <USB_SetTurnaroundTime+0x130>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d906      	bls.n	8005ef0 <USB_SetTurnaroundTime+0x98>
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	4a29      	ldr	r2, [pc, #164]	; (8005f8c <USB_SetTurnaroundTime+0x134>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d802      	bhi.n	8005ef0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005eea:	230a      	movs	r3, #10
 8005eec:	617b      	str	r3, [r7, #20]
 8005eee:	e02b      	b.n	8005f48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	4a26      	ldr	r2, [pc, #152]	; (8005f8c <USB_SetTurnaroundTime+0x134>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d906      	bls.n	8005f06 <USB_SetTurnaroundTime+0xae>
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	4a25      	ldr	r2, [pc, #148]	; (8005f90 <USB_SetTurnaroundTime+0x138>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d802      	bhi.n	8005f06 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005f00:	2309      	movs	r3, #9
 8005f02:	617b      	str	r3, [r7, #20]
 8005f04:	e020      	b.n	8005f48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	4a21      	ldr	r2, [pc, #132]	; (8005f90 <USB_SetTurnaroundTime+0x138>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d906      	bls.n	8005f1c <USB_SetTurnaroundTime+0xc4>
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	4a20      	ldr	r2, [pc, #128]	; (8005f94 <USB_SetTurnaroundTime+0x13c>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d802      	bhi.n	8005f1c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005f16:	2308      	movs	r3, #8
 8005f18:	617b      	str	r3, [r7, #20]
 8005f1a:	e015      	b.n	8005f48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	4a1d      	ldr	r2, [pc, #116]	; (8005f94 <USB_SetTurnaroundTime+0x13c>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d906      	bls.n	8005f32 <USB_SetTurnaroundTime+0xda>
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	4a1c      	ldr	r2, [pc, #112]	; (8005f98 <USB_SetTurnaroundTime+0x140>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d802      	bhi.n	8005f32 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005f2c:	2307      	movs	r3, #7
 8005f2e:	617b      	str	r3, [r7, #20]
 8005f30:	e00a      	b.n	8005f48 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005f32:	2306      	movs	r3, #6
 8005f34:	617b      	str	r3, [r7, #20]
 8005f36:	e007      	b.n	8005f48 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005f38:	79fb      	ldrb	r3, [r7, #7]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d102      	bne.n	8005f44 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005f3e:	2309      	movs	r3, #9
 8005f40:	617b      	str	r3, [r7, #20]
 8005f42:	e001      	b.n	8005f48 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005f44:	2309      	movs	r3, #9
 8005f46:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	68da      	ldr	r2, [r3, #12]
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	029b      	lsls	r3, r3, #10
 8005f5c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005f60:	431a      	orrs	r2, r3
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	371c      	adds	r7, #28
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr
 8005f74:	00d8acbf 	.word	0x00d8acbf
 8005f78:	00e4e1bf 	.word	0x00e4e1bf
 8005f7c:	00f423ff 	.word	0x00f423ff
 8005f80:	0106737f 	.word	0x0106737f
 8005f84:	011a499f 	.word	0x011a499f
 8005f88:	01312cff 	.word	0x01312cff
 8005f8c:	014ca43f 	.word	0x014ca43f
 8005f90:	016e35ff 	.word	0x016e35ff
 8005f94:	01a6ab1f 	.word	0x01a6ab1f
 8005f98:	01e847ff 	.word	0x01e847ff

08005f9c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	f043 0201 	orr.w	r2, r3, #1
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fb0:	2300      	movs	r3, #0
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b083      	sub	sp, #12
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f023 0201 	bic.w	r2, r3, #1
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b082      	sub	sp, #8
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	460b      	mov	r3, r1
 8005fea:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005ff8:	78fb      	ldrb	r3, [r7, #3]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d106      	bne.n	800600c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	60da      	str	r2, [r3, #12]
 800600a:	e00b      	b.n	8006024 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800600c:	78fb      	ldrb	r3, [r7, #3]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d106      	bne.n	8006020 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	60da      	str	r2, [r3, #12]
 800601e:	e001      	b.n	8006024 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e003      	b.n	800602c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006024:	2032      	movs	r0, #50	; 0x32
 8006026:	f7fc f81f 	bl	8002068 <HAL_Delay>

  return HAL_OK;
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	3708      	adds	r7, #8
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006034:	b084      	sub	sp, #16
 8006036:	b580      	push	{r7, lr}
 8006038:	b086      	sub	sp, #24
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
 800603e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006042:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006046:	2300      	movs	r3, #0
 8006048:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800604e:	2300      	movs	r3, #0
 8006050:	613b      	str	r3, [r7, #16]
 8006052:	e009      	b.n	8006068 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	3340      	adds	r3, #64	; 0x40
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	4413      	add	r3, r2
 800605e:	2200      	movs	r2, #0
 8006060:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	3301      	adds	r3, #1
 8006066:	613b      	str	r3, [r7, #16]
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	2b0e      	cmp	r3, #14
 800606c:	d9f2      	bls.n	8006054 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800606e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006070:	2b00      	cmp	r3, #0
 8006072:	d11c      	bne.n	80060ae <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006082:	f043 0302 	orr.w	r3, r3, #2
 8006086:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800608c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006098:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	639a      	str	r2, [r3, #56]	; 0x38
 80060ac:	e00b      	b.n	80060c6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060be:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80060cc:	461a      	mov	r2, r3
 80060ce:	2300      	movs	r3, #0
 80060d0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060d8:	4619      	mov	r1, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060e0:	461a      	mov	r2, r3
 80060e2:	680b      	ldr	r3, [r1, #0]
 80060e4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80060e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d10c      	bne.n	8006106 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80060ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d104      	bne.n	80060fc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80060f2:	2100      	movs	r1, #0
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 f949 	bl	800638c <USB_SetDevSpeed>
 80060fa:	e008      	b.n	800610e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80060fc:	2101      	movs	r1, #1
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f000 f944 	bl	800638c <USB_SetDevSpeed>
 8006104:	e003      	b.n	800610e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006106:	2103      	movs	r1, #3
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f000 f93f 	bl	800638c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800610e:	2110      	movs	r1, #16
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 f8f3 	bl	80062fc <USB_FlushTxFifo>
 8006116:	4603      	mov	r3, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	d001      	beq.n	8006120 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f000 f911 	bl	8006348 <USB_FlushRxFifo>
 8006126:	4603      	mov	r3, r0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d001      	beq.n	8006130 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006136:	461a      	mov	r2, r3
 8006138:	2300      	movs	r3, #0
 800613a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006142:	461a      	mov	r2, r3
 8006144:	2300      	movs	r3, #0
 8006146:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800614e:	461a      	mov	r2, r3
 8006150:	2300      	movs	r3, #0
 8006152:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006154:	2300      	movs	r3, #0
 8006156:	613b      	str	r3, [r7, #16]
 8006158:	e043      	b.n	80061e2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	015a      	lsls	r2, r3, #5
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	4413      	add	r3, r2
 8006162:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800616c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006170:	d118      	bne.n	80061a4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d10a      	bne.n	800618e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	015a      	lsls	r2, r3, #5
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	4413      	add	r3, r2
 8006180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006184:	461a      	mov	r2, r3
 8006186:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800618a:	6013      	str	r3, [r2, #0]
 800618c:	e013      	b.n	80061b6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	015a      	lsls	r2, r3, #5
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	4413      	add	r3, r2
 8006196:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800619a:	461a      	mov	r2, r3
 800619c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80061a0:	6013      	str	r3, [r2, #0]
 80061a2:	e008      	b.n	80061b6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	015a      	lsls	r2, r3, #5
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	4413      	add	r3, r2
 80061ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061b0:	461a      	mov	r2, r3
 80061b2:	2300      	movs	r3, #0
 80061b4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	015a      	lsls	r2, r3, #5
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	4413      	add	r3, r2
 80061be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061c2:	461a      	mov	r2, r3
 80061c4:	2300      	movs	r3, #0
 80061c6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	015a      	lsls	r2, r3, #5
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	4413      	add	r3, r2
 80061d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061d4:	461a      	mov	r2, r3
 80061d6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80061da:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	3301      	adds	r3, #1
 80061e0:	613b      	str	r3, [r7, #16]
 80061e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e4:	693a      	ldr	r2, [r7, #16]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d3b7      	bcc.n	800615a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061ea:	2300      	movs	r3, #0
 80061ec:	613b      	str	r3, [r7, #16]
 80061ee:	e043      	b.n	8006278 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	015a      	lsls	r2, r3, #5
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	4413      	add	r3, r2
 80061f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006202:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006206:	d118      	bne.n	800623a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10a      	bne.n	8006224 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	015a      	lsls	r2, r3, #5
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	4413      	add	r3, r2
 8006216:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800621a:	461a      	mov	r2, r3
 800621c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006220:	6013      	str	r3, [r2, #0]
 8006222:	e013      	b.n	800624c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	015a      	lsls	r2, r3, #5
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	4413      	add	r3, r2
 800622c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006230:	461a      	mov	r2, r3
 8006232:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006236:	6013      	str	r3, [r2, #0]
 8006238:	e008      	b.n	800624c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	015a      	lsls	r2, r3, #5
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	4413      	add	r3, r2
 8006242:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006246:	461a      	mov	r2, r3
 8006248:	2300      	movs	r3, #0
 800624a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	015a      	lsls	r2, r3, #5
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	4413      	add	r3, r2
 8006254:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006258:	461a      	mov	r2, r3
 800625a:	2300      	movs	r3, #0
 800625c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	015a      	lsls	r2, r3, #5
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	4413      	add	r3, r2
 8006266:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800626a:	461a      	mov	r2, r3
 800626c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006270:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	3301      	adds	r3, #1
 8006276:	613b      	str	r3, [r7, #16]
 8006278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627a:	693a      	ldr	r2, [r7, #16]
 800627c:	429a      	cmp	r2, r3
 800627e:	d3b7      	bcc.n	80061f0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800628e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006292:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80062a0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80062a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d105      	bne.n	80062b4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	699b      	ldr	r3, [r3, #24]
 80062ac:	f043 0210 	orr.w	r2, r3, #16
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	699a      	ldr	r2, [r3, #24]
 80062b8:	4b0f      	ldr	r3, [pc, #60]	; (80062f8 <USB_DevInit+0x2c4>)
 80062ba:	4313      	orrs	r3, r2
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80062c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d005      	beq.n	80062d2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	699b      	ldr	r3, [r3, #24]
 80062ca:	f043 0208 	orr.w	r2, r3, #8
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80062d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d107      	bne.n	80062e8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	699b      	ldr	r3, [r3, #24]
 80062dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80062e0:	f043 0304 	orr.w	r3, r3, #4
 80062e4:	687a      	ldr	r2, [r7, #4]
 80062e6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80062e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80062f4:	b004      	add	sp, #16
 80062f6:	4770      	bx	lr
 80062f8:	803c3800 	.word	0x803c3800

080062fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b085      	sub	sp, #20
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006306:	2300      	movs	r3, #0
 8006308:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	019b      	lsls	r3, r3, #6
 800630e:	f043 0220 	orr.w	r2, r3, #32
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	3301      	adds	r3, #1
 800631a:	60fb      	str	r3, [r7, #12]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	4a09      	ldr	r2, [pc, #36]	; (8006344 <USB_FlushTxFifo+0x48>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d901      	bls.n	8006328 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006324:	2303      	movs	r3, #3
 8006326:	e006      	b.n	8006336 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	691b      	ldr	r3, [r3, #16]
 800632c:	f003 0320 	and.w	r3, r3, #32
 8006330:	2b20      	cmp	r3, #32
 8006332:	d0f0      	beq.n	8006316 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006334:	2300      	movs	r3, #0
}
 8006336:	4618      	mov	r0, r3
 8006338:	3714      	adds	r7, #20
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	00030d40 	.word	0x00030d40

08006348 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006348:	b480      	push	{r7}
 800634a:	b085      	sub	sp, #20
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006350:	2300      	movs	r3, #0
 8006352:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2210      	movs	r2, #16
 8006358:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	3301      	adds	r3, #1
 800635e:	60fb      	str	r3, [r7, #12]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	4a09      	ldr	r2, [pc, #36]	; (8006388 <USB_FlushRxFifo+0x40>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d901      	bls.n	800636c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006368:	2303      	movs	r3, #3
 800636a:	e006      	b.n	800637a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	f003 0310 	and.w	r3, r3, #16
 8006374:	2b10      	cmp	r3, #16
 8006376:	d0f0      	beq.n	800635a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	00030d40 	.word	0x00030d40

0800638c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800638c:	b480      	push	{r7}
 800638e:	b085      	sub	sp, #20
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	460b      	mov	r3, r1
 8006396:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	78fb      	ldrb	r3, [r7, #3]
 80063a6:	68f9      	ldr	r1, [r7, #12]
 80063a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80063ac:	4313      	orrs	r3, r2
 80063ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80063b0:	2300      	movs	r3, #0
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3714      	adds	r7, #20
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr

080063be <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80063be:	b480      	push	{r7}
 80063c0:	b087      	sub	sp, #28
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f003 0306 	and.w	r3, r3, #6
 80063d6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d102      	bne.n	80063e4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80063de:	2300      	movs	r3, #0
 80063e0:	75fb      	strb	r3, [r7, #23]
 80063e2:	e00a      	b.n	80063fa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d002      	beq.n	80063f0 <USB_GetDevSpeed+0x32>
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2b06      	cmp	r3, #6
 80063ee:	d102      	bne.n	80063f6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80063f0:	2302      	movs	r3, #2
 80063f2:	75fb      	strb	r3, [r7, #23]
 80063f4:	e001      	b.n	80063fa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80063f6:	230f      	movs	r3, #15
 80063f8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80063fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	371c      	adds	r7, #28
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr

08006408 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006408:	b480      	push	{r7}
 800640a:	b085      	sub	sp, #20
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	785b      	ldrb	r3, [r3, #1]
 8006420:	2b01      	cmp	r3, #1
 8006422:	d13a      	bne.n	800649a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800642a:	69da      	ldr	r2, [r3, #28]
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	781b      	ldrb	r3, [r3, #0]
 8006430:	f003 030f 	and.w	r3, r3, #15
 8006434:	2101      	movs	r1, #1
 8006436:	fa01 f303 	lsl.w	r3, r1, r3
 800643a:	b29b      	uxth	r3, r3
 800643c:	68f9      	ldr	r1, [r7, #12]
 800643e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006442:	4313      	orrs	r3, r2
 8006444:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	015a      	lsls	r2, r3, #5
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	4413      	add	r3, r2
 800644e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006458:	2b00      	cmp	r3, #0
 800645a:	d155      	bne.n	8006508 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	015a      	lsls	r2, r3, #5
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	4413      	add	r3, r2
 8006464:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	78db      	ldrb	r3, [r3, #3]
 8006476:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006478:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	059b      	lsls	r3, r3, #22
 800647e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006480:	4313      	orrs	r3, r2
 8006482:	68ba      	ldr	r2, [r7, #8]
 8006484:	0151      	lsls	r1, r2, #5
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	440a      	add	r2, r1
 800648a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800648e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006492:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006496:	6013      	str	r3, [r2, #0]
 8006498:	e036      	b.n	8006508 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064a0:	69da      	ldr	r2, [r3, #28]
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	f003 030f 	and.w	r3, r3, #15
 80064aa:	2101      	movs	r1, #1
 80064ac:	fa01 f303 	lsl.w	r3, r1, r3
 80064b0:	041b      	lsls	r3, r3, #16
 80064b2:	68f9      	ldr	r1, [r7, #12]
 80064b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80064b8:	4313      	orrs	r3, r2
 80064ba:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	015a      	lsls	r2, r3, #5
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d11a      	bne.n	8006508 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	015a      	lsls	r2, r3, #5
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	4413      	add	r3, r2
 80064da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	78db      	ldrb	r3, [r3, #3]
 80064ec:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80064ee:	430b      	orrs	r3, r1
 80064f0:	4313      	orrs	r3, r2
 80064f2:	68ba      	ldr	r2, [r7, #8]
 80064f4:	0151      	lsls	r1, r2, #5
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	440a      	add	r2, r1
 80064fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006502:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006506:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3714      	adds	r7, #20
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
	...

08006518 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	781b      	ldrb	r3, [r3, #0]
 800652a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	785b      	ldrb	r3, [r3, #1]
 8006530:	2b01      	cmp	r3, #1
 8006532:	d161      	bne.n	80065f8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	015a      	lsls	r2, r3, #5
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	4413      	add	r3, r2
 800653c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006546:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800654a:	d11f      	bne.n	800658c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	015a      	lsls	r2, r3, #5
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4413      	add	r3, r2
 8006554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68ba      	ldr	r2, [r7, #8]
 800655c:	0151      	lsls	r1, r2, #5
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	440a      	add	r2, r1
 8006562:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006566:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800656a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	015a      	lsls	r2, r3, #5
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	4413      	add	r3, r2
 8006574:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	68ba      	ldr	r2, [r7, #8]
 800657c:	0151      	lsls	r1, r2, #5
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	440a      	add	r2, r1
 8006582:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006586:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800658a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006592:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	f003 030f 	and.w	r3, r3, #15
 800659c:	2101      	movs	r1, #1
 800659e:	fa01 f303 	lsl.w	r3, r1, r3
 80065a2:	b29b      	uxth	r3, r3
 80065a4:	43db      	mvns	r3, r3
 80065a6:	68f9      	ldr	r1, [r7, #12]
 80065a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065ac:	4013      	ands	r3, r2
 80065ae:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065b6:	69da      	ldr	r2, [r3, #28]
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	781b      	ldrb	r3, [r3, #0]
 80065bc:	f003 030f 	and.w	r3, r3, #15
 80065c0:	2101      	movs	r1, #1
 80065c2:	fa01 f303 	lsl.w	r3, r1, r3
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	43db      	mvns	r3, r3
 80065ca:	68f9      	ldr	r1, [r7, #12]
 80065cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065d0:	4013      	ands	r3, r2
 80065d2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	015a      	lsls	r2, r3, #5
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	4413      	add	r3, r2
 80065dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	0159      	lsls	r1, r3, #5
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	440b      	add	r3, r1
 80065ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065ee:	4619      	mov	r1, r3
 80065f0:	4b35      	ldr	r3, [pc, #212]	; (80066c8 <USB_DeactivateEndpoint+0x1b0>)
 80065f2:	4013      	ands	r3, r2
 80065f4:	600b      	str	r3, [r1, #0]
 80065f6:	e060      	b.n	80066ba <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	015a      	lsls	r2, r3, #5
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	4413      	add	r3, r2
 8006600:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800660a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800660e:	d11f      	bne.n	8006650 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	015a      	lsls	r2, r3, #5
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	4413      	add	r3, r2
 8006618:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68ba      	ldr	r2, [r7, #8]
 8006620:	0151      	lsls	r1, r2, #5
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	440a      	add	r2, r1
 8006626:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800662a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800662e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	015a      	lsls	r2, r3, #5
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	4413      	add	r3, r2
 8006638:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68ba      	ldr	r2, [r7, #8]
 8006640:	0151      	lsls	r1, r2, #5
 8006642:	68fa      	ldr	r2, [r7, #12]
 8006644:	440a      	add	r2, r1
 8006646:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800664a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800664e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006656:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	f003 030f 	and.w	r3, r3, #15
 8006660:	2101      	movs	r1, #1
 8006662:	fa01 f303 	lsl.w	r3, r1, r3
 8006666:	041b      	lsls	r3, r3, #16
 8006668:	43db      	mvns	r3, r3
 800666a:	68f9      	ldr	r1, [r7, #12]
 800666c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006670:	4013      	ands	r3, r2
 8006672:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800667a:	69da      	ldr	r2, [r3, #28]
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	f003 030f 	and.w	r3, r3, #15
 8006684:	2101      	movs	r1, #1
 8006686:	fa01 f303 	lsl.w	r3, r1, r3
 800668a:	041b      	lsls	r3, r3, #16
 800668c:	43db      	mvns	r3, r3
 800668e:	68f9      	ldr	r1, [r7, #12]
 8006690:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006694:	4013      	ands	r3, r2
 8006696:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	015a      	lsls	r2, r3, #5
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	4413      	add	r3, r2
 80066a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	0159      	lsls	r1, r3, #5
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	440b      	add	r3, r1
 80066ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066b2:	4619      	mov	r1, r3
 80066b4:	4b05      	ldr	r3, [pc, #20]	; (80066cc <USB_DeactivateEndpoint+0x1b4>)
 80066b6:	4013      	ands	r3, r2
 80066b8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr
 80066c8:	ec337800 	.word	0xec337800
 80066cc:	eff37800 	.word	0xeff37800

080066d0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b08a      	sub	sp, #40	; 0x28
 80066d4:	af02      	add	r7, sp, #8
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	4613      	mov	r3, r2
 80066dc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	785b      	ldrb	r3, [r3, #1]
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	f040 815c 	bne.w	80069aa <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	695b      	ldr	r3, [r3, #20]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d132      	bne.n	8006760 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	015a      	lsls	r2, r3, #5
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	4413      	add	r3, r2
 8006702:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006706:	691b      	ldr	r3, [r3, #16]
 8006708:	69ba      	ldr	r2, [r7, #24]
 800670a:	0151      	lsls	r1, r2, #5
 800670c:	69fa      	ldr	r2, [r7, #28]
 800670e:	440a      	add	r2, r1
 8006710:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006714:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006718:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800671c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800671e:	69bb      	ldr	r3, [r7, #24]
 8006720:	015a      	lsls	r2, r3, #5
 8006722:	69fb      	ldr	r3, [r7, #28]
 8006724:	4413      	add	r3, r2
 8006726:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800672a:	691b      	ldr	r3, [r3, #16]
 800672c:	69ba      	ldr	r2, [r7, #24]
 800672e:	0151      	lsls	r1, r2, #5
 8006730:	69fa      	ldr	r2, [r7, #28]
 8006732:	440a      	add	r2, r1
 8006734:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006738:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800673c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	015a      	lsls	r2, r3, #5
 8006742:	69fb      	ldr	r3, [r7, #28]
 8006744:	4413      	add	r3, r2
 8006746:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	69ba      	ldr	r2, [r7, #24]
 800674e:	0151      	lsls	r1, r2, #5
 8006750:	69fa      	ldr	r2, [r7, #28]
 8006752:	440a      	add	r2, r1
 8006754:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006758:	0cdb      	lsrs	r3, r3, #19
 800675a:	04db      	lsls	r3, r3, #19
 800675c:	6113      	str	r3, [r2, #16]
 800675e:	e074      	b.n	800684a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	015a      	lsls	r2, r3, #5
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	4413      	add	r3, r2
 8006768:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	69ba      	ldr	r2, [r7, #24]
 8006770:	0151      	lsls	r1, r2, #5
 8006772:	69fa      	ldr	r2, [r7, #28]
 8006774:	440a      	add	r2, r1
 8006776:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800677a:	0cdb      	lsrs	r3, r3, #19
 800677c:	04db      	lsls	r3, r3, #19
 800677e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	015a      	lsls	r2, r3, #5
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	4413      	add	r3, r2
 8006788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800678c:	691b      	ldr	r3, [r3, #16]
 800678e:	69ba      	ldr	r2, [r7, #24]
 8006790:	0151      	lsls	r1, r2, #5
 8006792:	69fa      	ldr	r2, [r7, #28]
 8006794:	440a      	add	r2, r1
 8006796:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800679a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800679e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80067a2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	015a      	lsls	r2, r3, #5
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	4413      	add	r3, r2
 80067ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067b0:	691a      	ldr	r2, [r3, #16]
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	6959      	ldr	r1, [r3, #20]
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	440b      	add	r3, r1
 80067bc:	1e59      	subs	r1, r3, #1
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80067c6:	04d9      	lsls	r1, r3, #19
 80067c8:	4b9d      	ldr	r3, [pc, #628]	; (8006a40 <USB_EPStartXfer+0x370>)
 80067ca:	400b      	ands	r3, r1
 80067cc:	69b9      	ldr	r1, [r7, #24]
 80067ce:	0148      	lsls	r0, r1, #5
 80067d0:	69f9      	ldr	r1, [r7, #28]
 80067d2:	4401      	add	r1, r0
 80067d4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80067d8:	4313      	orrs	r3, r2
 80067da:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	015a      	lsls	r2, r3, #5
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	4413      	add	r3, r2
 80067e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067e8:	691a      	ldr	r2, [r3, #16]
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	695b      	ldr	r3, [r3, #20]
 80067ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067f2:	69b9      	ldr	r1, [r7, #24]
 80067f4:	0148      	lsls	r0, r1, #5
 80067f6:	69f9      	ldr	r1, [r7, #28]
 80067f8:	4401      	add	r1, r0
 80067fa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80067fe:	4313      	orrs	r3, r2
 8006800:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	78db      	ldrb	r3, [r3, #3]
 8006806:	2b01      	cmp	r3, #1
 8006808:	d11f      	bne.n	800684a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	015a      	lsls	r2, r3, #5
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	4413      	add	r3, r2
 8006812:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006816:	691b      	ldr	r3, [r3, #16]
 8006818:	69ba      	ldr	r2, [r7, #24]
 800681a:	0151      	lsls	r1, r2, #5
 800681c:	69fa      	ldr	r2, [r7, #28]
 800681e:	440a      	add	r2, r1
 8006820:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006824:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006828:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	015a      	lsls	r2, r3, #5
 800682e:	69fb      	ldr	r3, [r7, #28]
 8006830:	4413      	add	r3, r2
 8006832:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006836:	691b      	ldr	r3, [r3, #16]
 8006838:	69ba      	ldr	r2, [r7, #24]
 800683a:	0151      	lsls	r1, r2, #5
 800683c:	69fa      	ldr	r2, [r7, #28]
 800683e:	440a      	add	r2, r1
 8006840:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006844:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006848:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800684a:	79fb      	ldrb	r3, [r7, #7]
 800684c:	2b01      	cmp	r3, #1
 800684e:	d14b      	bne.n	80068e8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	691b      	ldr	r3, [r3, #16]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d009      	beq.n	800686c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	015a      	lsls	r2, r3, #5
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	4413      	add	r3, r2
 8006860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006864:	461a      	mov	r2, r3
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	691b      	ldr	r3, [r3, #16]
 800686a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	78db      	ldrb	r3, [r3, #3]
 8006870:	2b01      	cmp	r3, #1
 8006872:	d128      	bne.n	80068c6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006874:	69fb      	ldr	r3, [r7, #28]
 8006876:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006880:	2b00      	cmp	r3, #0
 8006882:	d110      	bne.n	80068a6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	015a      	lsls	r2, r3, #5
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	4413      	add	r3, r2
 800688c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	69ba      	ldr	r2, [r7, #24]
 8006894:	0151      	lsls	r1, r2, #5
 8006896:	69fa      	ldr	r2, [r7, #28]
 8006898:	440a      	add	r2, r1
 800689a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800689e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80068a2:	6013      	str	r3, [r2, #0]
 80068a4:	e00f      	b.n	80068c6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	015a      	lsls	r2, r3, #5
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	4413      	add	r3, r2
 80068ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	69ba      	ldr	r2, [r7, #24]
 80068b6:	0151      	lsls	r1, r2, #5
 80068b8:	69fa      	ldr	r2, [r7, #28]
 80068ba:	440a      	add	r2, r1
 80068bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068c4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	015a      	lsls	r2, r3, #5
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	4413      	add	r3, r2
 80068ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	69ba      	ldr	r2, [r7, #24]
 80068d6:	0151      	lsls	r1, r2, #5
 80068d8:	69fa      	ldr	r2, [r7, #28]
 80068da:	440a      	add	r2, r1
 80068dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80068e4:	6013      	str	r3, [r2, #0]
 80068e6:	e12f      	b.n	8006b48 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	015a      	lsls	r2, r3, #5
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	4413      	add	r3, r2
 80068f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	69ba      	ldr	r2, [r7, #24]
 80068f8:	0151      	lsls	r1, r2, #5
 80068fa:	69fa      	ldr	r2, [r7, #28]
 80068fc:	440a      	add	r2, r1
 80068fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006902:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006906:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	78db      	ldrb	r3, [r3, #3]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d015      	beq.n	800693c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	695b      	ldr	r3, [r3, #20]
 8006914:	2b00      	cmp	r3, #0
 8006916:	f000 8117 	beq.w	8006b48 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006920:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	f003 030f 	and.w	r3, r3, #15
 800692a:	2101      	movs	r1, #1
 800692c:	fa01 f303 	lsl.w	r3, r1, r3
 8006930:	69f9      	ldr	r1, [r7, #28]
 8006932:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006936:	4313      	orrs	r3, r2
 8006938:	634b      	str	r3, [r1, #52]	; 0x34
 800693a:	e105      	b.n	8006b48 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800693c:	69fb      	ldr	r3, [r7, #28]
 800693e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006948:	2b00      	cmp	r3, #0
 800694a:	d110      	bne.n	800696e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	015a      	lsls	r2, r3, #5
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	4413      	add	r3, r2
 8006954:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	69ba      	ldr	r2, [r7, #24]
 800695c:	0151      	lsls	r1, r2, #5
 800695e:	69fa      	ldr	r2, [r7, #28]
 8006960:	440a      	add	r2, r1
 8006962:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006966:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800696a:	6013      	str	r3, [r2, #0]
 800696c:	e00f      	b.n	800698e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	015a      	lsls	r2, r3, #5
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	4413      	add	r3, r2
 8006976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	69ba      	ldr	r2, [r7, #24]
 800697e:	0151      	lsls	r1, r2, #5
 8006980:	69fa      	ldr	r2, [r7, #28]
 8006982:	440a      	add	r2, r1
 8006984:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800698c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	68d9      	ldr	r1, [r3, #12]
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	781a      	ldrb	r2, [r3, #0]
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	b298      	uxth	r0, r3
 800699c:	79fb      	ldrb	r3, [r7, #7]
 800699e:	9300      	str	r3, [sp, #0]
 80069a0:	4603      	mov	r3, r0
 80069a2:	68f8      	ldr	r0, [r7, #12]
 80069a4:	f000 fa2b 	bl	8006dfe <USB_WritePacket>
 80069a8:	e0ce      	b.n	8006b48 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	015a      	lsls	r2, r3, #5
 80069ae:	69fb      	ldr	r3, [r7, #28]
 80069b0:	4413      	add	r3, r2
 80069b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069b6:	691b      	ldr	r3, [r3, #16]
 80069b8:	69ba      	ldr	r2, [r7, #24]
 80069ba:	0151      	lsls	r1, r2, #5
 80069bc:	69fa      	ldr	r2, [r7, #28]
 80069be:	440a      	add	r2, r1
 80069c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80069c4:	0cdb      	lsrs	r3, r3, #19
 80069c6:	04db      	lsls	r3, r3, #19
 80069c8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	015a      	lsls	r2, r3, #5
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	4413      	add	r3, r2
 80069d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069d6:	691b      	ldr	r3, [r3, #16]
 80069d8:	69ba      	ldr	r2, [r7, #24]
 80069da:	0151      	lsls	r1, r2, #5
 80069dc:	69fa      	ldr	r2, [r7, #28]
 80069de:	440a      	add	r2, r1
 80069e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80069e4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80069e8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80069ec:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	695b      	ldr	r3, [r3, #20]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d126      	bne.n	8006a44 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	015a      	lsls	r2, r3, #5
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	4413      	add	r3, r2
 80069fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a02:	691a      	ldr	r2, [r3, #16]
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a0c:	69b9      	ldr	r1, [r7, #24]
 8006a0e:	0148      	lsls	r0, r1, #5
 8006a10:	69f9      	ldr	r1, [r7, #28]
 8006a12:	4401      	add	r1, r0
 8006a14:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	015a      	lsls	r2, r3, #5
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	4413      	add	r3, r2
 8006a24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a28:	691b      	ldr	r3, [r3, #16]
 8006a2a:	69ba      	ldr	r2, [r7, #24]
 8006a2c:	0151      	lsls	r1, r2, #5
 8006a2e:	69fa      	ldr	r2, [r7, #28]
 8006a30:	440a      	add	r2, r1
 8006a32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a36:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006a3a:	6113      	str	r3, [r2, #16]
 8006a3c:	e036      	b.n	8006aac <USB_EPStartXfer+0x3dc>
 8006a3e:	bf00      	nop
 8006a40:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	695a      	ldr	r2, [r3, #20]
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	4413      	add	r3, r2
 8006a4e:	1e5a      	subs	r2, r3, #1
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a58:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	015a      	lsls	r2, r3, #5
 8006a5e:	69fb      	ldr	r3, [r7, #28]
 8006a60:	4413      	add	r3, r2
 8006a62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a66:	691a      	ldr	r2, [r3, #16]
 8006a68:	8afb      	ldrh	r3, [r7, #22]
 8006a6a:	04d9      	lsls	r1, r3, #19
 8006a6c:	4b39      	ldr	r3, [pc, #228]	; (8006b54 <USB_EPStartXfer+0x484>)
 8006a6e:	400b      	ands	r3, r1
 8006a70:	69b9      	ldr	r1, [r7, #24]
 8006a72:	0148      	lsls	r0, r1, #5
 8006a74:	69f9      	ldr	r1, [r7, #28]
 8006a76:	4401      	add	r1, r0
 8006a78:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8006a80:	69bb      	ldr	r3, [r7, #24]
 8006a82:	015a      	lsls	r2, r3, #5
 8006a84:	69fb      	ldr	r3, [r7, #28]
 8006a86:	4413      	add	r3, r2
 8006a88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a8c:	691a      	ldr	r2, [r3, #16]
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	8af9      	ldrh	r1, [r7, #22]
 8006a94:	fb01 f303 	mul.w	r3, r1, r3
 8006a98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a9c:	69b9      	ldr	r1, [r7, #24]
 8006a9e:	0148      	lsls	r0, r1, #5
 8006aa0:	69f9      	ldr	r1, [r7, #28]
 8006aa2:	4401      	add	r1, r0
 8006aa4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006aac:	79fb      	ldrb	r3, [r7, #7]
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d10d      	bne.n	8006ace <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d009      	beq.n	8006ace <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	68d9      	ldr	r1, [r3, #12]
 8006abe:	69bb      	ldr	r3, [r7, #24]
 8006ac0:	015a      	lsls	r2, r3, #5
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aca:	460a      	mov	r2, r1
 8006acc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	78db      	ldrb	r3, [r3, #3]
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d128      	bne.n	8006b28 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d110      	bne.n	8006b08 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	015a      	lsls	r2, r3, #5
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	4413      	add	r3, r2
 8006aee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	69ba      	ldr	r2, [r7, #24]
 8006af6:	0151      	lsls	r1, r2, #5
 8006af8:	69fa      	ldr	r2, [r7, #28]
 8006afa:	440a      	add	r2, r1
 8006afc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b00:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006b04:	6013      	str	r3, [r2, #0]
 8006b06:	e00f      	b.n	8006b28 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006b08:	69bb      	ldr	r3, [r7, #24]
 8006b0a:	015a      	lsls	r2, r3, #5
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	4413      	add	r3, r2
 8006b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	69ba      	ldr	r2, [r7, #24]
 8006b18:	0151      	lsls	r1, r2, #5
 8006b1a:	69fa      	ldr	r2, [r7, #28]
 8006b1c:	440a      	add	r2, r1
 8006b1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b26:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	015a      	lsls	r2, r3, #5
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	4413      	add	r3, r2
 8006b30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	69ba      	ldr	r2, [r7, #24]
 8006b38:	0151      	lsls	r1, r2, #5
 8006b3a:	69fa      	ldr	r2, [r7, #28]
 8006b3c:	440a      	add	r2, r1
 8006b3e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b42:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006b46:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3720      	adds	r7, #32
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	1ff80000 	.word	0x1ff80000

08006b58 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b087      	sub	sp, #28
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	4613      	mov	r3, r2
 8006b64:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	785b      	ldrb	r3, [r3, #1]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	f040 80cd 	bne.w	8006d14 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d132      	bne.n	8006be8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	015a      	lsls	r2, r3, #5
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	4413      	add	r3, r2
 8006b8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	693a      	ldr	r2, [r7, #16]
 8006b92:	0151      	lsls	r1, r2, #5
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	440a      	add	r2, r1
 8006b98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b9c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006ba0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006ba4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	015a      	lsls	r2, r3, #5
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bb2:	691b      	ldr	r3, [r3, #16]
 8006bb4:	693a      	ldr	r2, [r7, #16]
 8006bb6:	0151      	lsls	r1, r2, #5
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	440a      	add	r2, r1
 8006bbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006bc0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006bc4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	015a      	lsls	r2, r3, #5
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	4413      	add	r3, r2
 8006bce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bd2:	691b      	ldr	r3, [r3, #16]
 8006bd4:	693a      	ldr	r2, [r7, #16]
 8006bd6:	0151      	lsls	r1, r2, #5
 8006bd8:	697a      	ldr	r2, [r7, #20]
 8006bda:	440a      	add	r2, r1
 8006bdc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006be0:	0cdb      	lsrs	r3, r3, #19
 8006be2:	04db      	lsls	r3, r3, #19
 8006be4:	6113      	str	r3, [r2, #16]
 8006be6:	e04e      	b.n	8006c86 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	015a      	lsls	r2, r3, #5
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	4413      	add	r3, r2
 8006bf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bf4:	691b      	ldr	r3, [r3, #16]
 8006bf6:	693a      	ldr	r2, [r7, #16]
 8006bf8:	0151      	lsls	r1, r2, #5
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	440a      	add	r2, r1
 8006bfe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c02:	0cdb      	lsrs	r3, r3, #19
 8006c04:	04db      	lsls	r3, r3, #19
 8006c06:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	015a      	lsls	r2, r3, #5
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	4413      	add	r3, r2
 8006c10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	693a      	ldr	r2, [r7, #16]
 8006c18:	0151      	lsls	r1, r2, #5
 8006c1a:	697a      	ldr	r2, [r7, #20]
 8006c1c:	440a      	add	r2, r1
 8006c1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c22:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c26:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c2a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	695a      	ldr	r2, [r3, #20]
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d903      	bls.n	8006c40 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	689a      	ldr	r2, [r3, #8]
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	015a      	lsls	r2, r3, #5
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	4413      	add	r3, r2
 8006c48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c4c:	691b      	ldr	r3, [r3, #16]
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	0151      	lsls	r1, r2, #5
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	440a      	add	r2, r1
 8006c56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c5a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006c5e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	015a      	lsls	r2, r3, #5
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	4413      	add	r3, r2
 8006c68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c6c:	691a      	ldr	r2, [r3, #16]
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	695b      	ldr	r3, [r3, #20]
 8006c72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c76:	6939      	ldr	r1, [r7, #16]
 8006c78:	0148      	lsls	r0, r1, #5
 8006c7a:	6979      	ldr	r1, [r7, #20]
 8006c7c:	4401      	add	r1, r0
 8006c7e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006c82:	4313      	orrs	r3, r2
 8006c84:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006c86:	79fb      	ldrb	r3, [r7, #7]
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	d11e      	bne.n	8006cca <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	691b      	ldr	r3, [r3, #16]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d009      	beq.n	8006ca8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	015a      	lsls	r2, r3, #5
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	4413      	add	r3, r2
 8006c9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	015a      	lsls	r2, r3, #5
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	4413      	add	r3, r2
 8006cb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	693a      	ldr	r2, [r7, #16]
 8006cb8:	0151      	lsls	r1, r2, #5
 8006cba:	697a      	ldr	r2, [r7, #20]
 8006cbc:	440a      	add	r2, r1
 8006cbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cc2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006cc6:	6013      	str	r3, [r2, #0]
 8006cc8:	e092      	b.n	8006df0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	015a      	lsls	r2, r3, #5
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	693a      	ldr	r2, [r7, #16]
 8006cda:	0151      	lsls	r1, r2, #5
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	440a      	add	r2, r1
 8006ce0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ce4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ce8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	695b      	ldr	r3, [r3, #20]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d07e      	beq.n	8006df0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cf8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	781b      	ldrb	r3, [r3, #0]
 8006cfe:	f003 030f 	and.w	r3, r3, #15
 8006d02:	2101      	movs	r1, #1
 8006d04:	fa01 f303 	lsl.w	r3, r1, r3
 8006d08:	6979      	ldr	r1, [r7, #20]
 8006d0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	634b      	str	r3, [r1, #52]	; 0x34
 8006d12:	e06d      	b.n	8006df0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	015a      	lsls	r2, r3, #5
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d20:	691b      	ldr	r3, [r3, #16]
 8006d22:	693a      	ldr	r2, [r7, #16]
 8006d24:	0151      	lsls	r1, r2, #5
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	440a      	add	r2, r1
 8006d2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d2e:	0cdb      	lsrs	r3, r3, #19
 8006d30:	04db      	lsls	r3, r3, #19
 8006d32:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	015a      	lsls	r2, r3, #5
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	693a      	ldr	r2, [r7, #16]
 8006d44:	0151      	lsls	r1, r2, #5
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	440a      	add	r2, r1
 8006d4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d4e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006d52:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006d56:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	695b      	ldr	r3, [r3, #20]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d003      	beq.n	8006d68 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	689a      	ldr	r2, [r3, #8]
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	015a      	lsls	r2, r3, #5
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	4413      	add	r3, r2
 8006d70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d74:	691b      	ldr	r3, [r3, #16]
 8006d76:	693a      	ldr	r2, [r7, #16]
 8006d78:	0151      	lsls	r1, r2, #5
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	440a      	add	r2, r1
 8006d7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d82:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006d86:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d94:	691a      	ldr	r2, [r3, #16]
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d9e:	6939      	ldr	r1, [r7, #16]
 8006da0:	0148      	lsls	r0, r1, #5
 8006da2:	6979      	ldr	r1, [r7, #20]
 8006da4:	4401      	add	r1, r0
 8006da6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006daa:	4313      	orrs	r3, r2
 8006dac:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006dae:	79fb      	ldrb	r3, [r7, #7]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d10d      	bne.n	8006dd0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d009      	beq.n	8006dd0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	68d9      	ldr	r1, [r3, #12]
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	015a      	lsls	r2, r3, #5
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	4413      	add	r3, r2
 8006dc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dcc:	460a      	mov	r2, r1
 8006dce:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	015a      	lsls	r2, r3, #5
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	4413      	add	r3, r2
 8006dd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	693a      	ldr	r2, [r7, #16]
 8006de0:	0151      	lsls	r1, r2, #5
 8006de2:	697a      	ldr	r2, [r7, #20]
 8006de4:	440a      	add	r2, r1
 8006de6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006dea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006dee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006df0:	2300      	movs	r3, #0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	371c      	adds	r7, #28
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr

08006dfe <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006dfe:	b480      	push	{r7}
 8006e00:	b089      	sub	sp, #36	; 0x24
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	60f8      	str	r0, [r7, #12]
 8006e06:	60b9      	str	r1, [r7, #8]
 8006e08:	4611      	mov	r1, r2
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	460b      	mov	r3, r1
 8006e0e:	71fb      	strb	r3, [r7, #7]
 8006e10:	4613      	mov	r3, r2
 8006e12:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8006e1c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d11a      	bne.n	8006e5a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006e24:	88bb      	ldrh	r3, [r7, #4]
 8006e26:	3303      	adds	r3, #3
 8006e28:	089b      	lsrs	r3, r3, #2
 8006e2a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	61bb      	str	r3, [r7, #24]
 8006e30:	e00f      	b.n	8006e52 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006e32:	79fb      	ldrb	r3, [r7, #7]
 8006e34:	031a      	lsls	r2, r3, #12
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	4413      	add	r3, r2
 8006e3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e3e:	461a      	mov	r2, r3
 8006e40:	69fb      	ldr	r3, [r7, #28]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	3304      	adds	r3, #4
 8006e4a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	3301      	adds	r3, #1
 8006e50:	61bb      	str	r3, [r7, #24]
 8006e52:	69ba      	ldr	r2, [r7, #24]
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d3eb      	bcc.n	8006e32 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3724      	adds	r7, #36	; 0x24
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr

08006e68 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b089      	sub	sp, #36	; 0x24
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	4613      	mov	r3, r2
 8006e74:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8006e7e:	88fb      	ldrh	r3, [r7, #6]
 8006e80:	3303      	adds	r3, #3
 8006e82:	089b      	lsrs	r3, r3, #2
 8006e84:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8006e86:	2300      	movs	r3, #0
 8006e88:	61bb      	str	r3, [r7, #24]
 8006e8a:	e00b      	b.n	8006ea4 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	601a      	str	r2, [r3, #0]
    pDest++;
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	3304      	adds	r3, #4
 8006e9c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	61bb      	str	r3, [r7, #24]
 8006ea4:	69ba      	ldr	r2, [r7, #24]
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d3ef      	bcc.n	8006e8c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8006eac:	69fb      	ldr	r3, [r7, #28]
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3724      	adds	r7, #36	; 0x24
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006eba:	b480      	push	{r7}
 8006ebc:	b085      	sub	sp, #20
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
 8006ec2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	781b      	ldrb	r3, [r3, #0]
 8006ecc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	785b      	ldrb	r3, [r3, #1]
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d12c      	bne.n	8006f30 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	015a      	lsls	r2, r3, #5
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	4413      	add	r3, r2
 8006ede:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	db12      	blt.n	8006f0e <USB_EPSetStall+0x54>
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00f      	beq.n	8006f0e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	015a      	lsls	r2, r3, #5
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	4413      	add	r3, r2
 8006ef6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	68ba      	ldr	r2, [r7, #8]
 8006efe:	0151      	lsls	r1, r2, #5
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	440a      	add	r2, r1
 8006f04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f08:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006f0c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	015a      	lsls	r2, r3, #5
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	4413      	add	r3, r2
 8006f16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68ba      	ldr	r2, [r7, #8]
 8006f1e:	0151      	lsls	r1, r2, #5
 8006f20:	68fa      	ldr	r2, [r7, #12]
 8006f22:	440a      	add	r2, r1
 8006f24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006f2c:	6013      	str	r3, [r2, #0]
 8006f2e:	e02b      	b.n	8006f88 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	015a      	lsls	r2, r3, #5
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	4413      	add	r3, r2
 8006f38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	db12      	blt.n	8006f68 <USB_EPSetStall+0xae>
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00f      	beq.n	8006f68 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	015a      	lsls	r2, r3, #5
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	4413      	add	r3, r2
 8006f50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68ba      	ldr	r2, [r7, #8]
 8006f58:	0151      	lsls	r1, r2, #5
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	440a      	add	r2, r1
 8006f5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f62:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006f66:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	015a      	lsls	r2, r3, #5
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	4413      	add	r3, r2
 8006f70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	68ba      	ldr	r2, [r7, #8]
 8006f78:	0151      	lsls	r1, r2, #5
 8006f7a:	68fa      	ldr	r2, [r7, #12]
 8006f7c:	440a      	add	r2, r1
 8006f7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f82:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006f86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3714      	adds	r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr

08006f96 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f96:	b480      	push	{r7}
 8006f98:	b085      	sub	sp, #20
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
 8006f9e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	785b      	ldrb	r3, [r3, #1]
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d128      	bne.n	8007004 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	015a      	lsls	r2, r3, #5
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	4413      	add	r3, r2
 8006fba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68ba      	ldr	r2, [r7, #8]
 8006fc2:	0151      	lsls	r1, r2, #5
 8006fc4:	68fa      	ldr	r2, [r7, #12]
 8006fc6:	440a      	add	r2, r1
 8006fc8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fcc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006fd0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	78db      	ldrb	r3, [r3, #3]
 8006fd6:	2b03      	cmp	r3, #3
 8006fd8:	d003      	beq.n	8006fe2 <USB_EPClearStall+0x4c>
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	78db      	ldrb	r3, [r3, #3]
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	d138      	bne.n	8007054 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	68ba      	ldr	r2, [r7, #8]
 8006ff2:	0151      	lsls	r1, r2, #5
 8006ff4:	68fa      	ldr	r2, [r7, #12]
 8006ff6:	440a      	add	r2, r1
 8006ff8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007000:	6013      	str	r3, [r2, #0]
 8007002:	e027      	b.n	8007054 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	015a      	lsls	r2, r3, #5
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	4413      	add	r3, r2
 800700c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68ba      	ldr	r2, [r7, #8]
 8007014:	0151      	lsls	r1, r2, #5
 8007016:	68fa      	ldr	r2, [r7, #12]
 8007018:	440a      	add	r2, r1
 800701a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800701e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007022:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	78db      	ldrb	r3, [r3, #3]
 8007028:	2b03      	cmp	r3, #3
 800702a:	d003      	beq.n	8007034 <USB_EPClearStall+0x9e>
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	78db      	ldrb	r3, [r3, #3]
 8007030:	2b02      	cmp	r3, #2
 8007032:	d10f      	bne.n	8007054 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	015a      	lsls	r2, r3, #5
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	4413      	add	r3, r2
 800703c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	68ba      	ldr	r2, [r7, #8]
 8007044:	0151      	lsls	r1, r2, #5
 8007046:	68fa      	ldr	r2, [r7, #12]
 8007048:	440a      	add	r2, r1
 800704a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800704e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007052:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3714      	adds	r7, #20
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr

08007062 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007062:	b480      	push	{r7}
 8007064:	b085      	sub	sp, #20
 8007066:	af00      	add	r7, sp, #0
 8007068:	6078      	str	r0, [r7, #4]
 800706a:	460b      	mov	r3, r1
 800706c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	68fa      	ldr	r2, [r7, #12]
 800707c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007080:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007084:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	78fb      	ldrb	r3, [r7, #3]
 8007090:	011b      	lsls	r3, r3, #4
 8007092:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007096:	68f9      	ldr	r1, [r7, #12]
 8007098:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800709c:	4313      	orrs	r3, r2
 800709e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3714      	adds	r7, #20
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr

080070ae <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80070ae:	b480      	push	{r7}
 80070b0:	b085      	sub	sp, #20
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	68fa      	ldr	r2, [r7, #12]
 80070c4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80070c8:	f023 0303 	bic.w	r3, r3, #3
 80070cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80070dc:	f023 0302 	bic.w	r3, r3, #2
 80070e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3714      	adds	r7, #20
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b085      	sub	sp, #20
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800710a:	f023 0303 	bic.w	r3, r3, #3
 800710e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800711e:	f043 0302 	orr.w	r3, r3, #2
 8007122:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007124:	2300      	movs	r3, #0
}
 8007126:	4618      	mov	r0, r3
 8007128:	3714      	adds	r7, #20
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr

08007132 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007132:	b480      	push	{r7}
 8007134:	b085      	sub	sp, #20
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	695b      	ldr	r3, [r3, #20]
 800713e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	4013      	ands	r3, r2
 8007148:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800714a:	68fb      	ldr	r3, [r7, #12]
}
 800714c:	4618      	mov	r0, r3
 800714e:	3714      	adds	r7, #20
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800716a:	699b      	ldr	r3, [r3, #24]
 800716c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007174:	69db      	ldr	r3, [r3, #28]
 8007176:	68ba      	ldr	r2, [r7, #8]
 8007178:	4013      	ands	r3, r2
 800717a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	0c1b      	lsrs	r3, r3, #16
}
 8007180:	4618      	mov	r0, r3
 8007182:	3714      	adds	r7, #20
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800718c:	b480      	push	{r7}
 800718e:	b085      	sub	sp, #20
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800719e:	699b      	ldr	r3, [r3, #24]
 80071a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071a8:	69db      	ldr	r3, [r3, #28]
 80071aa:	68ba      	ldr	r2, [r7, #8]
 80071ac:	4013      	ands	r3, r2
 80071ae:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	b29b      	uxth	r3, r3
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3714      	adds	r7, #20
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b085      	sub	sp, #20
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
 80071c8:	460b      	mov	r3, r1
 80071ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80071d0:	78fb      	ldrb	r3, [r7, #3]
 80071d2:	015a      	lsls	r2, r3, #5
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	4413      	add	r3, r2
 80071d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071e6:	695b      	ldr	r3, [r3, #20]
 80071e8:	68ba      	ldr	r2, [r7, #8]
 80071ea:	4013      	ands	r3, r2
 80071ec:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80071ee:	68bb      	ldr	r3, [r7, #8]
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3714      	adds	r7, #20
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr

080071fc <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b087      	sub	sp, #28
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
 8007204:	460b      	mov	r3, r1
 8007206:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007212:	691b      	ldr	r3, [r3, #16]
 8007214:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800721c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800721e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007220:	78fb      	ldrb	r3, [r7, #3]
 8007222:	f003 030f 	and.w	r3, r3, #15
 8007226:	68fa      	ldr	r2, [r7, #12]
 8007228:	fa22 f303 	lsr.w	r3, r2, r3
 800722c:	01db      	lsls	r3, r3, #7
 800722e:	b2db      	uxtb	r3, r3
 8007230:	693a      	ldr	r2, [r7, #16]
 8007232:	4313      	orrs	r3, r2
 8007234:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007236:	78fb      	ldrb	r3, [r7, #3]
 8007238:	015a      	lsls	r2, r3, #5
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	4413      	add	r3, r2
 800723e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	693a      	ldr	r2, [r7, #16]
 8007246:	4013      	ands	r3, r2
 8007248:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800724a:	68bb      	ldr	r3, [r7, #8]
}
 800724c:	4618      	mov	r0, r3
 800724e:	371c      	adds	r7, #28
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	695b      	ldr	r3, [r3, #20]
 8007264:	f003 0301 	and.w	r3, r3, #1
}
 8007268:	4618      	mov	r0, r3
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68fa      	ldr	r2, [r7, #12]
 800728a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800728e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007292:	f023 0307 	bic.w	r3, r3, #7
 8007296:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	68fa      	ldr	r2, [r7, #12]
 80072a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80072a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072aa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80072ac:	2300      	movs	r3, #0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3714      	adds	r7, #20
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr
	...

080072bc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80072bc:	b480      	push	{r7}
 80072be:	b087      	sub	sp, #28
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	460b      	mov	r3, r1
 80072c6:	607a      	str	r2, [r7, #4]
 80072c8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	333c      	adds	r3, #60	; 0x3c
 80072d2:	3304      	adds	r3, #4
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	4a26      	ldr	r2, [pc, #152]	; (8007374 <USB_EP0_OutStart+0xb8>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d90a      	bls.n	80072f6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80072ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072f0:	d101      	bne.n	80072f6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80072f2:	2300      	movs	r3, #0
 80072f4:	e037      	b.n	8007366 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072fc:	461a      	mov	r2, r3
 80072fe:	2300      	movs	r3, #0
 8007300:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007308:	691b      	ldr	r3, [r3, #16]
 800730a:	697a      	ldr	r2, [r7, #20]
 800730c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007310:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007314:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800731c:	691b      	ldr	r3, [r3, #16]
 800731e:	697a      	ldr	r2, [r7, #20]
 8007320:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007324:	f043 0318 	orr.w	r3, r3, #24
 8007328:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007330:	691b      	ldr	r3, [r3, #16]
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007338:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800733c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800733e:	7afb      	ldrb	r3, [r7, #11]
 8007340:	2b01      	cmp	r3, #1
 8007342:	d10f      	bne.n	8007364 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800734a:	461a      	mov	r2, r3
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	697a      	ldr	r2, [r7, #20]
 800735a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800735e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007362:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	371c      	adds	r7, #28
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
 8007372:	bf00      	nop
 8007374:	4f54300a 	.word	0x4f54300a

08007378 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007378:	b480      	push	{r7}
 800737a:	b085      	sub	sp, #20
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007380:	2300      	movs	r3, #0
 8007382:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	3301      	adds	r3, #1
 8007388:	60fb      	str	r3, [r7, #12]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	4a13      	ldr	r2, [pc, #76]	; (80073dc <USB_CoreReset+0x64>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d901      	bls.n	8007396 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007392:	2303      	movs	r3, #3
 8007394:	e01b      	b.n	80073ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	691b      	ldr	r3, [r3, #16]
 800739a:	2b00      	cmp	r3, #0
 800739c:	daf2      	bge.n	8007384 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800739e:	2300      	movs	r3, #0
 80073a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	f043 0201 	orr.w	r2, r3, #1
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	3301      	adds	r3, #1
 80073b2:	60fb      	str	r3, [r7, #12]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	4a09      	ldr	r2, [pc, #36]	; (80073dc <USB_CoreReset+0x64>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d901      	bls.n	80073c0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80073bc:	2303      	movs	r3, #3
 80073be:	e006      	b.n	80073ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	691b      	ldr	r3, [r3, #16]
 80073c4:	f003 0301 	and.w	r3, r3, #1
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d0f0      	beq.n	80073ae <USB_CoreReset+0x36>

  return HAL_OK;
 80073cc:	2300      	movs	r3, #0
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3714      	adds	r7, #20
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	00030d40 	.word	0x00030d40

080073e0 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	460b      	mov	r3, r1
 80073ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 80073ec:	2010      	movs	r0, #16
 80073ee:	f001 fec1 	bl	8009174 <malloc>
 80073f2:	4603      	mov	r3, r0
 80073f4:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d105      	bne.n	8007408 <USBD_HID_Init+0x28>
  {
    pdev->pClassData = NULL;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8007404:	2302      	movs	r3, #2
 8007406:	e01b      	b.n	8007440 <USBD_HID_Init+0x60>
  }

  pdev->pClassData = (void *)hhid;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	7c1b      	ldrb	r3, [r3, #16]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d103      	bne.n	8007420 <USBD_HID_Init+0x40>
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_HS_BINTERVAL;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2207      	movs	r2, #7
 800741c:	875a      	strh	r2, [r3, #58]	; 0x3a
 800741e:	e002      	b.n	8007426 <USBD_HID_Init+0x46>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_FS_BINTERVAL;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	220a      	movs	r2, #10
 8007424:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

    /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8007426:	2304      	movs	r3, #4
 8007428:	2203      	movs	r2, #3
 800742a:	2181      	movs	r1, #129	; 0x81
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f001 fd3a 	bl	8008ea6 <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2201      	movs	r2, #1
 8007436:	871a      	strh	r2, [r3, #56]	; 0x38

  hhid->state = HID_IDLE;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b082      	sub	sp, #8
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	460b      	mov	r3, r1
 8007452:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 8007454:	2181      	movs	r1, #129	; 0x81
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f001 fd4b 	bl	8008ef2 <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	871a      	strh	r2, [r3, #56]	; 0x38
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = 0U;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800746e:	2b00      	cmp	r3, #0
 8007470:	d009      	beq.n	8007486 <USBD_HID_DeInit+0x3e>
  {
    (void)USBD_free(pdev->pClassData);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007478:	4618      	mov	r0, r3
 800747a:	f001 fe83 	bl	8009184 <free>
    pdev->pClassData = NULL;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007486:	2300      	movs	r3, #0
}
 8007488:	4618      	mov	r0, r3
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b086      	sub	sp, #24
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80074a0:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 80074a2:	2300      	movs	r3, #0
 80074a4:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 80074a6:	2300      	movs	r3, #0
 80074a8:	817b      	strh	r3, [r7, #10]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	781b      	ldrb	r3, [r3, #0]
 80074ae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d045      	beq.n	8007542 <USBD_HID_Setup+0xb2>
 80074b6:	2b20      	cmp	r3, #32
 80074b8:	f040 80d4 	bne.w	8007664 <USBD_HID_Setup+0x1d4>
  {
  case USB_REQ_TYPE_CLASS :
    switch (req->bRequest)
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	785b      	ldrb	r3, [r3, #1]
 80074c0:	3b02      	subs	r3, #2
 80074c2:	2b09      	cmp	r3, #9
 80074c4:	d835      	bhi.n	8007532 <USBD_HID_Setup+0xa2>
 80074c6:	a201      	add	r2, pc, #4	; (adr r2, 80074cc <USBD_HID_Setup+0x3c>)
 80074c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074cc:	08007523 	.word	0x08007523
 80074d0:	08007503 	.word	0x08007503
 80074d4:	08007533 	.word	0x08007533
 80074d8:	08007533 	.word	0x08007533
 80074dc:	08007533 	.word	0x08007533
 80074e0:	08007533 	.word	0x08007533
 80074e4:	08007533 	.word	0x08007533
 80074e8:	08007533 	.word	0x08007533
 80074ec:	08007511 	.word	0x08007511
 80074f0:	080074f5 	.word	0x080074f5
    {
    case HID_REQ_SET_PROTOCOL:
      hhid->Protocol = (uint8_t)(req->wValue);
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	885b      	ldrh	r3, [r3, #2]
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	461a      	mov	r2, r3
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	601a      	str	r2, [r3, #0]
      break;
 8007500:	e01e      	b.n	8007540 <USBD_HID_Setup+0xb0>

    case HID_REQ_GET_PROTOCOL:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2201      	movs	r2, #1
 8007506:	4619      	mov	r1, r3
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f001 f992 	bl	8008832 <USBD_CtlSendData>
      break;
 800750e:	e017      	b.n	8007540 <USBD_HID_Setup+0xb0>

    case HID_REQ_SET_IDLE:
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	885b      	ldrh	r3, [r3, #2]
 8007514:	0a1b      	lsrs	r3, r3, #8
 8007516:	b29b      	uxth	r3, r3
 8007518:	b2db      	uxtb	r3, r3
 800751a:	461a      	mov	r2, r3
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	605a      	str	r2, [r3, #4]
      break;
 8007520:	e00e      	b.n	8007540 <USBD_HID_Setup+0xb0>

    case HID_REQ_GET_IDLE:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	3304      	adds	r3, #4
 8007526:	2201      	movs	r2, #1
 8007528:	4619      	mov	r1, r3
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f001 f981 	bl	8008832 <USBD_CtlSendData>
      break;
 8007530:	e006      	b.n	8007540 <USBD_HID_Setup+0xb0>

    default:
      USBD_CtlError(pdev, req);
 8007532:	6839      	ldr	r1, [r7, #0]
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f001 f90b 	bl	8008750 <USBD_CtlError>
      ret = USBD_FAIL;
 800753a:	2303      	movs	r3, #3
 800753c:	75fb      	strb	r3, [r7, #23]
      break;
 800753e:	bf00      	nop
    }
    break;
 8007540:	e097      	b.n	8007672 <USBD_HID_Setup+0x1e2>
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	785b      	ldrb	r3, [r3, #1]
 8007546:	2b0b      	cmp	r3, #11
 8007548:	f200 8083 	bhi.w	8007652 <USBD_HID_Setup+0x1c2>
 800754c:	a201      	add	r2, pc, #4	; (adr r2, 8007554 <USBD_HID_Setup+0xc4>)
 800754e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007552:	bf00      	nop
 8007554:	08007585 	.word	0x08007585
 8007558:	08007661 	.word	0x08007661
 800755c:	08007653 	.word	0x08007653
 8007560:	08007653 	.word	0x08007653
 8007564:	08007653 	.word	0x08007653
 8007568:	08007653 	.word	0x08007653
 800756c:	080075ad 	.word	0x080075ad
 8007570:	08007653 	.word	0x08007653
 8007574:	08007653 	.word	0x08007653
 8007578:	08007653 	.word	0x08007653
 800757c:	08007605 	.word	0x08007605
 8007580:	0800762d 	.word	0x0800762d
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800758a:	2b03      	cmp	r3, #3
 800758c:	d107      	bne.n	800759e <USBD_HID_Setup+0x10e>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800758e:	f107 030a 	add.w	r3, r7, #10
 8007592:	2202      	movs	r2, #2
 8007594:	4619      	mov	r1, r3
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f001 f94b 	bl	8008832 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800759c:	e061      	b.n	8007662 <USBD_HID_Setup+0x1d2>
        USBD_CtlError(pdev, req);
 800759e:	6839      	ldr	r1, [r7, #0]
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f001 f8d5 	bl	8008750 <USBD_CtlError>
        ret = USBD_FAIL;
 80075a6:	2303      	movs	r3, #3
 80075a8:	75fb      	strb	r3, [r7, #23]
      break;
 80075aa:	e05a      	b.n	8007662 <USBD_HID_Setup+0x1d2>

    case USB_REQ_GET_DESCRIPTOR:
      if ((req->wValue >> 8) == HID_REPORT_DESC)
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	885b      	ldrh	r3, [r3, #2]
 80075b0:	0a1b      	lsrs	r3, r3, #8
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	2b22      	cmp	r3, #34	; 0x22
 80075b6:	d108      	bne.n	80075ca <USBD_HID_Setup+0x13a>
      {
        len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	88db      	ldrh	r3, [r3, #6]
 80075bc:	2b4a      	cmp	r3, #74	; 0x4a
 80075be:	bf28      	it	cs
 80075c0:	234a      	movcs	r3, #74	; 0x4a
 80075c2:	82bb      	strh	r3, [r7, #20]
        pbuf = HID_MOUSE_ReportDesc;
 80075c4:	4b2d      	ldr	r3, [pc, #180]	; (800767c <USBD_HID_Setup+0x1ec>)
 80075c6:	613b      	str	r3, [r7, #16]
 80075c8:	e015      	b.n	80075f6 <USBD_HID_Setup+0x166>
      }
      else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	885b      	ldrh	r3, [r3, #2]
 80075ce:	0a1b      	lsrs	r3, r3, #8
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	2b21      	cmp	r3, #33	; 0x21
 80075d4:	d108      	bne.n	80075e8 <USBD_HID_Setup+0x158>
      {
        pbuf = USBD_HID_Desc;
 80075d6:	4b2a      	ldr	r3, [pc, #168]	; (8007680 <USBD_HID_Setup+0x1f0>)
 80075d8:	613b      	str	r3, [r7, #16]
        len = MIN(USB_HID_DESC_SIZ, req->wLength);
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	88db      	ldrh	r3, [r3, #6]
 80075de:	2b09      	cmp	r3, #9
 80075e0:	bf28      	it	cs
 80075e2:	2309      	movcs	r3, #9
 80075e4:	82bb      	strh	r3, [r7, #20]
 80075e6:	e006      	b.n	80075f6 <USBD_HID_Setup+0x166>
      }
      else
      {
        USBD_CtlError(pdev, req);
 80075e8:	6839      	ldr	r1, [r7, #0]
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f001 f8b0 	bl	8008750 <USBD_CtlError>
        ret = USBD_FAIL;
 80075f0:	2303      	movs	r3, #3
 80075f2:	75fb      	strb	r3, [r7, #23]
        break;
 80075f4:	e035      	b.n	8007662 <USBD_HID_Setup+0x1d2>
      }
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80075f6:	8abb      	ldrh	r3, [r7, #20]
 80075f8:	461a      	mov	r2, r3
 80075fa:	6939      	ldr	r1, [r7, #16]
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f001 f918 	bl	8008832 <USBD_CtlSendData>
      break;
 8007602:	e02e      	b.n	8007662 <USBD_HID_Setup+0x1d2>

    case USB_REQ_GET_INTERFACE :
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800760a:	2b03      	cmp	r3, #3
 800760c:	d107      	bne.n	800761e <USBD_HID_Setup+0x18e>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	3308      	adds	r3, #8
 8007612:	2201      	movs	r2, #1
 8007614:	4619      	mov	r1, r3
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f001 f90b 	bl	8008832 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800761c:	e021      	b.n	8007662 <USBD_HID_Setup+0x1d2>
        USBD_CtlError(pdev, req);
 800761e:	6839      	ldr	r1, [r7, #0]
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f001 f895 	bl	8008750 <USBD_CtlError>
        ret = USBD_FAIL;
 8007626:	2303      	movs	r3, #3
 8007628:	75fb      	strb	r3, [r7, #23]
      break;
 800762a:	e01a      	b.n	8007662 <USBD_HID_Setup+0x1d2>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007632:	2b03      	cmp	r3, #3
 8007634:	d106      	bne.n	8007644 <USBD_HID_Setup+0x1b4>
      {
        hhid->AltSetting = (uint8_t)(req->wValue);
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	885b      	ldrh	r3, [r3, #2]
 800763a:	b2db      	uxtb	r3, r3
 800763c:	461a      	mov	r2, r3
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	609a      	str	r2, [r3, #8]
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8007642:	e00e      	b.n	8007662 <USBD_HID_Setup+0x1d2>
        USBD_CtlError(pdev, req);
 8007644:	6839      	ldr	r1, [r7, #0]
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f001 f882 	bl	8008750 <USBD_CtlError>
        ret = USBD_FAIL;
 800764c:	2303      	movs	r3, #3
 800764e:	75fb      	strb	r3, [r7, #23]
      break;
 8007650:	e007      	b.n	8007662 <USBD_HID_Setup+0x1d2>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8007652:	6839      	ldr	r1, [r7, #0]
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f001 f87b 	bl	8008750 <USBD_CtlError>
      ret = USBD_FAIL;
 800765a:	2303      	movs	r3, #3
 800765c:	75fb      	strb	r3, [r7, #23]
      break;
 800765e:	e000      	b.n	8007662 <USBD_HID_Setup+0x1d2>
      break;
 8007660:	bf00      	nop
    }
    break;
 8007662:	e006      	b.n	8007672 <USBD_HID_Setup+0x1e2>

  default:
    USBD_CtlError(pdev, req);
 8007664:	6839      	ldr	r1, [r7, #0]
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f001 f872 	bl	8008750 <USBD_CtlError>
    ret = USBD_FAIL;
 800766c:	2303      	movs	r3, #3
 800766e:	75fb      	strb	r3, [r7, #23]
    break;
 8007670:	bf00      	nop
  }

  return (uint8_t)ret;
 8007672:	7dfb      	ldrb	r3, [r7, #23]
}
 8007674:	4618      	mov	r0, r3
 8007676:	3718      	adds	r7, #24
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}
 800767c:	200000d8 	.word	0x200000d8
 8007680:	200000c0 	.word	0x200000c0

08007684 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8007684:	b480      	push	{r7}
 8007686:	b083      	sub	sp, #12
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgFSDesc);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2222      	movs	r2, #34	; 0x22
 8007690:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgFSDesc;
 8007692:	4b03      	ldr	r3, [pc, #12]	; (80076a0 <USBD_HID_GetFSCfgDesc+0x1c>)
}
 8007694:	4618      	mov	r0, r3
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr
 80076a0:	20000054 	.word	0x20000054

080076a4 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgHSDesc);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2222      	movs	r2, #34	; 0x22
 80076b0:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgHSDesc;
 80076b2:	4b03      	ldr	r3, [pc, #12]	; (80076c0 <USBD_HID_GetHSCfgDesc+0x1c>)
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr
 80076c0:	20000078 	.word	0x20000078

080076c4 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_OtherSpeedCfgDesc);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2222      	movs	r2, #34	; 0x22
 80076d0:	801a      	strh	r2, [r3, #0]

  return USBD_HID_OtherSpeedCfgDesc;
 80076d2:	4b03      	ldr	r3, [pc, #12]	; (80076e0 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	370c      	adds	r7, #12
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr
 80076e0:	2000009c 	.word	0x2000009c

080076e4 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	460b      	mov	r3, r1
 80076ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80076f6:	2200      	movs	r2, #0
 80076f8:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 80076fa:	2300      	movs	r3, #0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	370c      	adds	r7, #12
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <USBD_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8007708:	b480      	push	{r7}
 800770a:	b083      	sub	sp, #12
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	220a      	movs	r2, #10
 8007714:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8007716:	4b03      	ldr	r3, [pc, #12]	; (8007724 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8007718:	4618      	mov	r0, r3
 800771a:	370c      	adds	r7, #12
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr
 8007724:	200000cc 	.word	0x200000cc

08007728 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b086      	sub	sp, #24
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	4613      	mov	r3, r2
 8007734:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d101      	bne.n	8007740 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800773c:	2303      	movs	r3, #3
 800773e:	e025      	b.n	800778c <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007746:	2b00      	cmp	r3, #0
 8007748:	d003      	beq.n	8007752 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2200      	movs	r2, #0
 800774e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8007758:	2b00      	cmp	r3, #0
 800775a:	d003      	beq.n	8007764 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2200      	movs	r2, #0
 8007760:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	68ba      	ldr	r2, [r7, #8]
 800776e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2201      	movs	r2, #1
 8007776:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	79fa      	ldrb	r2, [r7, #7]
 800777e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007780:	68f8      	ldr	r0, [r7, #12]
 8007782:	f001 fb29 	bl	8008dd8 <USBD_LL_Init>
 8007786:	4603      	mov	r3, r0
 8007788:	75fb      	strb	r3, [r7, #23]

  return ret;
 800778a:	7dfb      	ldrb	r3, [r7, #23]
}
 800778c:	4618      	mov	r0, r3
 800778e:	3718      	adds	r7, #24
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}

08007794 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800779e:	2300      	movs	r3, #0
 80077a0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e010      	b.n	80077ce <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	683a      	ldr	r2, [r7, #0]
 80077b0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077bc:	f107 020e 	add.w	r2, r7, #14
 80077c0:	4610      	mov	r0, r2
 80077c2:	4798      	blx	r3
 80077c4:	4602      	mov	r2, r0
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 80077cc:	2300      	movs	r3, #0
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3710      	adds	r7, #16
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b082      	sub	sp, #8
 80077da:	af00      	add	r7, sp, #0
 80077dc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f001 fb46 	bl	8008e70 <USBD_LL_Start>
 80077e4:	4603      	mov	r3, r0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3708      	adds	r7, #8
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}

080077ee <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80077ee:	b480      	push	{r7}
 80077f0:	b083      	sub	sp, #12
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80077f6:	2300      	movs	r3, #0
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	460b      	mov	r3, r1
 800780e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007810:	2303      	movs	r3, #3
 8007812:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800781a:	2b00      	cmp	r3, #0
 800781c:	d009      	beq.n	8007832 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	78fa      	ldrb	r2, [r7, #3]
 8007828:	4611      	mov	r1, r2
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	4798      	blx	r3
 800782e:	4603      	mov	r3, r0
 8007830:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007832:	7bfb      	ldrb	r3, [r7, #15]
}
 8007834:	4618      	mov	r0, r3
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b082      	sub	sp, #8
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	460b      	mov	r3, r1
 8007846:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800784e:	2b00      	cmp	r3, #0
 8007850:	d007      	beq.n	8007862 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	78fa      	ldrb	r2, [r7, #3]
 800785c:	4611      	mov	r1, r2
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	4798      	blx	r3
  }

  return USBD_OK;
 8007862:	2300      	movs	r3, #0
}
 8007864:	4618      	mov	r0, r3
 8007866:	3708      	adds	r7, #8
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
 8007874:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800787c:	6839      	ldr	r1, [r7, #0]
 800787e:	4618      	mov	r0, r3
 8007880:	f000 ff2c 	bl	80086dc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007892:	461a      	mov	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80078a0:	f003 031f 	and.w	r3, r3, #31
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d00e      	beq.n	80078c6 <USBD_LL_SetupStage+0x5a>
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d302      	bcc.n	80078b2 <USBD_LL_SetupStage+0x46>
 80078ac:	2b02      	cmp	r3, #2
 80078ae:	d014      	beq.n	80078da <USBD_LL_SetupStage+0x6e>
 80078b0:	e01d      	b.n	80078ee <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80078b8:	4619      	mov	r1, r3
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 fa18 	bl	8007cf0 <USBD_StdDevReq>
 80078c0:	4603      	mov	r3, r0
 80078c2:	73fb      	strb	r3, [r7, #15]
      break;
 80078c4:	e020      	b.n	8007908 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80078cc:	4619      	mov	r1, r3
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 fa7c 	bl	8007dcc <USBD_StdItfReq>
 80078d4:	4603      	mov	r3, r0
 80078d6:	73fb      	strb	r3, [r7, #15]
      break;
 80078d8:	e016      	b.n	8007908 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80078e0:	4619      	mov	r1, r3
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 fab8 	bl	8007e58 <USBD_StdEPReq>
 80078e8:	4603      	mov	r3, r0
 80078ea:	73fb      	strb	r3, [r7, #15]
      break;
 80078ec:	e00c      	b.n	8007908 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80078f4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80078f8:	b2db      	uxtb	r3, r3
 80078fa:	4619      	mov	r1, r3
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f001 fb17 	bl	8008f30 <USBD_LL_StallEP>
 8007902:	4603      	mov	r3, r0
 8007904:	73fb      	strb	r3, [r7, #15]
      break;
 8007906:	bf00      	nop
  }

  return ret;
 8007908:	7bfb      	ldrb	r3, [r7, #15]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3710      	adds	r7, #16
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}

08007912 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007912:	b580      	push	{r7, lr}
 8007914:	b086      	sub	sp, #24
 8007916:	af00      	add	r7, sp, #0
 8007918:	60f8      	str	r0, [r7, #12]
 800791a:	460b      	mov	r3, r1
 800791c:	607a      	str	r2, [r7, #4]
 800791e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007920:	7afb      	ldrb	r3, [r7, #11]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d137      	bne.n	8007996 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800792c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007934:	2b03      	cmp	r3, #3
 8007936:	d14a      	bne.n	80079ce <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	689a      	ldr	r2, [r3, #8]
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	429a      	cmp	r2, r3
 8007942:	d913      	bls.n	800796c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	689a      	ldr	r2, [r3, #8]
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	68db      	ldr	r3, [r3, #12]
 800794c:	1ad2      	subs	r2, r2, r3
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	68da      	ldr	r2, [r3, #12]
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	4293      	cmp	r3, r2
 800795c:	bf28      	it	cs
 800795e:	4613      	movcs	r3, r2
 8007960:	461a      	mov	r2, r3
 8007962:	6879      	ldr	r1, [r7, #4]
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f000 ff90 	bl	800888a <USBD_CtlContinueRx>
 800796a:	e030      	b.n	80079ce <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007972:	691b      	ldr	r3, [r3, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00a      	beq.n	800798e <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800797e:	2b03      	cmp	r3, #3
 8007980:	d105      	bne.n	800798e <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007988:	691b      	ldr	r3, [r3, #16]
 800798a:	68f8      	ldr	r0, [r7, #12]
 800798c:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800798e:	68f8      	ldr	r0, [r7, #12]
 8007990:	f000 ff8c 	bl	80088ac <USBD_CtlSendStatus>
 8007994:	e01b      	b.n	80079ce <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800799c:	699b      	ldr	r3, [r3, #24]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d013      	beq.n	80079ca <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80079a8:	2b03      	cmp	r3, #3
 80079aa:	d10e      	bne.n	80079ca <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079b2:	699b      	ldr	r3, [r3, #24]
 80079b4:	7afa      	ldrb	r2, [r7, #11]
 80079b6:	4611      	mov	r1, r2
 80079b8:	68f8      	ldr	r0, [r7, #12]
 80079ba:	4798      	blx	r3
 80079bc:	4603      	mov	r3, r0
 80079be:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80079c0:	7dfb      	ldrb	r3, [r7, #23]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d003      	beq.n	80079ce <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 80079c6:	7dfb      	ldrb	r3, [r7, #23]
 80079c8:	e002      	b.n	80079d0 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80079ca:	2303      	movs	r3, #3
 80079cc:	e000      	b.n	80079d0 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3718      	adds	r7, #24
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b086      	sub	sp, #24
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	460b      	mov	r3, r1
 80079e2:	607a      	str	r2, [r7, #4]
 80079e4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80079e6:	7afb      	ldrb	r3, [r7, #11]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d16a      	bne.n	8007ac2 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	3314      	adds	r3, #20
 80079f0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80079f8:	2b02      	cmp	r3, #2
 80079fa:	d155      	bne.n	8007aa8 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	689a      	ldr	r2, [r3, #8]
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	68db      	ldr	r3, [r3, #12]
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d914      	bls.n	8007a32 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	689a      	ldr	r2, [r3, #8]
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	1ad2      	subs	r2, r2, r3
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	6879      	ldr	r1, [r7, #4]
 8007a1e:	68f8      	ldr	r0, [r7, #12]
 8007a20:	f000 ff22 	bl	8008868 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007a24:	2300      	movs	r3, #0
 8007a26:	2200      	movs	r2, #0
 8007a28:	2100      	movs	r1, #0
 8007a2a:	68f8      	ldr	r0, [r7, #12]
 8007a2c:	f001 fb2a 	bl	8009084 <USBD_LL_PrepareReceive>
 8007a30:	e03a      	b.n	8007aa8 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	68da      	ldr	r2, [r3, #12]
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d11c      	bne.n	8007a78 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	685a      	ldr	r2, [r3, #4]
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d316      	bcc.n	8007a78 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	685a      	ldr	r2, [r3, #4]
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d20f      	bcs.n	8007a78 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007a58:	2200      	movs	r2, #0
 8007a5a:	2100      	movs	r1, #0
 8007a5c:	68f8      	ldr	r0, [r7, #12]
 8007a5e:	f000 ff03 	bl	8008868 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	2100      	movs	r1, #0
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f001 fb07 	bl	8009084 <USBD_LL_PrepareReceive>
 8007a76:	e017      	b.n	8007aa8 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d00a      	beq.n	8007a9a <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007a8a:	2b03      	cmp	r3, #3
 8007a8c:	d105      	bne.n	8007a9a <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a94:	68db      	ldr	r3, [r3, #12]
 8007a96:	68f8      	ldr	r0, [r7, #12]
 8007a98:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007a9a:	2180      	movs	r1, #128	; 0x80
 8007a9c:	68f8      	ldr	r0, [r7, #12]
 8007a9e:	f001 fa47 	bl	8008f30 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007aa2:	68f8      	ldr	r0, [r7, #12]
 8007aa4:	f000 ff15 	bl	80088d2 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d123      	bne.n	8007afa <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	f7ff fe9b 	bl	80077ee <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007ac0:	e01b      	b.n	8007afa <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ac8:	695b      	ldr	r3, [r3, #20]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d013      	beq.n	8007af6 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007ad4:	2b03      	cmp	r3, #3
 8007ad6:	d10e      	bne.n	8007af6 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ade:	695b      	ldr	r3, [r3, #20]
 8007ae0:	7afa      	ldrb	r2, [r7, #11]
 8007ae2:	4611      	mov	r1, r2
 8007ae4:	68f8      	ldr	r0, [r7, #12]
 8007ae6:	4798      	blx	r3
 8007ae8:	4603      	mov	r3, r0
 8007aea:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8007aec:	7dfb      	ldrb	r3, [r7, #23]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d003      	beq.n	8007afa <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8007af2:	7dfb      	ldrb	r3, [r7, #23]
 8007af4:	e002      	b.n	8007afc <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007af6:	2303      	movs	r3, #3
 8007af8:	e000      	b.n	8007afc <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3718      	adds	r7, #24
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d009      	beq.n	8007b48 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	6852      	ldr	r2, [r2, #4]
 8007b40:	b2d2      	uxtb	r2, r2
 8007b42:	4611      	mov	r1, r2
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007b48:	2340      	movs	r3, #64	; 0x40
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	2100      	movs	r1, #0
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f001 f9a9 	bl	8008ea6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2240      	movs	r2, #64	; 0x40
 8007b60:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007b64:	2340      	movs	r3, #64	; 0x40
 8007b66:	2200      	movs	r2, #0
 8007b68:	2180      	movs	r1, #128	; 0x80
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f001 f99b 	bl	8008ea6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2240      	movs	r2, #64	; 0x40
 8007b7a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3708      	adds	r7, #8
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}

08007b86 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007b86:	b480      	push	{r7}
 8007b88:	b083      	sub	sp, #12
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	6078      	str	r0, [r7, #4]
 8007b8e:	460b      	mov	r3, r1
 8007b90:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	78fa      	ldrb	r2, [r7, #3]
 8007b96:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007b98:	2300      	movs	r3, #0
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	370c      	adds	r7, #12
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr

08007ba6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007ba6:	b480      	push	{r7}
 8007ba8:	b083      	sub	sp, #12
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2204      	movs	r2, #4
 8007bbe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007bc2:	2300      	movs	r3, #0
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	370c      	adds	r7, #12
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr

08007bd0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bde:	2b04      	cmp	r3, #4
 8007be0:	d105      	bne.n	8007bee <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007bee:	2300      	movs	r3, #0
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b082      	sub	sp, #8
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c0a:	2b03      	cmp	r3, #3
 8007c0c:	d10b      	bne.n	8007c26 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c14:	69db      	ldr	r3, [r3, #28]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d005      	beq.n	8007c26 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c20:	69db      	ldr	r3, [r3, #28]
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007c26:	2300      	movs	r3, #0
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3708      	adds	r7, #8
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	460b      	mov	r3, r1
 8007c3a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	370c      	adds	r7, #12
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr

08007c4a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007c4a:	b480      	push	{r7}
 8007c4c:	b083      	sub	sp, #12
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
 8007c52:	460b      	mov	r3, r1
 8007c54:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8007c56:	2300      	movs	r3, #0
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	370c      	adds	r7, #12
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr

08007c64 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b083      	sub	sp, #12
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007c6c:	2300      	movs	r3, #0
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	370c      	adds	r7, #12
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr

08007c7a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007c7a:	b580      	push	{r7, lr}
 8007c7c:	b082      	sub	sp, #8
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2201      	movs	r2, #1
 8007c86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d009      	beq.n	8007ca8 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	6852      	ldr	r2, [r2, #4]
 8007ca0:	b2d2      	uxtb	r2, r2
 8007ca2:	4611      	mov	r1, r2
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	4798      	blx	r3
  }

  return USBD_OK;
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3708      	adds	r7, #8
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}

08007cb2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007cb2:	b480      	push	{r7}
 8007cb4:	b087      	sub	sp, #28
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007cd0:	8a3b      	ldrh	r3, [r7, #16]
 8007cd2:	021b      	lsls	r3, r3, #8
 8007cd4:	b21a      	sxth	r2, r3
 8007cd6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	b21b      	sxth	r3, r3
 8007cde:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007ce0:	89fb      	ldrh	r3, [r7, #14]
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	371c      	adds	r7, #28
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cec:	4770      	bx	lr
	...

08007cf0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007d06:	2b20      	cmp	r3, #32
 8007d08:	d004      	beq.n	8007d14 <USBD_StdDevReq+0x24>
 8007d0a:	2b40      	cmp	r3, #64	; 0x40
 8007d0c:	d002      	beq.n	8007d14 <USBD_StdDevReq+0x24>
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d00a      	beq.n	8007d28 <USBD_StdDevReq+0x38>
 8007d12:	e050      	b.n	8007db6 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	6839      	ldr	r1, [r7, #0]
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	4798      	blx	r3
 8007d22:	4603      	mov	r3, r0
 8007d24:	73fb      	strb	r3, [r7, #15]
    break;
 8007d26:	e04b      	b.n	8007dc0 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	785b      	ldrb	r3, [r3, #1]
 8007d2c:	2b09      	cmp	r3, #9
 8007d2e:	d83c      	bhi.n	8007daa <USBD_StdDevReq+0xba>
 8007d30:	a201      	add	r2, pc, #4	; (adr r2, 8007d38 <USBD_StdDevReq+0x48>)
 8007d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d36:	bf00      	nop
 8007d38:	08007d8d 	.word	0x08007d8d
 8007d3c:	08007da1 	.word	0x08007da1
 8007d40:	08007dab 	.word	0x08007dab
 8007d44:	08007d97 	.word	0x08007d97
 8007d48:	08007dab 	.word	0x08007dab
 8007d4c:	08007d6b 	.word	0x08007d6b
 8007d50:	08007d61 	.word	0x08007d61
 8007d54:	08007dab 	.word	0x08007dab
 8007d58:	08007d83 	.word	0x08007d83
 8007d5c:	08007d75 	.word	0x08007d75
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8007d60:	6839      	ldr	r1, [r7, #0]
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f000 f9ce 	bl	8008104 <USBD_GetDescriptor>
      break;
 8007d68:	e024      	b.n	8007db4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8007d6a:	6839      	ldr	r1, [r7, #0]
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 fb33 	bl	80083d8 <USBD_SetAddress>
      break;
 8007d72:	e01f      	b.n	8007db4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8007d74:	6839      	ldr	r1, [r7, #0]
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f000 fb70 	bl	800845c <USBD_SetConfig>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	73fb      	strb	r3, [r7, #15]
      break;
 8007d80:	e018      	b.n	8007db4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8007d82:	6839      	ldr	r1, [r7, #0]
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 fc0d 	bl	80085a4 <USBD_GetConfig>
      break;
 8007d8a:	e013      	b.n	8007db4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8007d8c:	6839      	ldr	r1, [r7, #0]
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fc3c 	bl	800860c <USBD_GetStatus>
      break;
 8007d94:	e00e      	b.n	8007db4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8007d96:	6839      	ldr	r1, [r7, #0]
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f000 fc6a 	bl	8008672 <USBD_SetFeature>
      break;
 8007d9e:	e009      	b.n	8007db4 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8007da0:	6839      	ldr	r1, [r7, #0]
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 fc79 	bl	800869a <USBD_ClrFeature>
      break;
 8007da8:	e004      	b.n	8007db4 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8007daa:	6839      	ldr	r1, [r7, #0]
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f000 fccf 	bl	8008750 <USBD_CtlError>
      break;
 8007db2:	bf00      	nop
    }
    break;
 8007db4:	e004      	b.n	8007dc0 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8007db6:	6839      	ldr	r1, [r7, #0]
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 fcc9 	bl	8008750 <USBD_CtlError>
    break;
 8007dbe:	bf00      	nop
  }

  return ret;
 8007dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3710      	adds	r7, #16
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop

08007dcc <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007de2:	2b20      	cmp	r3, #32
 8007de4:	d003      	beq.n	8007dee <USBD_StdItfReq+0x22>
 8007de6:	2b40      	cmp	r3, #64	; 0x40
 8007de8:	d001      	beq.n	8007dee <USBD_StdItfReq+0x22>
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d12a      	bne.n	8007e44 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007df4:	3b01      	subs	r3, #1
 8007df6:	2b02      	cmp	r3, #2
 8007df8:	d81d      	bhi.n	8007e36 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	889b      	ldrh	r3, [r3, #4]
 8007dfe:	b2db      	uxtb	r3, r3
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d813      	bhi.n	8007e2c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	6839      	ldr	r1, [r7, #0]
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	4798      	blx	r3
 8007e12:	4603      	mov	r3, r0
 8007e14:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	88db      	ldrh	r3, [r3, #6]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d110      	bne.n	8007e40 <USBD_StdItfReq+0x74>
 8007e1e:	7bfb      	ldrb	r3, [r7, #15]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d10d      	bne.n	8007e40 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f000 fd41 	bl	80088ac <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8007e2a:	e009      	b.n	8007e40 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8007e2c:	6839      	ldr	r1, [r7, #0]
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 fc8e 	bl	8008750 <USBD_CtlError>
      break;
 8007e34:	e004      	b.n	8007e40 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8007e36:	6839      	ldr	r1, [r7, #0]
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f000 fc89 	bl	8008750 <USBD_CtlError>
      break;
 8007e3e:	e000      	b.n	8007e42 <USBD_StdItfReq+0x76>
      break;
 8007e40:	bf00      	nop
    }
    break;
 8007e42:	e004      	b.n	8007e4e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8007e44:	6839      	ldr	r1, [r7, #0]
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 fc82 	bl	8008750 <USBD_CtlError>
    break;
 8007e4c:	bf00      	nop
  }

  return ret;
 8007e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3710      	adds	r7, #16
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}

08007e58 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007e62:	2300      	movs	r3, #0
 8007e64:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	889b      	ldrh	r3, [r3, #4]
 8007e6a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007e74:	2b20      	cmp	r3, #32
 8007e76:	d004      	beq.n	8007e82 <USBD_StdEPReq+0x2a>
 8007e78:	2b40      	cmp	r3, #64	; 0x40
 8007e7a:	d002      	beq.n	8007e82 <USBD_StdEPReq+0x2a>
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d00a      	beq.n	8007e96 <USBD_StdEPReq+0x3e>
 8007e80:	e135      	b.n	80080ee <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	6839      	ldr	r1, [r7, #0]
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	4798      	blx	r3
 8007e90:	4603      	mov	r3, r0
 8007e92:	73fb      	strb	r3, [r7, #15]
    break;
 8007e94:	e130      	b.n	80080f8 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	785b      	ldrb	r3, [r3, #1]
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d03e      	beq.n	8007f1c <USBD_StdEPReq+0xc4>
 8007e9e:	2b03      	cmp	r3, #3
 8007ea0:	d002      	beq.n	8007ea8 <USBD_StdEPReq+0x50>
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d077      	beq.n	8007f96 <USBD_StdEPReq+0x13e>
 8007ea6:	e11c      	b.n	80080e2 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007eae:	2b02      	cmp	r3, #2
 8007eb0:	d002      	beq.n	8007eb8 <USBD_StdEPReq+0x60>
 8007eb2:	2b03      	cmp	r3, #3
 8007eb4:	d015      	beq.n	8007ee2 <USBD_StdEPReq+0x8a>
 8007eb6:	e02b      	b.n	8007f10 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007eb8:	7bbb      	ldrb	r3, [r7, #14]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d00c      	beq.n	8007ed8 <USBD_StdEPReq+0x80>
 8007ebe:	7bbb      	ldrb	r3, [r7, #14]
 8007ec0:	2b80      	cmp	r3, #128	; 0x80
 8007ec2:	d009      	beq.n	8007ed8 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ec4:	7bbb      	ldrb	r3, [r7, #14]
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f001 f831 	bl	8008f30 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007ece:	2180      	movs	r1, #128	; 0x80
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f001 f82d 	bl	8008f30 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8007ed6:	e020      	b.n	8007f1a <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8007ed8:	6839      	ldr	r1, [r7, #0]
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f000 fc38 	bl	8008750 <USBD_CtlError>
        break;
 8007ee0:	e01b      	b.n	8007f1a <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	885b      	ldrh	r3, [r3, #2]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d10e      	bne.n	8007f08 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007eea:	7bbb      	ldrb	r3, [r7, #14]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d00b      	beq.n	8007f08 <USBD_StdEPReq+0xb0>
 8007ef0:	7bbb      	ldrb	r3, [r7, #14]
 8007ef2:	2b80      	cmp	r3, #128	; 0x80
 8007ef4:	d008      	beq.n	8007f08 <USBD_StdEPReq+0xb0>
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	88db      	ldrh	r3, [r3, #6]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d104      	bne.n	8007f08 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8007efe:	7bbb      	ldrb	r3, [r7, #14]
 8007f00:	4619      	mov	r1, r3
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f001 f814 	bl	8008f30 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	f000 fccf 	bl	80088ac <USBD_CtlSendStatus>

        break;
 8007f0e:	e004      	b.n	8007f1a <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8007f10:	6839      	ldr	r1, [r7, #0]
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 fc1c 	bl	8008750 <USBD_CtlError>
        break;
 8007f18:	bf00      	nop
      }
      break;
 8007f1a:	e0e7      	b.n	80080ec <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f22:	2b02      	cmp	r3, #2
 8007f24:	d002      	beq.n	8007f2c <USBD_StdEPReq+0xd4>
 8007f26:	2b03      	cmp	r3, #3
 8007f28:	d015      	beq.n	8007f56 <USBD_StdEPReq+0xfe>
 8007f2a:	e02d      	b.n	8007f88 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f2c:	7bbb      	ldrb	r3, [r7, #14]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d00c      	beq.n	8007f4c <USBD_StdEPReq+0xf4>
 8007f32:	7bbb      	ldrb	r3, [r7, #14]
 8007f34:	2b80      	cmp	r3, #128	; 0x80
 8007f36:	d009      	beq.n	8007f4c <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8007f38:	7bbb      	ldrb	r3, [r7, #14]
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 fff7 	bl	8008f30 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007f42:	2180      	movs	r1, #128	; 0x80
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f000 fff3 	bl	8008f30 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8007f4a:	e023      	b.n	8007f94 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8007f4c:	6839      	ldr	r1, [r7, #0]
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f000 fbfe 	bl	8008750 <USBD_CtlError>
        break;
 8007f54:	e01e      	b.n	8007f94 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	885b      	ldrh	r3, [r3, #2]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d119      	bne.n	8007f92 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8007f5e:	7bbb      	ldrb	r3, [r7, #14]
 8007f60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d004      	beq.n	8007f72 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007f68:	7bbb      	ldrb	r3, [r7, #14]
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f000 fffe 	bl	8008f6e <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 fc9a 	bl	80088ac <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	6839      	ldr	r1, [r7, #0]
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	4798      	blx	r3
        }
        break;
 8007f86:	e004      	b.n	8007f92 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8007f88:	6839      	ldr	r1, [r7, #0]
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 fbe0 	bl	8008750 <USBD_CtlError>
        break;
 8007f90:	e000      	b.n	8007f94 <USBD_StdEPReq+0x13c>
        break;
 8007f92:	bf00      	nop
      }
      break;
 8007f94:	e0aa      	b.n	80080ec <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f9c:	2b02      	cmp	r3, #2
 8007f9e:	d002      	beq.n	8007fa6 <USBD_StdEPReq+0x14e>
 8007fa0:	2b03      	cmp	r3, #3
 8007fa2:	d032      	beq.n	800800a <USBD_StdEPReq+0x1b2>
 8007fa4:	e097      	b.n	80080d6 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007fa6:	7bbb      	ldrb	r3, [r7, #14]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d007      	beq.n	8007fbc <USBD_StdEPReq+0x164>
 8007fac:	7bbb      	ldrb	r3, [r7, #14]
 8007fae:	2b80      	cmp	r3, #128	; 0x80
 8007fb0:	d004      	beq.n	8007fbc <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8007fb2:	6839      	ldr	r1, [r7, #0]
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f000 fbcb 	bl	8008750 <USBD_CtlError>
          break;
 8007fba:	e091      	b.n	80080e0 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007fbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	da0b      	bge.n	8007fdc <USBD_StdEPReq+0x184>
 8007fc4:	7bbb      	ldrb	r3, [r7, #14]
 8007fc6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007fca:	4613      	mov	r3, r2
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	4413      	add	r3, r2
 8007fd0:	009b      	lsls	r3, r3, #2
 8007fd2:	3310      	adds	r3, #16
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	4413      	add	r3, r2
 8007fd8:	3304      	adds	r3, #4
 8007fda:	e00b      	b.n	8007ff4 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8007fdc:	7bbb      	ldrb	r3, [r7, #14]
 8007fde:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4413      	add	r3, r2
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	3304      	adds	r3, #4
 8007ff4:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	2202      	movs	r2, #2
 8008000:	4619      	mov	r1, r3
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 fc15 	bl	8008832 <USBD_CtlSendData>
        break;
 8008008:	e06a      	b.n	80080e0 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800800a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800800e:	2b00      	cmp	r3, #0
 8008010:	da11      	bge.n	8008036 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008012:	7bbb      	ldrb	r3, [r7, #14]
 8008014:	f003 020f 	and.w	r2, r3, #15
 8008018:	6879      	ldr	r1, [r7, #4]
 800801a:	4613      	mov	r3, r2
 800801c:	009b      	lsls	r3, r3, #2
 800801e:	4413      	add	r3, r2
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	440b      	add	r3, r1
 8008024:	3324      	adds	r3, #36	; 0x24
 8008026:	881b      	ldrh	r3, [r3, #0]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d117      	bne.n	800805c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800802c:	6839      	ldr	r1, [r7, #0]
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 fb8e 	bl	8008750 <USBD_CtlError>
            break;
 8008034:	e054      	b.n	80080e0 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008036:	7bbb      	ldrb	r3, [r7, #14]
 8008038:	f003 020f 	and.w	r2, r3, #15
 800803c:	6879      	ldr	r1, [r7, #4]
 800803e:	4613      	mov	r3, r2
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	4413      	add	r3, r2
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	440b      	add	r3, r1
 8008048:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800804c:	881b      	ldrh	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d104      	bne.n	800805c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008052:	6839      	ldr	r1, [r7, #0]
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 fb7b 	bl	8008750 <USBD_CtlError>
            break;
 800805a:	e041      	b.n	80080e0 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800805c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008060:	2b00      	cmp	r3, #0
 8008062:	da0b      	bge.n	800807c <USBD_StdEPReq+0x224>
 8008064:	7bbb      	ldrb	r3, [r7, #14]
 8008066:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800806a:	4613      	mov	r3, r2
 800806c:	009b      	lsls	r3, r3, #2
 800806e:	4413      	add	r3, r2
 8008070:	009b      	lsls	r3, r3, #2
 8008072:	3310      	adds	r3, #16
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	4413      	add	r3, r2
 8008078:	3304      	adds	r3, #4
 800807a:	e00b      	b.n	8008094 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800807c:	7bbb      	ldrb	r3, [r7, #14]
 800807e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008082:	4613      	mov	r3, r2
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	4413      	add	r3, r2
 8008088:	009b      	lsls	r3, r3, #2
 800808a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	4413      	add	r3, r2
 8008092:	3304      	adds	r3, #4
 8008094:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008096:	7bbb      	ldrb	r3, [r7, #14]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d002      	beq.n	80080a2 <USBD_StdEPReq+0x24a>
 800809c:	7bbb      	ldrb	r3, [r7, #14]
 800809e:	2b80      	cmp	r3, #128	; 0x80
 80080a0:	d103      	bne.n	80080aa <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	2200      	movs	r2, #0
 80080a6:	601a      	str	r2, [r3, #0]
 80080a8:	e00e      	b.n	80080c8 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80080aa:	7bbb      	ldrb	r3, [r7, #14]
 80080ac:	4619      	mov	r1, r3
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 ff7c 	bl	8008fac <USBD_LL_IsStallEP>
 80080b4:	4603      	mov	r3, r0
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d003      	beq.n	80080c2 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	2201      	movs	r2, #1
 80080be:	601a      	str	r2, [r3, #0]
 80080c0:	e002      	b.n	80080c8 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	2200      	movs	r2, #0
 80080c6:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	2202      	movs	r2, #2
 80080cc:	4619      	mov	r1, r3
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f000 fbaf 	bl	8008832 <USBD_CtlSendData>
          break;
 80080d4:	e004      	b.n	80080e0 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 80080d6:	6839      	ldr	r1, [r7, #0]
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f000 fb39 	bl	8008750 <USBD_CtlError>
        break;
 80080de:	bf00      	nop
      }
      break;
 80080e0:	e004      	b.n	80080ec <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 80080e2:	6839      	ldr	r1, [r7, #0]
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f000 fb33 	bl	8008750 <USBD_CtlError>
      break;
 80080ea:	bf00      	nop
    }
    break;
 80080ec:	e004      	b.n	80080f8 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 80080ee:	6839      	ldr	r1, [r7, #0]
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fb2d 	bl	8008750 <USBD_CtlError>
    break;
 80080f6:	bf00      	nop
  }

  return ret;
 80080f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3710      	adds	r7, #16
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
	...

08008104 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b084      	sub	sp, #16
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
 800810c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800810e:	2300      	movs	r3, #0
 8008110:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008112:	2300      	movs	r3, #0
 8008114:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008116:	2300      	movs	r3, #0
 8008118:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	885b      	ldrh	r3, [r3, #2]
 800811e:	0a1b      	lsrs	r3, r3, #8
 8008120:	b29b      	uxth	r3, r3
 8008122:	3b01      	subs	r3, #1
 8008124:	2b06      	cmp	r3, #6
 8008126:	f200 8128 	bhi.w	800837a <USBD_GetDescriptor+0x276>
 800812a:	a201      	add	r2, pc, #4	; (adr r2, 8008130 <USBD_GetDescriptor+0x2c>)
 800812c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008130:	0800814d 	.word	0x0800814d
 8008134:	08008165 	.word	0x08008165
 8008138:	080081a5 	.word	0x080081a5
 800813c:	0800837b 	.word	0x0800837b
 8008140:	0800837b 	.word	0x0800837b
 8008144:	0800831b 	.word	0x0800831b
 8008148:	08008347 	.word	0x08008347
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	7c12      	ldrb	r2, [r2, #16]
 8008158:	f107 0108 	add.w	r1, r7, #8
 800815c:	4610      	mov	r0, r2
 800815e:	4798      	blx	r3
 8008160:	60f8      	str	r0, [r7, #12]
    break;
 8008162:	e112      	b.n	800838a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	7c1b      	ldrb	r3, [r3, #16]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d10d      	bne.n	8008188 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008174:	f107 0208 	add.w	r2, r7, #8
 8008178:	4610      	mov	r0, r2
 800817a:	4798      	blx	r3
 800817c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	3301      	adds	r3, #1
 8008182:	2202      	movs	r2, #2
 8008184:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8008186:	e100      	b.n	800838a <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800818e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008190:	f107 0208 	add.w	r2, r7, #8
 8008194:	4610      	mov	r0, r2
 8008196:	4798      	blx	r3
 8008198:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	3301      	adds	r3, #1
 800819e:	2202      	movs	r2, #2
 80081a0:	701a      	strb	r2, [r3, #0]
    break;
 80081a2:	e0f2      	b.n	800838a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	885b      	ldrh	r3, [r3, #2]
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	2b05      	cmp	r3, #5
 80081ac:	f200 80ac 	bhi.w	8008308 <USBD_GetDescriptor+0x204>
 80081b0:	a201      	add	r2, pc, #4	; (adr r2, 80081b8 <USBD_GetDescriptor+0xb4>)
 80081b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b6:	bf00      	nop
 80081b8:	080081d1 	.word	0x080081d1
 80081bc:	08008205 	.word	0x08008205
 80081c0:	08008239 	.word	0x08008239
 80081c4:	0800826d 	.word	0x0800826d
 80081c8:	080082a1 	.word	0x080082a1
 80081cc:	080082d5 	.word	0x080082d5
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d00b      	beq.n	80081f4 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	7c12      	ldrb	r2, [r2, #16]
 80081e8:	f107 0108 	add.w	r1, r7, #8
 80081ec:	4610      	mov	r0, r2
 80081ee:	4798      	blx	r3
 80081f0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80081f2:	e091      	b.n	8008318 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80081f4:	6839      	ldr	r1, [r7, #0]
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 faaa 	bl	8008750 <USBD_CtlError>
        err++;
 80081fc:	7afb      	ldrb	r3, [r7, #11]
 80081fe:	3301      	adds	r3, #1
 8008200:	72fb      	strb	r3, [r7, #11]
      break;
 8008202:	e089      	b.n	8008318 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d00b      	beq.n	8008228 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008216:	689b      	ldr	r3, [r3, #8]
 8008218:	687a      	ldr	r2, [r7, #4]
 800821a:	7c12      	ldrb	r2, [r2, #16]
 800821c:	f107 0108 	add.w	r1, r7, #8
 8008220:	4610      	mov	r0, r2
 8008222:	4798      	blx	r3
 8008224:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008226:	e077      	b.n	8008318 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008228:	6839      	ldr	r1, [r7, #0]
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f000 fa90 	bl	8008750 <USBD_CtlError>
        err++;
 8008230:	7afb      	ldrb	r3, [r7, #11]
 8008232:	3301      	adds	r3, #1
 8008234:	72fb      	strb	r3, [r7, #11]
      break;
 8008236:	e06f      	b.n	8008318 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800823e:	68db      	ldr	r3, [r3, #12]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00b      	beq.n	800825c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800824a:	68db      	ldr	r3, [r3, #12]
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	7c12      	ldrb	r2, [r2, #16]
 8008250:	f107 0108 	add.w	r1, r7, #8
 8008254:	4610      	mov	r0, r2
 8008256:	4798      	blx	r3
 8008258:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800825a:	e05d      	b.n	8008318 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800825c:	6839      	ldr	r1, [r7, #0]
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 fa76 	bl	8008750 <USBD_CtlError>
        err++;
 8008264:	7afb      	ldrb	r3, [r7, #11]
 8008266:	3301      	adds	r3, #1
 8008268:	72fb      	strb	r3, [r7, #11]
      break;
 800826a:	e055      	b.n	8008318 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008272:	691b      	ldr	r3, [r3, #16]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00b      	beq.n	8008290 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800827e:	691b      	ldr	r3, [r3, #16]
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	7c12      	ldrb	r2, [r2, #16]
 8008284:	f107 0108 	add.w	r1, r7, #8
 8008288:	4610      	mov	r0, r2
 800828a:	4798      	blx	r3
 800828c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800828e:	e043      	b.n	8008318 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008290:	6839      	ldr	r1, [r7, #0]
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 fa5c 	bl	8008750 <USBD_CtlError>
        err++;
 8008298:	7afb      	ldrb	r3, [r7, #11]
 800829a:	3301      	adds	r3, #1
 800829c:	72fb      	strb	r3, [r7, #11]
      break;
 800829e:	e03b      	b.n	8008318 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082a6:	695b      	ldr	r3, [r3, #20]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d00b      	beq.n	80082c4 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082b2:	695b      	ldr	r3, [r3, #20]
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	7c12      	ldrb	r2, [r2, #16]
 80082b8:	f107 0108 	add.w	r1, r7, #8
 80082bc:	4610      	mov	r0, r2
 80082be:	4798      	blx	r3
 80082c0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80082c2:	e029      	b.n	8008318 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80082c4:	6839      	ldr	r1, [r7, #0]
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 fa42 	bl	8008750 <USBD_CtlError>
        err++;
 80082cc:	7afb      	ldrb	r3, [r7, #11]
 80082ce:	3301      	adds	r3, #1
 80082d0:	72fb      	strb	r3, [r7, #11]
      break;
 80082d2:	e021      	b.n	8008318 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082da:	699b      	ldr	r3, [r3, #24]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d00b      	beq.n	80082f8 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082e6:	699b      	ldr	r3, [r3, #24]
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	7c12      	ldrb	r2, [r2, #16]
 80082ec:	f107 0108 	add.w	r1, r7, #8
 80082f0:	4610      	mov	r0, r2
 80082f2:	4798      	blx	r3
 80082f4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80082f6:	e00f      	b.n	8008318 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80082f8:	6839      	ldr	r1, [r7, #0]
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 fa28 	bl	8008750 <USBD_CtlError>
        err++;
 8008300:	7afb      	ldrb	r3, [r7, #11]
 8008302:	3301      	adds	r3, #1
 8008304:	72fb      	strb	r3, [r7, #11]
      break;
 8008306:	e007      	b.n	8008318 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8008308:	6839      	ldr	r1, [r7, #0]
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 fa20 	bl	8008750 <USBD_CtlError>
      err++;
 8008310:	7afb      	ldrb	r3, [r7, #11]
 8008312:	3301      	adds	r3, #1
 8008314:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8008316:	bf00      	nop
    }
    break;
 8008318:	e037      	b.n	800838a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	7c1b      	ldrb	r3, [r3, #16]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d109      	bne.n	8008336 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800832a:	f107 0208 	add.w	r2, r7, #8
 800832e:	4610      	mov	r0, r2
 8008330:	4798      	blx	r3
 8008332:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8008334:	e029      	b.n	800838a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8008336:	6839      	ldr	r1, [r7, #0]
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f000 fa09 	bl	8008750 <USBD_CtlError>
      err++;
 800833e:	7afb      	ldrb	r3, [r7, #11]
 8008340:	3301      	adds	r3, #1
 8008342:	72fb      	strb	r3, [r7, #11]
    break;
 8008344:	e021      	b.n	800838a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	7c1b      	ldrb	r3, [r3, #16]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d10d      	bne.n	800836a <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008356:	f107 0208 	add.w	r2, r7, #8
 800835a:	4610      	mov	r0, r2
 800835c:	4798      	blx	r3
 800835e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	3301      	adds	r3, #1
 8008364:	2207      	movs	r2, #7
 8008366:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8008368:	e00f      	b.n	800838a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800836a:	6839      	ldr	r1, [r7, #0]
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f000 f9ef 	bl	8008750 <USBD_CtlError>
      err++;
 8008372:	7afb      	ldrb	r3, [r7, #11]
 8008374:	3301      	adds	r3, #1
 8008376:	72fb      	strb	r3, [r7, #11]
    break;
 8008378:	e007      	b.n	800838a <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800837a:	6839      	ldr	r1, [r7, #0]
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 f9e7 	bl	8008750 <USBD_CtlError>
    err++;
 8008382:	7afb      	ldrb	r3, [r7, #11]
 8008384:	3301      	adds	r3, #1
 8008386:	72fb      	strb	r3, [r7, #11]
    break;
 8008388:	bf00      	nop
  }

  if (err != 0U)
 800838a:	7afb      	ldrb	r3, [r7, #11]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d11e      	bne.n	80083ce <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	88db      	ldrh	r3, [r3, #6]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d016      	beq.n	80083c6 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8008398:	893b      	ldrh	r3, [r7, #8]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d00e      	beq.n	80083bc <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	88da      	ldrh	r2, [r3, #6]
 80083a2:	893b      	ldrh	r3, [r7, #8]
 80083a4:	4293      	cmp	r3, r2
 80083a6:	bf28      	it	cs
 80083a8:	4613      	movcs	r3, r2
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 80083ae:	893b      	ldrh	r3, [r7, #8]
 80083b0:	461a      	mov	r2, r3
 80083b2:	68f9      	ldr	r1, [r7, #12]
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 fa3c 	bl	8008832 <USBD_CtlSendData>
 80083ba:	e009      	b.n	80083d0 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 80083bc:	6839      	ldr	r1, [r7, #0]
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f9c6 	bl	8008750 <USBD_CtlError>
 80083c4:	e004      	b.n	80083d0 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 fa70 	bl	80088ac <USBD_CtlSendStatus>
 80083cc:	e000      	b.n	80083d0 <USBD_GetDescriptor+0x2cc>
    return;
 80083ce:	bf00      	nop
    }
  }
}
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}
 80083d6:	bf00      	nop

080083d8 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b084      	sub	sp, #16
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	889b      	ldrh	r3, [r3, #4]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d130      	bne.n	800844c <USBD_SetAddress+0x74>
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	88db      	ldrh	r3, [r3, #6]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d12c      	bne.n	800844c <USBD_SetAddress+0x74>
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	885b      	ldrh	r3, [r3, #2]
 80083f6:	2b7f      	cmp	r3, #127	; 0x7f
 80083f8:	d828      	bhi.n	800844c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	885b      	ldrh	r3, [r3, #2]
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008404:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800840c:	2b03      	cmp	r3, #3
 800840e:	d104      	bne.n	800841a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008410:	6839      	ldr	r1, [r7, #0]
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f000 f99c 	bl	8008750 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008418:	e01c      	b.n	8008454 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	7bfa      	ldrb	r2, [r7, #15]
 800841e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008422:	7bfb      	ldrb	r3, [r7, #15]
 8008424:	4619      	mov	r1, r3
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 fdec 	bl	8009004 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f000 fa3d 	bl	80088ac <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008432:	7bfb      	ldrb	r3, [r7, #15]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d004      	beq.n	8008442 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2202      	movs	r2, #2
 800843c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008440:	e008      	b.n	8008454 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2201      	movs	r2, #1
 8008446:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800844a:	e003      	b.n	8008454 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800844c:	6839      	ldr	r1, [r7, #0]
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 f97e 	bl	8008750 <USBD_CtlError>
  }
}
 8008454:	bf00      	nop
 8008456:	3710      	adds	r7, #16
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}

0800845c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b084      	sub	sp, #16
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008466:	2300      	movs	r3, #0
 8008468:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	885b      	ldrh	r3, [r3, #2]
 800846e:	b2da      	uxtb	r2, r3
 8008470:	4b4b      	ldr	r3, [pc, #300]	; (80085a0 <USBD_SetConfig+0x144>)
 8008472:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008474:	4b4a      	ldr	r3, [pc, #296]	; (80085a0 <USBD_SetConfig+0x144>)
 8008476:	781b      	ldrb	r3, [r3, #0]
 8008478:	2b01      	cmp	r3, #1
 800847a:	d905      	bls.n	8008488 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800847c:	6839      	ldr	r1, [r7, #0]
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f966 	bl	8008750 <USBD_CtlError>
    return USBD_FAIL;
 8008484:	2303      	movs	r3, #3
 8008486:	e087      	b.n	8008598 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800848e:	2b02      	cmp	r3, #2
 8008490:	d002      	beq.n	8008498 <USBD_SetConfig+0x3c>
 8008492:	2b03      	cmp	r3, #3
 8008494:	d025      	beq.n	80084e2 <USBD_SetConfig+0x86>
 8008496:	e071      	b.n	800857c <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8008498:	4b41      	ldr	r3, [pc, #260]	; (80085a0 <USBD_SetConfig+0x144>)
 800849a:	781b      	ldrb	r3, [r3, #0]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d01c      	beq.n	80084da <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 80084a0:	4b3f      	ldr	r3, [pc, #252]	; (80085a0 <USBD_SetConfig+0x144>)
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	461a      	mov	r2, r3
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 80084aa:	4b3d      	ldr	r3, [pc, #244]	; (80085a0 <USBD_SetConfig+0x144>)
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	4619      	mov	r1, r3
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f7ff f9a7 	bl	8007804 <USBD_SetClassConfig>
 80084b6:	4603      	mov	r3, r0
 80084b8:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 80084ba:	7bfb      	ldrb	r3, [r7, #15]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d004      	beq.n	80084ca <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 80084c0:	6839      	ldr	r1, [r7, #0]
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f944 	bl	8008750 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80084c8:	e065      	b.n	8008596 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 f9ee 	bl	80088ac <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2203      	movs	r2, #3
 80084d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80084d8:	e05d      	b.n	8008596 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 f9e6 	bl	80088ac <USBD_CtlSendStatus>
    break;
 80084e0:	e059      	b.n	8008596 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 80084e2:	4b2f      	ldr	r3, [pc, #188]	; (80085a0 <USBD_SetConfig+0x144>)
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d112      	bne.n	8008510 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2202      	movs	r2, #2
 80084ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 80084f2:	4b2b      	ldr	r3, [pc, #172]	; (80085a0 <USBD_SetConfig+0x144>)
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	461a      	mov	r2, r3
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80084fc:	4b28      	ldr	r3, [pc, #160]	; (80085a0 <USBD_SetConfig+0x144>)
 80084fe:	781b      	ldrb	r3, [r3, #0]
 8008500:	4619      	mov	r1, r3
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f7ff f99a 	bl	800783c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f000 f9cf 	bl	80088ac <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800850e:	e042      	b.n	8008596 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8008510:	4b23      	ldr	r3, [pc, #140]	; (80085a0 <USBD_SetConfig+0x144>)
 8008512:	781b      	ldrb	r3, [r3, #0]
 8008514:	461a      	mov	r2, r3
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	429a      	cmp	r2, r3
 800851c:	d02a      	beq.n	8008574 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	b2db      	uxtb	r3, r3
 8008524:	4619      	mov	r1, r3
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f7ff f988 	bl	800783c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800852c:	4b1c      	ldr	r3, [pc, #112]	; (80085a0 <USBD_SetConfig+0x144>)
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	461a      	mov	r2, r3
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8008536:	4b1a      	ldr	r3, [pc, #104]	; (80085a0 <USBD_SetConfig+0x144>)
 8008538:	781b      	ldrb	r3, [r3, #0]
 800853a:	4619      	mov	r1, r3
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f7ff f961 	bl	8007804 <USBD_SetClassConfig>
 8008542:	4603      	mov	r3, r0
 8008544:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8008546:	7bfb      	ldrb	r3, [r7, #15]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d00f      	beq.n	800856c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800854c:	6839      	ldr	r1, [r7, #0]
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f000 f8fe 	bl	8008750 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	b2db      	uxtb	r3, r3
 800855a:	4619      	mov	r1, r3
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f7ff f96d 	bl	800783c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2202      	movs	r2, #2
 8008566:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800856a:	e014      	b.n	8008596 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f000 f99d 	bl	80088ac <USBD_CtlSendStatus>
    break;
 8008572:	e010      	b.n	8008596 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f000 f999 	bl	80088ac <USBD_CtlSendStatus>
    break;
 800857a:	e00c      	b.n	8008596 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800857c:	6839      	ldr	r1, [r7, #0]
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f8e6 	bl	8008750 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008584:	4b06      	ldr	r3, [pc, #24]	; (80085a0 <USBD_SetConfig+0x144>)
 8008586:	781b      	ldrb	r3, [r3, #0]
 8008588:	4619      	mov	r1, r3
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f7ff f956 	bl	800783c <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8008590:	2303      	movs	r3, #3
 8008592:	73fb      	strb	r3, [r7, #15]
    break;
 8008594:	bf00      	nop
  }

  return ret;
 8008596:	7bfb      	ldrb	r3, [r7, #15]
}
 8008598:	4618      	mov	r0, r3
 800859a:	3710      	adds	r7, #16
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}
 80085a0:	2000062c 	.word	0x2000062c

080085a4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b082      	sub	sp, #8
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	88db      	ldrh	r3, [r3, #6]
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d004      	beq.n	80085c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80085b6:	6839      	ldr	r1, [r7, #0]
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f000 f8c9 	bl	8008750 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 80085be:	e021      	b.n	8008604 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	db17      	blt.n	80085fa <USBD_GetConfig+0x56>
 80085ca:	2b02      	cmp	r3, #2
 80085cc:	dd02      	ble.n	80085d4 <USBD_GetConfig+0x30>
 80085ce:	2b03      	cmp	r3, #3
 80085d0:	d00b      	beq.n	80085ea <USBD_GetConfig+0x46>
 80085d2:	e012      	b.n	80085fa <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2200      	movs	r2, #0
 80085d8:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	3308      	adds	r3, #8
 80085de:	2201      	movs	r2, #1
 80085e0:	4619      	mov	r1, r3
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f000 f925 	bl	8008832 <USBD_CtlSendData>
      break;
 80085e8:	e00c      	b.n	8008604 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	3304      	adds	r3, #4
 80085ee:	2201      	movs	r2, #1
 80085f0:	4619      	mov	r1, r3
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f000 f91d 	bl	8008832 <USBD_CtlSendData>
      break;
 80085f8:	e004      	b.n	8008604 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 80085fa:	6839      	ldr	r1, [r7, #0]
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f000 f8a7 	bl	8008750 <USBD_CtlError>
      break;
 8008602:	bf00      	nop
}
 8008604:	bf00      	nop
 8008606:	3708      	adds	r7, #8
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b082      	sub	sp, #8
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800861c:	3b01      	subs	r3, #1
 800861e:	2b02      	cmp	r3, #2
 8008620:	d81e      	bhi.n	8008660 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	88db      	ldrh	r3, [r3, #6]
 8008626:	2b02      	cmp	r3, #2
 8008628:	d004      	beq.n	8008634 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800862a:	6839      	ldr	r1, [r7, #0]
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 f88f 	bl	8008750 <USBD_CtlError>
      break;
 8008632:	e01a      	b.n	800866a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2201      	movs	r2, #1
 8008638:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008640:	2b00      	cmp	r3, #0
 8008642:	d005      	beq.n	8008650 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	68db      	ldr	r3, [r3, #12]
 8008648:	f043 0202 	orr.w	r2, r3, #2
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	330c      	adds	r3, #12
 8008654:	2202      	movs	r2, #2
 8008656:	4619      	mov	r1, r3
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f000 f8ea 	bl	8008832 <USBD_CtlSendData>
    break;
 800865e:	e004      	b.n	800866a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8008660:	6839      	ldr	r1, [r7, #0]
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f000 f874 	bl	8008750 <USBD_CtlError>
    break;
 8008668:	bf00      	nop
  }
}
 800866a:	bf00      	nop
 800866c:	3708      	adds	r7, #8
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}

08008672 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008672:	b580      	push	{r7, lr}
 8008674:	b082      	sub	sp, #8
 8008676:	af00      	add	r7, sp, #0
 8008678:	6078      	str	r0, [r7, #4]
 800867a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	885b      	ldrh	r3, [r3, #2]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d106      	bne.n	8008692 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2201      	movs	r2, #1
 8008688:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 f90d 	bl	80088ac <USBD_CtlSendStatus>
  }
}
 8008692:	bf00      	nop
 8008694:	3708      	adds	r7, #8
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}

0800869a <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800869a:	b580      	push	{r7, lr}
 800869c:	b082      	sub	sp, #8
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
 80086a2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086aa:	3b01      	subs	r3, #1
 80086ac:	2b02      	cmp	r3, #2
 80086ae:	d80b      	bhi.n	80086c8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	885b      	ldrh	r3, [r3, #2]
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d10c      	bne.n	80086d2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 f8f3 	bl	80088ac <USBD_CtlSendStatus>
      }
      break;
 80086c6:	e004      	b.n	80086d2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80086c8:	6839      	ldr	r1, [r7, #0]
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f000 f840 	bl	8008750 <USBD_CtlError>
      break;
 80086d0:	e000      	b.n	80086d4 <USBD_ClrFeature+0x3a>
      break;
 80086d2:	bf00      	nop
  }
}
 80086d4:	bf00      	nop
 80086d6:	3708      	adds	r7, #8
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}

080086dc <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b084      	sub	sp, #16
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
 80086e4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	781a      	ldrb	r2, [r3, #0]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	3301      	adds	r3, #1
 80086f6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	781a      	ldrb	r2, [r3, #0]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	3301      	adds	r3, #1
 8008704:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008706:	68f8      	ldr	r0, [r7, #12]
 8008708:	f7ff fad3 	bl	8007cb2 <SWAPBYTE>
 800870c:	4603      	mov	r3, r0
 800870e:	461a      	mov	r2, r3
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	3301      	adds	r3, #1
 8008718:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	3301      	adds	r3, #1
 800871e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f7ff fac6 	bl	8007cb2 <SWAPBYTE>
 8008726:	4603      	mov	r3, r0
 8008728:	461a      	mov	r2, r3
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	3301      	adds	r3, #1
 8008732:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	3301      	adds	r3, #1
 8008738:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800873a:	68f8      	ldr	r0, [r7, #12]
 800873c:	f7ff fab9 	bl	8007cb2 <SWAPBYTE>
 8008740:	4603      	mov	r3, r0
 8008742:	461a      	mov	r2, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	80da      	strh	r2, [r3, #6]
}
 8008748:	bf00      	nop
 800874a:	3710      	adds	r7, #16
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b082      	sub	sp, #8
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800875a:	2180      	movs	r1, #128	; 0x80
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f000 fbe7 	bl	8008f30 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008762:	2100      	movs	r1, #0
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f000 fbe3 	bl	8008f30 <USBD_LL_StallEP>
}
 800876a:	bf00      	nop
 800876c:	3708      	adds	r7, #8
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}

08008772 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008772:	b580      	push	{r7, lr}
 8008774:	b086      	sub	sp, #24
 8008776:	af00      	add	r7, sp, #0
 8008778:	60f8      	str	r0, [r7, #12]
 800877a:	60b9      	str	r1, [r7, #8]
 800877c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800877e:	2300      	movs	r3, #0
 8008780:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d036      	beq.n	80087f6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800878c:	6938      	ldr	r0, [r7, #16]
 800878e:	f000 f836 	bl	80087fe <USBD_GetLen>
 8008792:	4603      	mov	r3, r0
 8008794:	3301      	adds	r3, #1
 8008796:	b29b      	uxth	r3, r3
 8008798:	005b      	lsls	r3, r3, #1
 800879a:	b29a      	uxth	r2, r3
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80087a0:	7dfb      	ldrb	r3, [r7, #23]
 80087a2:	68ba      	ldr	r2, [r7, #8]
 80087a4:	4413      	add	r3, r2
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	7812      	ldrb	r2, [r2, #0]
 80087aa:	701a      	strb	r2, [r3, #0]
  idx++;
 80087ac:	7dfb      	ldrb	r3, [r7, #23]
 80087ae:	3301      	adds	r3, #1
 80087b0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80087b2:	7dfb      	ldrb	r3, [r7, #23]
 80087b4:	68ba      	ldr	r2, [r7, #8]
 80087b6:	4413      	add	r3, r2
 80087b8:	2203      	movs	r2, #3
 80087ba:	701a      	strb	r2, [r3, #0]
  idx++;
 80087bc:	7dfb      	ldrb	r3, [r7, #23]
 80087be:	3301      	adds	r3, #1
 80087c0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80087c2:	e013      	b.n	80087ec <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80087c4:	7dfb      	ldrb	r3, [r7, #23]
 80087c6:	68ba      	ldr	r2, [r7, #8]
 80087c8:	4413      	add	r3, r2
 80087ca:	693a      	ldr	r2, [r7, #16]
 80087cc:	7812      	ldrb	r2, [r2, #0]
 80087ce:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	3301      	adds	r3, #1
 80087d4:	613b      	str	r3, [r7, #16]
    idx++;
 80087d6:	7dfb      	ldrb	r3, [r7, #23]
 80087d8:	3301      	adds	r3, #1
 80087da:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80087dc:	7dfb      	ldrb	r3, [r7, #23]
 80087de:	68ba      	ldr	r2, [r7, #8]
 80087e0:	4413      	add	r3, r2
 80087e2:	2200      	movs	r2, #0
 80087e4:	701a      	strb	r2, [r3, #0]
    idx++;
 80087e6:	7dfb      	ldrb	r3, [r7, #23]
 80087e8:	3301      	adds	r3, #1
 80087ea:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	781b      	ldrb	r3, [r3, #0]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d1e7      	bne.n	80087c4 <USBD_GetString+0x52>
 80087f4:	e000      	b.n	80087f8 <USBD_GetString+0x86>
    return;
 80087f6:	bf00      	nop
  }
}
 80087f8:	3718      	adds	r7, #24
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80087fe:	b480      	push	{r7}
 8008800:	b085      	sub	sp, #20
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008806:	2300      	movs	r3, #0
 8008808:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800880e:	e005      	b.n	800881c <USBD_GetLen+0x1e>
  {
    len++;
 8008810:	7bfb      	ldrb	r3, [r7, #15]
 8008812:	3301      	adds	r3, #1
 8008814:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	3301      	adds	r3, #1
 800881a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d1f5      	bne.n	8008810 <USBD_GetLen+0x12>
  }

  return len;
 8008824:	7bfb      	ldrb	r3, [r7, #15]
}
 8008826:	4618      	mov	r0, r3
 8008828:	3714      	adds	r7, #20
 800882a:	46bd      	mov	sp, r7
 800882c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008830:	4770      	bx	lr

08008832 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008832:	b580      	push	{r7, lr}
 8008834:	b084      	sub	sp, #16
 8008836:	af00      	add	r7, sp, #0
 8008838:	60f8      	str	r0, [r7, #12]
 800883a:	60b9      	str	r1, [r7, #8]
 800883c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2202      	movs	r2, #2
 8008842:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	68ba      	ldr	r2, [r7, #8]
 8008856:	2100      	movs	r1, #0
 8008858:	68f8      	ldr	r0, [r7, #12]
 800885a:	f000 fbf2 	bl	8009042 <USBD_LL_Transmit>

  return USBD_OK;
 800885e:	2300      	movs	r3, #0
}
 8008860:	4618      	mov	r0, r3
 8008862:	3710      	adds	r7, #16
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}

08008868 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b084      	sub	sp, #16
 800886c:	af00      	add	r7, sp, #0
 800886e:	60f8      	str	r0, [r7, #12]
 8008870:	60b9      	str	r1, [r7, #8]
 8008872:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	68ba      	ldr	r2, [r7, #8]
 8008878:	2100      	movs	r1, #0
 800887a:	68f8      	ldr	r0, [r7, #12]
 800887c:	f000 fbe1 	bl	8009042 <USBD_LL_Transmit>

  return USBD_OK;
 8008880:	2300      	movs	r3, #0
}
 8008882:	4618      	mov	r0, r3
 8008884:	3710      	adds	r7, #16
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}

0800888a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800888a:	b580      	push	{r7, lr}
 800888c:	b084      	sub	sp, #16
 800888e:	af00      	add	r7, sp, #0
 8008890:	60f8      	str	r0, [r7, #12]
 8008892:	60b9      	str	r1, [r7, #8]
 8008894:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	68ba      	ldr	r2, [r7, #8]
 800889a:	2100      	movs	r1, #0
 800889c:	68f8      	ldr	r0, [r7, #12]
 800889e:	f000 fbf1 	bl	8009084 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80088a2:	2300      	movs	r3, #0
}
 80088a4:	4618      	mov	r0, r3
 80088a6:	3710      	adds	r7, #16
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bd80      	pop	{r7, pc}

080088ac <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b082      	sub	sp, #8
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2204      	movs	r2, #4
 80088b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80088bc:	2300      	movs	r3, #0
 80088be:	2200      	movs	r2, #0
 80088c0:	2100      	movs	r1, #0
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 fbbd 	bl	8009042 <USBD_LL_Transmit>

  return USBD_OK;
 80088c8:	2300      	movs	r3, #0
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3708      	adds	r7, #8
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b082      	sub	sp, #8
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2205      	movs	r2, #5
 80088de:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80088e2:	2300      	movs	r3, #0
 80088e4:	2200      	movs	r2, #0
 80088e6:	2100      	movs	r1, #0
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f000 fbcb 	bl	8009084 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80088ee:	2300      	movs	r3, #0
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3708      	adds	r7, #8
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80088fc:	2200      	movs	r2, #0
 80088fe:	490e      	ldr	r1, [pc, #56]	; (8008938 <MX_USB_DEVICE_Init+0x40>)
 8008900:	480e      	ldr	r0, [pc, #56]	; (800893c <MX_USB_DEVICE_Init+0x44>)
 8008902:	f7fe ff11 	bl	8007728 <USBD_Init>
 8008906:	4603      	mov	r3, r0
 8008908:	2b00      	cmp	r3, #0
 800890a:	d001      	beq.n	8008910 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800890c:	f7f8 f924 	bl	8000b58 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8008910:	490b      	ldr	r1, [pc, #44]	; (8008940 <MX_USB_DEVICE_Init+0x48>)
 8008912:	480a      	ldr	r0, [pc, #40]	; (800893c <MX_USB_DEVICE_Init+0x44>)
 8008914:	f7fe ff3e 	bl	8007794 <USBD_RegisterClass>
 8008918:	4603      	mov	r3, r0
 800891a:	2b00      	cmp	r3, #0
 800891c:	d001      	beq.n	8008922 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800891e:	f7f8 f91b 	bl	8000b58 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008922:	4806      	ldr	r0, [pc, #24]	; (800893c <MX_USB_DEVICE_Init+0x44>)
 8008924:	f7fe ff57 	bl	80077d6 <USBD_Start>
 8008928:	4603      	mov	r3, r0
 800892a:	2b00      	cmp	r3, #0
 800892c:	d001      	beq.n	8008932 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800892e:	f7f8 f913 	bl	8000b58 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008932:	bf00      	nop
 8008934:	bd80      	pop	{r7, pc}
 8008936:	bf00      	nop
 8008938:	20000124 	.word	0x20000124
 800893c:	20000758 	.word	0x20000758
 8008940:	2000001c 	.word	0x2000001c

08008944 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	4603      	mov	r3, r0
 800894c:	6039      	str	r1, [r7, #0]
 800894e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	2212      	movs	r2, #18
 8008954:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008956:	4b03      	ldr	r3, [pc, #12]	; (8008964 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008958:	4618      	mov	r0, r3
 800895a:	370c      	adds	r7, #12
 800895c:	46bd      	mov	sp, r7
 800895e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008962:	4770      	bx	lr
 8008964:	20000140 	.word	0x20000140

08008968 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008968:	b480      	push	{r7}
 800896a:	b083      	sub	sp, #12
 800896c:	af00      	add	r7, sp, #0
 800896e:	4603      	mov	r3, r0
 8008970:	6039      	str	r1, [r7, #0]
 8008972:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	2204      	movs	r2, #4
 8008978:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800897a:	4b03      	ldr	r3, [pc, #12]	; (8008988 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800897c:	4618      	mov	r0, r3
 800897e:	370c      	adds	r7, #12
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr
 8008988:	20000154 	.word	0x20000154

0800898c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b082      	sub	sp, #8
 8008990:	af00      	add	r7, sp, #0
 8008992:	4603      	mov	r3, r0
 8008994:	6039      	str	r1, [r7, #0]
 8008996:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008998:	79fb      	ldrb	r3, [r7, #7]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d105      	bne.n	80089aa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800899e:	683a      	ldr	r2, [r7, #0]
 80089a0:	4907      	ldr	r1, [pc, #28]	; (80089c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80089a2:	4808      	ldr	r0, [pc, #32]	; (80089c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80089a4:	f7ff fee5 	bl	8008772 <USBD_GetString>
 80089a8:	e004      	b.n	80089b4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80089aa:	683a      	ldr	r2, [r7, #0]
 80089ac:	4904      	ldr	r1, [pc, #16]	; (80089c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80089ae:	4805      	ldr	r0, [pc, #20]	; (80089c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80089b0:	f7ff fedf 	bl	8008772 <USBD_GetString>
  }
  return USBD_StrDesc;
 80089b4:	4b02      	ldr	r3, [pc, #8]	; (80089c0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3708      	adds	r7, #8
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	20000a28 	.word	0x20000a28
 80089c4:	08009348 	.word	0x08009348

080089c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b082      	sub	sp, #8
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	4603      	mov	r3, r0
 80089d0:	6039      	str	r1, [r7, #0]
 80089d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80089d4:	683a      	ldr	r2, [r7, #0]
 80089d6:	4904      	ldr	r1, [pc, #16]	; (80089e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80089d8:	4804      	ldr	r0, [pc, #16]	; (80089ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80089da:	f7ff feca 	bl	8008772 <USBD_GetString>
  return USBD_StrDesc;
 80089de:	4b02      	ldr	r3, [pc, #8]	; (80089e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3708      	adds	r7, #8
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	20000a28 	.word	0x20000a28
 80089ec:	08009360 	.word	0x08009360

080089f0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b082      	sub	sp, #8
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	4603      	mov	r3, r0
 80089f8:	6039      	str	r1, [r7, #0]
 80089fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	221a      	movs	r2, #26
 8008a00:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008a02:	f000 f843 	bl	8008a8c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008a06:	4b02      	ldr	r3, [pc, #8]	; (8008a10 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3708      	adds	r7, #8
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}
 8008a10:	20000158 	.word	0x20000158

08008a14 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b082      	sub	sp, #8
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	6039      	str	r1, [r7, #0]
 8008a1e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008a20:	79fb      	ldrb	r3, [r7, #7]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d105      	bne.n	8008a32 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a26:	683a      	ldr	r2, [r7, #0]
 8008a28:	4907      	ldr	r1, [pc, #28]	; (8008a48 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008a2a:	4808      	ldr	r0, [pc, #32]	; (8008a4c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008a2c:	f7ff fea1 	bl	8008772 <USBD_GetString>
 8008a30:	e004      	b.n	8008a3c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	4904      	ldr	r1, [pc, #16]	; (8008a48 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008a36:	4805      	ldr	r0, [pc, #20]	; (8008a4c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008a38:	f7ff fe9b 	bl	8008772 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a3c:	4b02      	ldr	r3, [pc, #8]	; (8008a48 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3708      	adds	r7, #8
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	20000a28 	.word	0x20000a28
 8008a4c:	08009374 	.word	0x08009374

08008a50 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b082      	sub	sp, #8
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	4603      	mov	r3, r0
 8008a58:	6039      	str	r1, [r7, #0]
 8008a5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008a5c:	79fb      	ldrb	r3, [r7, #7]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d105      	bne.n	8008a6e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a62:	683a      	ldr	r2, [r7, #0]
 8008a64:	4907      	ldr	r1, [pc, #28]	; (8008a84 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008a66:	4808      	ldr	r0, [pc, #32]	; (8008a88 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008a68:	f7ff fe83 	bl	8008772 <USBD_GetString>
 8008a6c:	e004      	b.n	8008a78 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a6e:	683a      	ldr	r2, [r7, #0]
 8008a70:	4904      	ldr	r1, [pc, #16]	; (8008a84 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008a72:	4805      	ldr	r0, [pc, #20]	; (8008a88 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008a74:	f7ff fe7d 	bl	8008772 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a78:	4b02      	ldr	r3, [pc, #8]	; (8008a84 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3708      	adds	r7, #8
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}
 8008a82:	bf00      	nop
 8008a84:	20000a28 	.word	0x20000a28
 8008a88:	08009380 	.word	0x08009380

08008a8c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008a92:	4b0f      	ldr	r3, [pc, #60]	; (8008ad0 <Get_SerialNum+0x44>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008a98:	4b0e      	ldr	r3, [pc, #56]	; (8008ad4 <Get_SerialNum+0x48>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008a9e:	4b0e      	ldr	r3, [pc, #56]	; (8008ad8 <Get_SerialNum+0x4c>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008aa4:	68fa      	ldr	r2, [r7, #12]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4413      	add	r3, r2
 8008aaa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d009      	beq.n	8008ac6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008ab2:	2208      	movs	r2, #8
 8008ab4:	4909      	ldr	r1, [pc, #36]	; (8008adc <Get_SerialNum+0x50>)
 8008ab6:	68f8      	ldr	r0, [r7, #12]
 8008ab8:	f000 f814 	bl	8008ae4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008abc:	2204      	movs	r2, #4
 8008abe:	4908      	ldr	r1, [pc, #32]	; (8008ae0 <Get_SerialNum+0x54>)
 8008ac0:	68b8      	ldr	r0, [r7, #8]
 8008ac2:	f000 f80f 	bl	8008ae4 <IntToUnicode>
  }
}
 8008ac6:	bf00      	nop
 8008ac8:	3710      	adds	r7, #16
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}
 8008ace:	bf00      	nop
 8008ad0:	1fff7a10 	.word	0x1fff7a10
 8008ad4:	1fff7a14 	.word	0x1fff7a14
 8008ad8:	1fff7a18 	.word	0x1fff7a18
 8008adc:	2000015a 	.word	0x2000015a
 8008ae0:	2000016a 	.word	0x2000016a

08008ae4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b087      	sub	sp, #28
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	60f8      	str	r0, [r7, #12]
 8008aec:	60b9      	str	r1, [r7, #8]
 8008aee:	4613      	mov	r3, r2
 8008af0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008af2:	2300      	movs	r3, #0
 8008af4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008af6:	2300      	movs	r3, #0
 8008af8:	75fb      	strb	r3, [r7, #23]
 8008afa:	e027      	b.n	8008b4c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	0f1b      	lsrs	r3, r3, #28
 8008b00:	2b09      	cmp	r3, #9
 8008b02:	d80b      	bhi.n	8008b1c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	0f1b      	lsrs	r3, r3, #28
 8008b08:	b2da      	uxtb	r2, r3
 8008b0a:	7dfb      	ldrb	r3, [r7, #23]
 8008b0c:	005b      	lsls	r3, r3, #1
 8008b0e:	4619      	mov	r1, r3
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	440b      	add	r3, r1
 8008b14:	3230      	adds	r2, #48	; 0x30
 8008b16:	b2d2      	uxtb	r2, r2
 8008b18:	701a      	strb	r2, [r3, #0]
 8008b1a:	e00a      	b.n	8008b32 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	0f1b      	lsrs	r3, r3, #28
 8008b20:	b2da      	uxtb	r2, r3
 8008b22:	7dfb      	ldrb	r3, [r7, #23]
 8008b24:	005b      	lsls	r3, r3, #1
 8008b26:	4619      	mov	r1, r3
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	440b      	add	r3, r1
 8008b2c:	3237      	adds	r2, #55	; 0x37
 8008b2e:	b2d2      	uxtb	r2, r2
 8008b30:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	011b      	lsls	r3, r3, #4
 8008b36:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008b38:	7dfb      	ldrb	r3, [r7, #23]
 8008b3a:	005b      	lsls	r3, r3, #1
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	68ba      	ldr	r2, [r7, #8]
 8008b40:	4413      	add	r3, r2
 8008b42:	2200      	movs	r2, #0
 8008b44:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008b46:	7dfb      	ldrb	r3, [r7, #23]
 8008b48:	3301      	adds	r3, #1
 8008b4a:	75fb      	strb	r3, [r7, #23]
 8008b4c:	7dfa      	ldrb	r2, [r7, #23]
 8008b4e:	79fb      	ldrb	r3, [r7, #7]
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d3d3      	bcc.n	8008afc <IntToUnicode+0x18>
  }
}
 8008b54:	bf00      	nop
 8008b56:	371c      	adds	r7, #28
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr

08008b60 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b08a      	sub	sp, #40	; 0x28
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b68:	f107 0314 	add.w	r3, r7, #20
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	601a      	str	r2, [r3, #0]
 8008b70:	605a      	str	r2, [r3, #4]
 8008b72:	609a      	str	r2, [r3, #8]
 8008b74:	60da      	str	r2, [r3, #12]
 8008b76:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008b80:	d13a      	bne.n	8008bf8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008b82:	2300      	movs	r3, #0
 8008b84:	613b      	str	r3, [r7, #16]
 8008b86:	4b1e      	ldr	r3, [pc, #120]	; (8008c00 <HAL_PCD_MspInit+0xa0>)
 8008b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b8a:	4a1d      	ldr	r2, [pc, #116]	; (8008c00 <HAL_PCD_MspInit+0xa0>)
 8008b8c:	f043 0301 	orr.w	r3, r3, #1
 8008b90:	6313      	str	r3, [r2, #48]	; 0x30
 8008b92:	4b1b      	ldr	r3, [pc, #108]	; (8008c00 <HAL_PCD_MspInit+0xa0>)
 8008b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b96:	f003 0301 	and.w	r3, r3, #1
 8008b9a:	613b      	str	r3, [r7, #16]
 8008b9c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008b9e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8008ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ba4:	2302      	movs	r3, #2
 8008ba6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008bac:	2303      	movs	r3, #3
 8008bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008bb0:	230a      	movs	r3, #10
 8008bb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008bb4:	f107 0314 	add.w	r3, r7, #20
 8008bb8:	4619      	mov	r1, r3
 8008bba:	4812      	ldr	r0, [pc, #72]	; (8008c04 <HAL_PCD_MspInit+0xa4>)
 8008bbc:	f7f9 fb88 	bl	80022d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008bc0:	4b0f      	ldr	r3, [pc, #60]	; (8008c00 <HAL_PCD_MspInit+0xa0>)
 8008bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bc4:	4a0e      	ldr	r2, [pc, #56]	; (8008c00 <HAL_PCD_MspInit+0xa0>)
 8008bc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bca:	6353      	str	r3, [r2, #52]	; 0x34
 8008bcc:	2300      	movs	r3, #0
 8008bce:	60fb      	str	r3, [r7, #12]
 8008bd0:	4b0b      	ldr	r3, [pc, #44]	; (8008c00 <HAL_PCD_MspInit+0xa0>)
 8008bd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bd4:	4a0a      	ldr	r2, [pc, #40]	; (8008c00 <HAL_PCD_MspInit+0xa0>)
 8008bd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008bda:	6453      	str	r3, [r2, #68]	; 0x44
 8008bdc:	4b08      	ldr	r3, [pc, #32]	; (8008c00 <HAL_PCD_MspInit+0xa0>)
 8008bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008be0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008be4:	60fb      	str	r3, [r7, #12]
 8008be6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008be8:	2200      	movs	r2, #0
 8008bea:	2100      	movs	r1, #0
 8008bec:	2043      	movs	r0, #67	; 0x43
 8008bee:	f7f9 fb38 	bl	8002262 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008bf2:	2043      	movs	r0, #67	; 0x43
 8008bf4:	f7f9 fb51 	bl	800229a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008bf8:	bf00      	nop
 8008bfa:	3728      	adds	r7, #40	; 0x28
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}
 8008c00:	40023800 	.word	0x40023800
 8008c04:	40020000 	.word	0x40020000

08008c08 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	4610      	mov	r0, r2
 8008c20:	f7fe fe24 	bl	800786c <USBD_LL_SetupStage>
}
 8008c24:	bf00      	nop
 8008c26:	3708      	adds	r7, #8
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}

08008c2c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b082      	sub	sp, #8
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	460b      	mov	r3, r1
 8008c36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008c3e:	78fa      	ldrb	r2, [r7, #3]
 8008c40:	6879      	ldr	r1, [r7, #4]
 8008c42:	4613      	mov	r3, r2
 8008c44:	00db      	lsls	r3, r3, #3
 8008c46:	1a9b      	subs	r3, r3, r2
 8008c48:	009b      	lsls	r3, r3, #2
 8008c4a:	440b      	add	r3, r1
 8008c4c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	78fb      	ldrb	r3, [r7, #3]
 8008c54:	4619      	mov	r1, r3
 8008c56:	f7fe fe5c 	bl	8007912 <USBD_LL_DataOutStage>
}
 8008c5a:	bf00      	nop
 8008c5c:	3708      	adds	r7, #8
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}

08008c62 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c62:	b580      	push	{r7, lr}
 8008c64:	b082      	sub	sp, #8
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
 8008c6a:	460b      	mov	r3, r1
 8008c6c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008c74:	78fa      	ldrb	r2, [r7, #3]
 8008c76:	6879      	ldr	r1, [r7, #4]
 8008c78:	4613      	mov	r3, r2
 8008c7a:	00db      	lsls	r3, r3, #3
 8008c7c:	1a9b      	subs	r3, r3, r2
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	440b      	add	r3, r1
 8008c82:	3348      	adds	r3, #72	; 0x48
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	78fb      	ldrb	r3, [r7, #3]
 8008c88:	4619      	mov	r1, r3
 8008c8a:	f7fe fea5 	bl	80079d8 <USBD_LL_DataInStage>
}
 8008c8e:	bf00      	nop
 8008c90:	3708      	adds	r7, #8
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}

08008c96 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c96:	b580      	push	{r7, lr}
 8008c98:	b082      	sub	sp, #8
 8008c9a:	af00      	add	r7, sp, #0
 8008c9c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f7fe ffa9 	bl	8007bfc <USBD_LL_SOF>
}
 8008caa:	bf00      	nop
 8008cac:	3708      	adds	r7, #8
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}

08008cb2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cb2:	b580      	push	{r7, lr}
 8008cb4:	b084      	sub	sp, #16
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	68db      	ldr	r3, [r3, #12]
 8008cc2:	2b02      	cmp	r3, #2
 8008cc4:	d001      	beq.n	8008cca <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008cc6:	f7f7 ff47 	bl	8000b58 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008cd0:	7bfa      	ldrb	r2, [r7, #15]
 8008cd2:	4611      	mov	r1, r2
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f7fe ff56 	bl	8007b86 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f7fe ff0f 	bl	8007b04 <USBD_LL_Reset>
}
 8008ce6:	bf00      	nop
 8008ce8:	3710      	adds	r7, #16
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}
	...

08008cf0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b082      	sub	sp, #8
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f7fe ff51 	bl	8007ba6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	687a      	ldr	r2, [r7, #4]
 8008d10:	6812      	ldr	r2, [r2, #0]
 8008d12:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008d16:	f043 0301 	orr.w	r3, r3, #1
 8008d1a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6a1b      	ldr	r3, [r3, #32]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d005      	beq.n	8008d30 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008d24:	4b04      	ldr	r3, [pc, #16]	; (8008d38 <HAL_PCD_SuspendCallback+0x48>)
 8008d26:	691b      	ldr	r3, [r3, #16]
 8008d28:	4a03      	ldr	r2, [pc, #12]	; (8008d38 <HAL_PCD_SuspendCallback+0x48>)
 8008d2a:	f043 0306 	orr.w	r3, r3, #6
 8008d2e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008d30:	bf00      	nop
 8008d32:	3708      	adds	r7, #8
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	e000ed00 	.word	0xe000ed00

08008d3c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f7fe ff40 	bl	8007bd0 <USBD_LL_Resume>
}
 8008d50:	bf00      	nop
 8008d52:	3708      	adds	r7, #8
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}

08008d58 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b082      	sub	sp, #8
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
 8008d60:	460b      	mov	r3, r1
 8008d62:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008d6a:	78fa      	ldrb	r2, [r7, #3]
 8008d6c:	4611      	mov	r1, r2
 8008d6e:	4618      	mov	r0, r3
 8008d70:	f7fe ff6b 	bl	8007c4a <USBD_LL_IsoOUTIncomplete>
}
 8008d74:	bf00      	nop
 8008d76:	3708      	adds	r7, #8
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}

08008d7c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b082      	sub	sp, #8
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
 8008d84:	460b      	mov	r3, r1
 8008d86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008d8e:	78fa      	ldrb	r2, [r7, #3]
 8008d90:	4611      	mov	r1, r2
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7fe ff4c 	bl	8007c30 <USBD_LL_IsoINIncomplete>
}
 8008d98:	bf00      	nop
 8008d9a:	3708      	adds	r7, #8
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b082      	sub	sp, #8
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7fe ff58 	bl	8007c64 <USBD_LL_DevConnected>
}
 8008db4:	bf00      	nop
 8008db6:	3708      	adds	r7, #8
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b082      	sub	sp, #8
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f7fe ff55 	bl	8007c7a <USBD_LL_DevDisconnected>
}
 8008dd0:	bf00      	nop
 8008dd2:	3708      	adds	r7, #8
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	781b      	ldrb	r3, [r3, #0]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d13c      	bne.n	8008e62 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008de8:	4a20      	ldr	r2, [pc, #128]	; (8008e6c <USBD_LL_Init+0x94>)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	4a1e      	ldr	r2, [pc, #120]	; (8008e6c <USBD_LL_Init+0x94>)
 8008df4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008df8:	4b1c      	ldr	r3, [pc, #112]	; (8008e6c <USBD_LL_Init+0x94>)
 8008dfa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008dfe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008e00:	4b1a      	ldr	r3, [pc, #104]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e02:	2204      	movs	r2, #4
 8008e04:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008e06:	4b19      	ldr	r3, [pc, #100]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e08:	2202      	movs	r2, #2
 8008e0a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008e0c:	4b17      	ldr	r3, [pc, #92]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e0e:	2200      	movs	r2, #0
 8008e10:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008e12:	4b16      	ldr	r3, [pc, #88]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e14:	2202      	movs	r2, #2
 8008e16:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008e18:	4b14      	ldr	r3, [pc, #80]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008e1e:	4b13      	ldr	r3, [pc, #76]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e20:	2200      	movs	r2, #0
 8008e22:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008e24:	4b11      	ldr	r3, [pc, #68]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e26:	2200      	movs	r2, #0
 8008e28:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008e2a:	4b10      	ldr	r3, [pc, #64]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008e30:	4b0e      	ldr	r3, [pc, #56]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e32:	2200      	movs	r2, #0
 8008e34:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008e36:	480d      	ldr	r0, [pc, #52]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e38:	f7fa f983 	bl	8003142 <HAL_PCD_Init>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d001      	beq.n	8008e46 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008e42:	f7f7 fe89 	bl	8000b58 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008e46:	2180      	movs	r1, #128	; 0x80
 8008e48:	4808      	ldr	r0, [pc, #32]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e4a:	f7fb fac8 	bl	80043de <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008e4e:	2240      	movs	r2, #64	; 0x40
 8008e50:	2100      	movs	r1, #0
 8008e52:	4806      	ldr	r0, [pc, #24]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e54:	f7fb fa7c 	bl	8004350 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008e58:	2280      	movs	r2, #128	; 0x80
 8008e5a:	2101      	movs	r1, #1
 8008e5c:	4803      	ldr	r0, [pc, #12]	; (8008e6c <USBD_LL_Init+0x94>)
 8008e5e:	f7fb fa77 	bl	8004350 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008e62:	2300      	movs	r3, #0
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3708      	adds	r7, #8
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}
 8008e6c:	20000c28 	.word	0x20000c28

08008e70 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b084      	sub	sp, #16
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008e86:	4618      	mov	r0, r3
 8008e88:	f7fa fa78 	bl	800337c <HAL_PCD_Start>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e90:	7bfb      	ldrb	r3, [r7, #15]
 8008e92:	4618      	mov	r0, r3
 8008e94:	f000 f918 	bl	80090c8 <USBD_Get_USB_Status>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e9c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3710      	adds	r7, #16
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}

08008ea6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008ea6:	b580      	push	{r7, lr}
 8008ea8:	b084      	sub	sp, #16
 8008eaa:	af00      	add	r7, sp, #0
 8008eac:	6078      	str	r0, [r7, #4]
 8008eae:	4608      	mov	r0, r1
 8008eb0:	4611      	mov	r1, r2
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	70fb      	strb	r3, [r7, #3]
 8008eb8:	460b      	mov	r3, r1
 8008eba:	70bb      	strb	r3, [r7, #2]
 8008ebc:	4613      	mov	r3, r2
 8008ebe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008ece:	78bb      	ldrb	r3, [r7, #2]
 8008ed0:	883a      	ldrh	r2, [r7, #0]
 8008ed2:	78f9      	ldrb	r1, [r7, #3]
 8008ed4:	f7fa fe5c 	bl	8003b90 <HAL_PCD_EP_Open>
 8008ed8:	4603      	mov	r3, r0
 8008eda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008edc:	7bfb      	ldrb	r3, [r7, #15]
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f000 f8f2 	bl	80090c8 <USBD_Get_USB_Status>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ee8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3710      	adds	r7, #16
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b084      	sub	sp, #16
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
 8008efa:	460b      	mov	r3, r1
 8008efc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008efe:	2300      	movs	r3, #0
 8008f00:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f02:	2300      	movs	r3, #0
 8008f04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008f0c:	78fa      	ldrb	r2, [r7, #3]
 8008f0e:	4611      	mov	r1, r2
 8008f10:	4618      	mov	r0, r3
 8008f12:	f7fa fea5 	bl	8003c60 <HAL_PCD_EP_Close>
 8008f16:	4603      	mov	r3, r0
 8008f18:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f1a:	7bfb      	ldrb	r3, [r7, #15]
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f000 f8d3 	bl	80090c8 <USBD_Get_USB_Status>
 8008f22:	4603      	mov	r3, r0
 8008f24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f26:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3710      	adds	r7, #16
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b084      	sub	sp, #16
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
 8008f38:	460b      	mov	r3, r1
 8008f3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f40:	2300      	movs	r3, #0
 8008f42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008f4a:	78fa      	ldrb	r2, [r7, #3]
 8008f4c:	4611      	mov	r1, r2
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7fa ff65 	bl	8003e1e <HAL_PCD_EP_SetStall>
 8008f54:	4603      	mov	r3, r0
 8008f56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f58:	7bfb      	ldrb	r3, [r7, #15]
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f000 f8b4 	bl	80090c8 <USBD_Get_USB_Status>
 8008f60:	4603      	mov	r3, r0
 8008f62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f64:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3710      	adds	r7, #16
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}

08008f6e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f6e:	b580      	push	{r7, lr}
 8008f70:	b084      	sub	sp, #16
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	6078      	str	r0, [r7, #4]
 8008f76:	460b      	mov	r3, r1
 8008f78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008f88:	78fa      	ldrb	r2, [r7, #3]
 8008f8a:	4611      	mov	r1, r2
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f7fa ffaa 	bl	8003ee6 <HAL_PCD_EP_ClrStall>
 8008f92:	4603      	mov	r3, r0
 8008f94:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f96:	7bfb      	ldrb	r3, [r7, #15]
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f000 f895 	bl	80090c8 <USBD_Get_USB_Status>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008fa2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3710      	adds	r7, #16
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}

08008fac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b085      	sub	sp, #20
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
 8008fb4:	460b      	mov	r3, r1
 8008fb6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008fbe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008fc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	da0b      	bge.n	8008fe0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008fc8:	78fb      	ldrb	r3, [r7, #3]
 8008fca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008fce:	68f9      	ldr	r1, [r7, #12]
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	00db      	lsls	r3, r3, #3
 8008fd4:	1a9b      	subs	r3, r3, r2
 8008fd6:	009b      	lsls	r3, r3, #2
 8008fd8:	440b      	add	r3, r1
 8008fda:	333e      	adds	r3, #62	; 0x3e
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	e00b      	b.n	8008ff8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008fe0:	78fb      	ldrb	r3, [r7, #3]
 8008fe2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008fe6:	68f9      	ldr	r1, [r7, #12]
 8008fe8:	4613      	mov	r3, r2
 8008fea:	00db      	lsls	r3, r3, #3
 8008fec:	1a9b      	subs	r3, r3, r2
 8008fee:	009b      	lsls	r3, r3, #2
 8008ff0:	440b      	add	r3, r1
 8008ff2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008ff6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3714      	adds	r7, #20
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009002:	4770      	bx	lr

08009004 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
 800900c:	460b      	mov	r3, r1
 800900e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009010:	2300      	movs	r3, #0
 8009012:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009014:	2300      	movs	r3, #0
 8009016:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800901e:	78fa      	ldrb	r2, [r7, #3]
 8009020:	4611      	mov	r1, r2
 8009022:	4618      	mov	r0, r3
 8009024:	f7fa fd8f 	bl	8003b46 <HAL_PCD_SetAddress>
 8009028:	4603      	mov	r3, r0
 800902a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800902c:	7bfb      	ldrb	r3, [r7, #15]
 800902e:	4618      	mov	r0, r3
 8009030:	f000 f84a 	bl	80090c8 <USBD_Get_USB_Status>
 8009034:	4603      	mov	r3, r0
 8009036:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009038:	7bbb      	ldrb	r3, [r7, #14]
}
 800903a:	4618      	mov	r0, r3
 800903c:	3710      	adds	r7, #16
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009042:	b580      	push	{r7, lr}
 8009044:	b086      	sub	sp, #24
 8009046:	af00      	add	r7, sp, #0
 8009048:	60f8      	str	r0, [r7, #12]
 800904a:	607a      	str	r2, [r7, #4]
 800904c:	603b      	str	r3, [r7, #0]
 800904e:	460b      	mov	r3, r1
 8009050:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009052:	2300      	movs	r3, #0
 8009054:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009056:	2300      	movs	r3, #0
 8009058:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009060:	7af9      	ldrb	r1, [r7, #11]
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	687a      	ldr	r2, [r7, #4]
 8009066:	f7fa fe90 	bl	8003d8a <HAL_PCD_EP_Transmit>
 800906a:	4603      	mov	r3, r0
 800906c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800906e:	7dfb      	ldrb	r3, [r7, #23]
 8009070:	4618      	mov	r0, r3
 8009072:	f000 f829 	bl	80090c8 <USBD_Get_USB_Status>
 8009076:	4603      	mov	r3, r0
 8009078:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800907a:	7dbb      	ldrb	r3, [r7, #22]
}
 800907c:	4618      	mov	r0, r3
 800907e:	3718      	adds	r7, #24
 8009080:	46bd      	mov	sp, r7
 8009082:	bd80      	pop	{r7, pc}

08009084 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b086      	sub	sp, #24
 8009088:	af00      	add	r7, sp, #0
 800908a:	60f8      	str	r0, [r7, #12]
 800908c:	607a      	str	r2, [r7, #4]
 800908e:	603b      	str	r3, [r7, #0]
 8009090:	460b      	mov	r3, r1
 8009092:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009094:	2300      	movs	r3, #0
 8009096:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009098:	2300      	movs	r3, #0
 800909a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80090a2:	7af9      	ldrb	r1, [r7, #11]
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	687a      	ldr	r2, [r7, #4]
 80090a8:	f7fa fe24 	bl	8003cf4 <HAL_PCD_EP_Receive>
 80090ac:	4603      	mov	r3, r0
 80090ae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090b0:	7dfb      	ldrb	r3, [r7, #23]
 80090b2:	4618      	mov	r0, r3
 80090b4:	f000 f808 	bl	80090c8 <USBD_Get_USB_Status>
 80090b8:	4603      	mov	r3, r0
 80090ba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80090bc:	7dbb      	ldrb	r3, [r7, #22]
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3718      	adds	r7, #24
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
	...

080090c8 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b085      	sub	sp, #20
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	4603      	mov	r3, r0
 80090d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090d2:	2300      	movs	r3, #0
 80090d4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80090d6:	79fb      	ldrb	r3, [r7, #7]
 80090d8:	2b03      	cmp	r3, #3
 80090da:	d817      	bhi.n	800910c <USBD_Get_USB_Status+0x44>
 80090dc:	a201      	add	r2, pc, #4	; (adr r2, 80090e4 <USBD_Get_USB_Status+0x1c>)
 80090de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090e2:	bf00      	nop
 80090e4:	080090f5 	.word	0x080090f5
 80090e8:	080090fb 	.word	0x080090fb
 80090ec:	08009101 	.word	0x08009101
 80090f0:	08009107 	.word	0x08009107
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80090f4:	2300      	movs	r3, #0
 80090f6:	73fb      	strb	r3, [r7, #15]
    break;
 80090f8:	e00b      	b.n	8009112 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80090fa:	2303      	movs	r3, #3
 80090fc:	73fb      	strb	r3, [r7, #15]
    break;
 80090fe:	e008      	b.n	8009112 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009100:	2301      	movs	r3, #1
 8009102:	73fb      	strb	r3, [r7, #15]
    break;
 8009104:	e005      	b.n	8009112 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009106:	2303      	movs	r3, #3
 8009108:	73fb      	strb	r3, [r7, #15]
    break;
 800910a:	e002      	b.n	8009112 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800910c:	2303      	movs	r3, #3
 800910e:	73fb      	strb	r3, [r7, #15]
    break;
 8009110:	bf00      	nop
  }
  return usb_status;
 8009112:	7bfb      	ldrb	r3, [r7, #15]
}
 8009114:	4618      	mov	r0, r3
 8009116:	3714      	adds	r7, #20
 8009118:	46bd      	mov	sp, r7
 800911a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911e:	4770      	bx	lr

08009120 <__errno>:
 8009120:	4b01      	ldr	r3, [pc, #4]	; (8009128 <__errno+0x8>)
 8009122:	6818      	ldr	r0, [r3, #0]
 8009124:	4770      	bx	lr
 8009126:	bf00      	nop
 8009128:	20000174 	.word	0x20000174

0800912c <__libc_init_array>:
 800912c:	b570      	push	{r4, r5, r6, lr}
 800912e:	4e0d      	ldr	r6, [pc, #52]	; (8009164 <__libc_init_array+0x38>)
 8009130:	4c0d      	ldr	r4, [pc, #52]	; (8009168 <__libc_init_array+0x3c>)
 8009132:	1ba4      	subs	r4, r4, r6
 8009134:	10a4      	asrs	r4, r4, #2
 8009136:	2500      	movs	r5, #0
 8009138:	42a5      	cmp	r5, r4
 800913a:	d109      	bne.n	8009150 <__libc_init_array+0x24>
 800913c:	4e0b      	ldr	r6, [pc, #44]	; (800916c <__libc_init_array+0x40>)
 800913e:	4c0c      	ldr	r4, [pc, #48]	; (8009170 <__libc_init_array+0x44>)
 8009140:	f000 f8ea 	bl	8009318 <_init>
 8009144:	1ba4      	subs	r4, r4, r6
 8009146:	10a4      	asrs	r4, r4, #2
 8009148:	2500      	movs	r5, #0
 800914a:	42a5      	cmp	r5, r4
 800914c:	d105      	bne.n	800915a <__libc_init_array+0x2e>
 800914e:	bd70      	pop	{r4, r5, r6, pc}
 8009150:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009154:	4798      	blx	r3
 8009156:	3501      	adds	r5, #1
 8009158:	e7ee      	b.n	8009138 <__libc_init_array+0xc>
 800915a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800915e:	4798      	blx	r3
 8009160:	3501      	adds	r5, #1
 8009162:	e7f2      	b.n	800914a <__libc_init_array+0x1e>
 8009164:	0800a10c 	.word	0x0800a10c
 8009168:	0800a10c 	.word	0x0800a10c
 800916c:	0800a10c 	.word	0x0800a10c
 8009170:	0800a110 	.word	0x0800a110

08009174 <malloc>:
 8009174:	4b02      	ldr	r3, [pc, #8]	; (8009180 <malloc+0xc>)
 8009176:	4601      	mov	r1, r0
 8009178:	6818      	ldr	r0, [r3, #0]
 800917a:	f000 b861 	b.w	8009240 <_malloc_r>
 800917e:	bf00      	nop
 8009180:	20000174 	.word	0x20000174

08009184 <free>:
 8009184:	4b02      	ldr	r3, [pc, #8]	; (8009190 <free+0xc>)
 8009186:	4601      	mov	r1, r0
 8009188:	6818      	ldr	r0, [r3, #0]
 800918a:	f000 b80b 	b.w	80091a4 <_free_r>
 800918e:	bf00      	nop
 8009190:	20000174 	.word	0x20000174

08009194 <memset>:
 8009194:	4402      	add	r2, r0
 8009196:	4603      	mov	r3, r0
 8009198:	4293      	cmp	r3, r2
 800919a:	d100      	bne.n	800919e <memset+0xa>
 800919c:	4770      	bx	lr
 800919e:	f803 1b01 	strb.w	r1, [r3], #1
 80091a2:	e7f9      	b.n	8009198 <memset+0x4>

080091a4 <_free_r>:
 80091a4:	b538      	push	{r3, r4, r5, lr}
 80091a6:	4605      	mov	r5, r0
 80091a8:	2900      	cmp	r1, #0
 80091aa:	d045      	beq.n	8009238 <_free_r+0x94>
 80091ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091b0:	1f0c      	subs	r4, r1, #4
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	bfb8      	it	lt
 80091b6:	18e4      	addlt	r4, r4, r3
 80091b8:	f000 f8ac 	bl	8009314 <__malloc_lock>
 80091bc:	4a1f      	ldr	r2, [pc, #124]	; (800923c <_free_r+0x98>)
 80091be:	6813      	ldr	r3, [r2, #0]
 80091c0:	4610      	mov	r0, r2
 80091c2:	b933      	cbnz	r3, 80091d2 <_free_r+0x2e>
 80091c4:	6063      	str	r3, [r4, #4]
 80091c6:	6014      	str	r4, [r2, #0]
 80091c8:	4628      	mov	r0, r5
 80091ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091ce:	f000 b8a2 	b.w	8009316 <__malloc_unlock>
 80091d2:	42a3      	cmp	r3, r4
 80091d4:	d90c      	bls.n	80091f0 <_free_r+0x4c>
 80091d6:	6821      	ldr	r1, [r4, #0]
 80091d8:	1862      	adds	r2, r4, r1
 80091da:	4293      	cmp	r3, r2
 80091dc:	bf04      	itt	eq
 80091de:	681a      	ldreq	r2, [r3, #0]
 80091e0:	685b      	ldreq	r3, [r3, #4]
 80091e2:	6063      	str	r3, [r4, #4]
 80091e4:	bf04      	itt	eq
 80091e6:	1852      	addeq	r2, r2, r1
 80091e8:	6022      	streq	r2, [r4, #0]
 80091ea:	6004      	str	r4, [r0, #0]
 80091ec:	e7ec      	b.n	80091c8 <_free_r+0x24>
 80091ee:	4613      	mov	r3, r2
 80091f0:	685a      	ldr	r2, [r3, #4]
 80091f2:	b10a      	cbz	r2, 80091f8 <_free_r+0x54>
 80091f4:	42a2      	cmp	r2, r4
 80091f6:	d9fa      	bls.n	80091ee <_free_r+0x4a>
 80091f8:	6819      	ldr	r1, [r3, #0]
 80091fa:	1858      	adds	r0, r3, r1
 80091fc:	42a0      	cmp	r0, r4
 80091fe:	d10b      	bne.n	8009218 <_free_r+0x74>
 8009200:	6820      	ldr	r0, [r4, #0]
 8009202:	4401      	add	r1, r0
 8009204:	1858      	adds	r0, r3, r1
 8009206:	4282      	cmp	r2, r0
 8009208:	6019      	str	r1, [r3, #0]
 800920a:	d1dd      	bne.n	80091c8 <_free_r+0x24>
 800920c:	6810      	ldr	r0, [r2, #0]
 800920e:	6852      	ldr	r2, [r2, #4]
 8009210:	605a      	str	r2, [r3, #4]
 8009212:	4401      	add	r1, r0
 8009214:	6019      	str	r1, [r3, #0]
 8009216:	e7d7      	b.n	80091c8 <_free_r+0x24>
 8009218:	d902      	bls.n	8009220 <_free_r+0x7c>
 800921a:	230c      	movs	r3, #12
 800921c:	602b      	str	r3, [r5, #0]
 800921e:	e7d3      	b.n	80091c8 <_free_r+0x24>
 8009220:	6820      	ldr	r0, [r4, #0]
 8009222:	1821      	adds	r1, r4, r0
 8009224:	428a      	cmp	r2, r1
 8009226:	bf04      	itt	eq
 8009228:	6811      	ldreq	r1, [r2, #0]
 800922a:	6852      	ldreq	r2, [r2, #4]
 800922c:	6062      	str	r2, [r4, #4]
 800922e:	bf04      	itt	eq
 8009230:	1809      	addeq	r1, r1, r0
 8009232:	6021      	streq	r1, [r4, #0]
 8009234:	605c      	str	r4, [r3, #4]
 8009236:	e7c7      	b.n	80091c8 <_free_r+0x24>
 8009238:	bd38      	pop	{r3, r4, r5, pc}
 800923a:	bf00      	nop
 800923c:	20000630 	.word	0x20000630

08009240 <_malloc_r>:
 8009240:	b570      	push	{r4, r5, r6, lr}
 8009242:	1ccd      	adds	r5, r1, #3
 8009244:	f025 0503 	bic.w	r5, r5, #3
 8009248:	3508      	adds	r5, #8
 800924a:	2d0c      	cmp	r5, #12
 800924c:	bf38      	it	cc
 800924e:	250c      	movcc	r5, #12
 8009250:	2d00      	cmp	r5, #0
 8009252:	4606      	mov	r6, r0
 8009254:	db01      	blt.n	800925a <_malloc_r+0x1a>
 8009256:	42a9      	cmp	r1, r5
 8009258:	d903      	bls.n	8009262 <_malloc_r+0x22>
 800925a:	230c      	movs	r3, #12
 800925c:	6033      	str	r3, [r6, #0]
 800925e:	2000      	movs	r0, #0
 8009260:	bd70      	pop	{r4, r5, r6, pc}
 8009262:	f000 f857 	bl	8009314 <__malloc_lock>
 8009266:	4a21      	ldr	r2, [pc, #132]	; (80092ec <_malloc_r+0xac>)
 8009268:	6814      	ldr	r4, [r2, #0]
 800926a:	4621      	mov	r1, r4
 800926c:	b991      	cbnz	r1, 8009294 <_malloc_r+0x54>
 800926e:	4c20      	ldr	r4, [pc, #128]	; (80092f0 <_malloc_r+0xb0>)
 8009270:	6823      	ldr	r3, [r4, #0]
 8009272:	b91b      	cbnz	r3, 800927c <_malloc_r+0x3c>
 8009274:	4630      	mov	r0, r6
 8009276:	f000 f83d 	bl	80092f4 <_sbrk_r>
 800927a:	6020      	str	r0, [r4, #0]
 800927c:	4629      	mov	r1, r5
 800927e:	4630      	mov	r0, r6
 8009280:	f000 f838 	bl	80092f4 <_sbrk_r>
 8009284:	1c43      	adds	r3, r0, #1
 8009286:	d124      	bne.n	80092d2 <_malloc_r+0x92>
 8009288:	230c      	movs	r3, #12
 800928a:	6033      	str	r3, [r6, #0]
 800928c:	4630      	mov	r0, r6
 800928e:	f000 f842 	bl	8009316 <__malloc_unlock>
 8009292:	e7e4      	b.n	800925e <_malloc_r+0x1e>
 8009294:	680b      	ldr	r3, [r1, #0]
 8009296:	1b5b      	subs	r3, r3, r5
 8009298:	d418      	bmi.n	80092cc <_malloc_r+0x8c>
 800929a:	2b0b      	cmp	r3, #11
 800929c:	d90f      	bls.n	80092be <_malloc_r+0x7e>
 800929e:	600b      	str	r3, [r1, #0]
 80092a0:	50cd      	str	r5, [r1, r3]
 80092a2:	18cc      	adds	r4, r1, r3
 80092a4:	4630      	mov	r0, r6
 80092a6:	f000 f836 	bl	8009316 <__malloc_unlock>
 80092aa:	f104 000b 	add.w	r0, r4, #11
 80092ae:	1d23      	adds	r3, r4, #4
 80092b0:	f020 0007 	bic.w	r0, r0, #7
 80092b4:	1ac3      	subs	r3, r0, r3
 80092b6:	d0d3      	beq.n	8009260 <_malloc_r+0x20>
 80092b8:	425a      	negs	r2, r3
 80092ba:	50e2      	str	r2, [r4, r3]
 80092bc:	e7d0      	b.n	8009260 <_malloc_r+0x20>
 80092be:	428c      	cmp	r4, r1
 80092c0:	684b      	ldr	r3, [r1, #4]
 80092c2:	bf16      	itet	ne
 80092c4:	6063      	strne	r3, [r4, #4]
 80092c6:	6013      	streq	r3, [r2, #0]
 80092c8:	460c      	movne	r4, r1
 80092ca:	e7eb      	b.n	80092a4 <_malloc_r+0x64>
 80092cc:	460c      	mov	r4, r1
 80092ce:	6849      	ldr	r1, [r1, #4]
 80092d0:	e7cc      	b.n	800926c <_malloc_r+0x2c>
 80092d2:	1cc4      	adds	r4, r0, #3
 80092d4:	f024 0403 	bic.w	r4, r4, #3
 80092d8:	42a0      	cmp	r0, r4
 80092da:	d005      	beq.n	80092e8 <_malloc_r+0xa8>
 80092dc:	1a21      	subs	r1, r4, r0
 80092de:	4630      	mov	r0, r6
 80092e0:	f000 f808 	bl	80092f4 <_sbrk_r>
 80092e4:	3001      	adds	r0, #1
 80092e6:	d0cf      	beq.n	8009288 <_malloc_r+0x48>
 80092e8:	6025      	str	r5, [r4, #0]
 80092ea:	e7db      	b.n	80092a4 <_malloc_r+0x64>
 80092ec:	20000630 	.word	0x20000630
 80092f0:	20000634 	.word	0x20000634

080092f4 <_sbrk_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	4c06      	ldr	r4, [pc, #24]	; (8009310 <_sbrk_r+0x1c>)
 80092f8:	2300      	movs	r3, #0
 80092fa:	4605      	mov	r5, r0
 80092fc:	4608      	mov	r0, r1
 80092fe:	6023      	str	r3, [r4, #0]
 8009300:	f7f8 f934 	bl	800156c <_sbrk>
 8009304:	1c43      	adds	r3, r0, #1
 8009306:	d102      	bne.n	800930e <_sbrk_r+0x1a>
 8009308:	6823      	ldr	r3, [r4, #0]
 800930a:	b103      	cbz	r3, 800930e <_sbrk_r+0x1a>
 800930c:	602b      	str	r3, [r5, #0]
 800930e:	bd38      	pop	{r3, r4, r5, pc}
 8009310:	20001030 	.word	0x20001030

08009314 <__malloc_lock>:
 8009314:	4770      	bx	lr

08009316 <__malloc_unlock>:
 8009316:	4770      	bx	lr

08009318 <_init>:
 8009318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800931a:	bf00      	nop
 800931c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800931e:	bc08      	pop	{r3}
 8009320:	469e      	mov	lr, r3
 8009322:	4770      	bx	lr

08009324 <_fini>:
 8009324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009326:	bf00      	nop
 8009328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800932a:	bc08      	pop	{r3}
 800932c:	469e      	mov	lr, r3
 800932e:	4770      	bx	lr
