$date
	Thu Feb  4 01:13:33 2016
$end
$version
	ModelSim Version 10.4
$end
$timescale
	1ns
$end

$scope module seqdec_42_bench $end
$var reg 1 ! InA $end
$var wire 1 " Clk $end
$var wire 1 # Reset $end
$var wire 1 $ Out $end
$var reg 128 % sequenc [127:0] $end
$var integer 32 & k $end
$var reg 8 ' seq [7:0] $end
$var reg 8 ( seqp1 [7:0] $end
$var wire 1 ) err $end

$scope module DUT $end
$var wire 1 * InA $end
$var wire 1 " Clk $end
$var wire 1 # Reset $end
$var wire 1 $ Out $end
$var wire 1 + q1 $end
$var wire 1 , q2 $end
$var wire 1 - q3 $end
$var wire 1 . q4 $end
$var wire 1 / q5 $end
$var wire 1 0 q6 $end
$var wire 1 1 q7 $end
$var wire 1 2 q8 $end
$var wire 1 3 q9 $end
$var wire 1 4 d1 $end
$var wire 1 5 d2 $end
$var wire 1 6 d3 $end
$var wire 1 7 d4 $end
$var wire 1 8 d5 $end
$var wire 1 9 d6 $end
$var wire 1 : d7 $end
$var wire 1 ; d8 $end
$var wire 1 < d9 $end

$scope module St1 $end
$var wire 1 + q $end
$var wire 1 4 d $end
$var wire 1 " clk $end
$var wire 1 = rst $end
$var reg 1 > state $end
$upscope $end

$scope module St2 $end
$var wire 1 , q $end
$var wire 1 5 d $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ? state $end
$upscope $end

$scope module St3 $end
$var wire 1 - q $end
$var wire 1 6 d $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 @ state $end
$upscope $end

$scope module St4 $end
$var wire 1 . q $end
$var wire 1 7 d $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 A state $end
$upscope $end

$scope module St5 $end
$var wire 1 / q $end
$var wire 1 8 d $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 B state $end
$upscope $end

$scope module St6 $end
$var wire 1 0 q $end
$var wire 1 9 d $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 C state $end
$upscope $end

$scope module St7 $end
$var wire 1 1 q $end
$var wire 1 : d $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 D state $end
$upscope $end

$scope module St8 $end
$var wire 1 2 q $end
$var wire 1 ; d $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 E state $end
$upscope $end

$scope module St9 $end
$var wire 1 3 q $end
$var wire 1 < d $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 F state $end
$upscope $end
$upscope $end

$scope module my_ckrst $end
$var reg 1 G clk $end
$var reg 1 H rst $end
$var wire 1 ) err $end
$var integer 32 I cycle_count $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1010001000010100001010100101110010111001000010100001000101001101010011001010001010000010000101100101110100001001010011 %
b0 '
b0 (
1>
0?
0@
0A
0B
0C
0D
0E
0F
1G
1H
b0 &
b1 I
1"
1#
x$
0)
x+
x,
x-
x.
x/
x0
x1
x2
x3
14
x5
06
x7
x8
x9
x:
0;
x<
0*
0=
$end
#1
03
02
01
00
0/
0.
0-
0,
1+
15
07
08
09
0:
0<
0$
#50
0G
0"
#100
1G
1"
b10 I
#150
0G
0"
#200
1G
1"
b11 I
#201
0H
0#
04
#250
0G
0"
#300
1G
1"
0>
1?
b1 &
b100 I
#301
1,
0+
#350
0G
0"
#400
1G
1"
b10 &
b101 I
#450
0G
0"
#500
1G
1"
b11 &
b110 I
#550
0G
0"
#600
1G
1"
b100 &
b111 I
#650
0G
0"
#700
1G
1"
b101 &
b1000 I
#750
0G
0"
#800
1G
1"
b110 &
b1001 I
#850
0G
0"
#900
1G
1"
b111 &
b1010 I
#950
0G
0"
#1000
1G
1"
b1000 &
b1011 I
#1050
0G
0"
#1100
1G
1"
b1001 &
b1100 I
#1150
0G
0"
#1200
1G
1"
b1010 &
b1101 I
#1250
0G
0"
#1300
1G
1"
1!
b1011 &
b1110 I
1*
05
16
b1 '
#1350
0G
0"
#1400
1G
1"
0?
1@
0!
b1100 &
b1111 I
0*
15
06
b11 '
b10 '
b1 (
#1401
1-
0,
05
17
#1450
0G
0"
#1500
1G
1"
0@
1A
1!
b1101 &
b10000 I
1*
14
07
b100 '
b101 '
b10 (
#1501
1.
0-
04
16
#1550
0G
0"
#1600
1G
1"
1@
0A
0!
b1110 &
b10001 I
0*
06
18
b1011 '
b1010 '
b101 (
#1601
0.
1-
17
08
#1650
0G
0"
#1700
1G
1"
0@
1A
b1111 &
b10010 I
b10100 '
b1010 (
#1701
1.
0-
07
18
#1750
0G
0"
#1800
1G
1"
0A
1B
b10000 &
b10011 I
b101000 '
b10100 (
#1801
1/
0.
08
19
#1850
0G
0"
#1900
1G
1"
0B
1C
1!
b10001 &
b10100 I
1*
16
09
b1010000 '
b1010001 '
b101000 (
#1901
10
0/
#1950
0G
0"
#2000
1G
1"
1@
0C
0!
b10010 &
b10101 I
0*
06
1:
b10100011 '
b10100010 '
b1010001 (
#2001
00
1-
17
0:
#2050
0G
0"
#2100
1G
1"
0@
1A
b10011 &
b10110 I
b1000100 '
b10100010 (
#2101
1.
0-
07
18
#2150
0G
0"
#2200
1G
1"
0A
1B
b10100 &
b10111 I
b10001000 '
b1000100 (
#2201
1/
0.
08
19
#2250
0G
0"
#2300
1G
1"
0B
1C
b10101 &
b11000 I
b10000 '
b10001000 (
#2301
10
0/
09
1:
#2350
0G
0"
#2400
1G
1"
0C
1D
1!
b10110 &
b11001 I
1*
16
0:
b100000 '
b100001 '
b10000 (
#2401
11
00
06
1;
#2450
0G
0"
#2500
1G
1"
0D
1E
0!
b10111 &
b11010 I
0*
15
0;
b1000011 '
b1000010 '
b100001 (
#2501
12
01
05
1<
#2550
0G
0"
#2600
1G
1"
0E
1F
1!
b11000 &
b11011 I
1*
14
0<
b10000100 '
b10000101 '
b1000010 (
#2601
13
02
04
16
1$
#2650
0G
0"
#2700
1G
1"
1@
0F
0!
b11001 &
b11100 I
0*
06
18
b1011 '
b1010 '
b10000101 (
#2701
03
1-
17
08
0$
#2750
0G
0"
#2800
1G
1"
0@
1A
b11010 &
b11101 I
b10100 '
b1010 (
#2801
1.
0-
07
18
#2850
0G
0"
#2900
1G
1"
0A
1B
b11011 &
b11110 I
b101000 '
b10100 (
#2901
1/
0.
08
19
#2950
0G
0"
#3000
1G
1"
0B
1C
b11100 &
b11111 I
b1010000 '
b101000 (
#3001
10
0/
09
1:
#3050
0G
0"
#3100
1G
1"
0C
1D
1!
b11101 &
b100000 I
1*
16
0:
b10100000 '
b10100001 '
b1010000 (
#3101
11
00
06
1;
#3150
0G
0"
#3200
1G
1"
0D
1E
0!
b11110 &
b100001 I
0*
15
0;
b1000011 '
b1000010 '
b10100001 (
#3201
12
01
05
1<
#3250
0G
0"
#3300
1G
1"
0E
1F
1!
b11111 &
b100010 I
1*
14
0<
b10000100 '
b10000101 '
b1000010 (
#3301
13
02
04
16
1$
#3350
0G
0"
#3400
1G
1"
1@
0F
0!
b100000 &
b100011 I
0*
06
18
b1011 '
b1010 '
b10000101 (
#3401
03
1-
17
08
0$
#3450
0G
0"
#3500
1G
1"
0@
1A
1!
b100001 &
b100100 I
1*
14
07
b10100 '
b10101 '
b1010 (
#3501
1.
0-
04
16
#3550
0G
0"
#3600
1G
1"
1@
0A
0!
b100010 &
b100101 I
0*
06
18
b101011 '
b101010 '
b10101 (
#3601
0.
1-
17
08
#3650
0G
0"
#3700
1G
1"
0@
1A
b100011 &
b100110 I
b1010100 '
b101010 (
#3701
1.
0-
07
18
#3750
0G
0"
#3800
1G
1"
0A
1B
1!
b100100 &
b100111 I
1*
16
08
b10101000 '
b10101001 '
b1010100 (
#3801
1/
0.
#3850
0G
0"
#3900
1G
1"
1@
0B
0!
b100101 &
b101000 I
0*
06
19
b1010011 '
b1010010 '
b10101001 (
#3901
0/
1-
17
09
#3950
0G
0"
#4000
1G
1"
0@
1A
1!
b100110 &
b101001 I
1*
14
07
b10100100 '
b10100101 '
b1010010 (
#4001
1.
0-
04
16
#4050
0G
0"
#4100
1G
1"
1@
0A
b100111 &
b101010 I
b1001011 '
b10100101 (
#4101
0.
1-
14
06
#4150
0G
0"
#4200
1G
1"
1>
0@
b101000 &
b101011 I
b10010111 '
b1001011 (
#4201
0-
1+
#4250
0G
0"
#4300
1G
1"
0!
b101001 &
b101100 I
0*
04
15
b101111 '
b101110 '
b10010111 (
#4350
0G
0"
#4400
1G
1"
0>
1?
b101010 &
b101101 I
b1011100 '
b101110 (
#4401
1,
0+
#4450
0G
0"
#4500
1G
1"
1!
b101011 &
b101110 I
1*
05
16
b10111000 '
b10111001 '
b1011100 (
#4550
0G
0"
#4600
1G
1"
0?
1@
0!
b101100 &
b101111 I
0*
15
06
b1110011 '
b1110010 '
b10111001 (
#4601
1-
0,
05
17
#4650
0G
0"
#4700
1G
1"
0@
1A
1!
b101101 &
b110000 I
1*
14
07
b11100100 '
b11100101 '
b1110010 (
#4701
1.
0-
04
16
#4750
0G
0"
#4800
1G
1"
1@
0A
b101110 &
b110001 I
b11001011 '
b11100101 (
#4801
0.
1-
14
06
#4850
0G
0"
#4900
1G
1"
1>
0@
b101111 &
b110010 I
b10010111 '
b11001011 (
#4901
0-
1+
#4950
0G
0"
#5000
1G
1"
0!
b110000 &
b110011 I
0*
04
15
b101111 '
b101110 '
b10010111 (
