<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jun  5 12:05:40 2019" VIVADOVERSION="2018.3.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="bd_0" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="200000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="strm_len" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_strm_len">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="strm_len"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_ctrl_start" SIGIS="undef" SIGNAME="hls_inst_ap_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_done" SIGIS="undef" SIGNAME="hls_inst_ap_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_ready" SIGIS="undef" SIGNAME="hls_inst_ap_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_idle" SIGIS="undef" SIGNAME="hls_inst_ap_idle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_idle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="strm_in_V_tvalid" SIGIS="undef" SIGNAME="hls_inst_strm_in_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="strm_in_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="strm_in_V_tready" SIGIS="undef" SIGNAME="hls_inst_strm_in_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="strm_in_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="strm_in_V_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_strm_in_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="strm_in_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="strm_out_V_tvalid" SIGIS="undef" SIGNAME="hls_inst_strm_out_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="strm_out_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="strm_out_V_tready" SIGIS="undef" SIGNAME="hls_inst_strm_out_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="strm_out_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="strm_out_V_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_strm_out_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="strm_out_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl" NAME="ap_ctrl" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="start" PHYSICAL="ap_ctrl_start"/>
        <PORTMAP LOGICAL="done" PHYSICAL="ap_ctrl_done"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="ap_ctrl_ready"/>
        <PORTMAP LOGICAL="idle" PHYSICAL="ap_ctrl_idle"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_strm_in_V" NAME="strm_in_V" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000.0"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="strm_in_V_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="strm_in_V_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="strm_in_V_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_strm_out_V" NAME="strm_out_V" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000.0"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="strm_out_V_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="strm_out_V_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="strm_out_V_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1906051205" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bytestrm_dwordproc" VLNV="xilinx.com:hls:bytestrm_dwordproc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="clk_period" VALUE="5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="6"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="strm_out_V_TVALID" SIGIS="undef" SIGNAME="hls_inst_strm_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="strm_out_V_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="strm_out_V_TREADY" SIGIS="undef" SIGNAME="hls_inst_strm_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="strm_out_V_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="strm_out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_strm_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="strm_out_V_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="strm_in_V_TVALID" SIGIS="undef" SIGNAME="hls_inst_strm_in_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="strm_in_V_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="strm_in_V_TREADY" SIGIS="undef" SIGNAME="hls_inst_strm_in_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="strm_in_V_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="strm_in_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_strm_in_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="strm_in_V_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="strm_len" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_strm_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="strm_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="hls_inst_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="hls_inst_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef" SIGNAME="hls_inst_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef" SIGNAME="hls_inst_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="ap_ctrl_idle"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hls_inst_strm_out_V" NAME="strm_out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="strm_out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="strm_out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="strm_out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_strm_in_V" NAME="strm_in_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="strm_in_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="strm_in_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="strm_in_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
