<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>discoverpixy: FLASH Interface configuration functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">discoverpixy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">FLASH Interface configuration functions<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___std_periph___driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group___f_l_a_s_h.html">RAMFUNC</a> &raquo; <a class="el" href="group___f_l_a_s_h___private___functions.html">FLASH_Private_Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>FLASH Interface configuration functions.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for FLASH Interface configuration functions:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___f_l_a_s_h___group1.png" border="0" alt="" usemap="#group______f__l__a__s__h______group1"/>
<map name="group______f__l__a__s__h______group1" id="group______f__l__a__s__h______group1">
<area shape="rect" id="node2" href="group___f_l_a_s_h___private___functions.html" title="FLASH_Private_Functions" alt="" coords="5,13,180,39"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga54bcb96270215c752c3479c8c9e438c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___group1.html#ga54bcb96270215c752c3479c8c9e438c0">FLASH_SetLatency</a> (uint32_t FLASH_Latency)</td></tr>
<tr class="memdesc:ga54bcb96270215c752c3479c8c9e438c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the code latency value.  <a href="#ga54bcb96270215c752c3479c8c9e438c0">More...</a><br /></td></tr>
<tr class="separator:ga54bcb96270215c752c3479c8c9e438c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa24b6176b587bdda46abbe755af986"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___group1.html#gafaa24b6176b587bdda46abbe755af986">FLASH_PrefetchBufferCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:gafaa24b6176b587bdda46abbe755af986"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Prefetch Buffer.  <a href="#gafaa24b6176b587bdda46abbe755af986">More...</a><br /></td></tr>
<tr class="separator:gafaa24b6176b587bdda46abbe755af986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5a9a35e792d844c329d7f1656b50ae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___group1.html#ga7d5a9a35e792d844c329d7f1656b50ae">FLASH_InstructionCacheCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga7d5a9a35e792d844c329d7f1656b50ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Instruction Cache feature.  <a href="#ga7d5a9a35e792d844c329d7f1656b50ae">More...</a><br /></td></tr>
<tr class="separator:ga7d5a9a35e792d844c329d7f1656b50ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937a824493f3c6949289401a767a0360"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___group1.html#ga937a824493f3c6949289401a767a0360">FLASH_DataCacheCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga937a824493f3c6949289401a767a0360"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Data Cache feature.  <a href="#ga937a824493f3c6949289401a767a0360">More...</a><br /></td></tr>
<tr class="separator:ga937a824493f3c6949289401a767a0360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f1e54d9df32f3c196d67e59eb80a49"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___group1.html#gaf6f1e54d9df32f3c196d67e59eb80a49">FLASH_InstructionCacheReset</a> (void)</td></tr>
<tr class="memdesc:gaf6f1e54d9df32f3c196d67e59eb80a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the Instruction Cache.  <a href="#gaf6f1e54d9df32f3c196d67e59eb80a49">More...</a><br /></td></tr>
<tr class="separator:gaf6f1e54d9df32f3c196d67e59eb80a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8332da89b072373b7f116e0b7c137a22"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_l_a_s_h___group1.html#ga8332da89b072373b7f116e0b7c137a22">FLASH_DataCacheReset</a> (void)</td></tr>
<tr class="memdesc:ga8332da89b072373b7f116e0b7c137a22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the Data Cache.  <a href="#ga8332da89b072373b7f116e0b7c137a22">More...</a><br /></td></tr>
<tr class="separator:ga8332da89b072373b7f116e0b7c137a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>FLASH Interface configuration functions. </p>
<pre class="fragment"> ===============================================================================
              ##### FLASH Interface configuration functions #####
 ===============================================================================
    [..]
      This group includes the following functions:
      (+) void FLASH_SetLatency(uint32_t FLASH_Latency)
          To correctly read data from FLASH memory, the number of wait states (LATENCY) 
          must be correctly programmed according to the frequency of the CPU clock 
          (HCLK) and the supply voltage of the device.
    [..]      
      For STM32F405xx/07xx and STM32F415xx/17xx devices
 +-------------------------------------------------------------------------------------+
 | Latency       |                HCLK clock frequency (MHz)                           |
 |               |---------------------------------------------------------------------|
 |               | voltage range  | voltage range  | voltage range   | voltage range   |
 |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 |---------------|----------------|----------------|-----------------|-----------------|
 |0WS(1CPU cycle)|0 &lt; HCLK &lt;= 30  |0 &lt; HCLK &lt;= 24  |0 &lt; HCLK &lt;= 22   |0 &lt; HCLK &lt;= 20   |
 |---------------|----------------|----------------|-----------------|-----------------|
 |1WS(2CPU cycle)|30 &lt; HCLK &lt;= 60 |24 &lt; HCLK &lt;= 48 |22 &lt; HCLK &lt;= 44  |20 &lt; HCLK &lt;= 40  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |2WS(3CPU cycle)|60 &lt; HCLK &lt;= 90 |48 &lt; HCLK &lt;= 72 |44 &lt; HCLK &lt;= 66  |40 &lt; HCLK &lt;= 60  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |3WS(4CPU cycle)|90 &lt; HCLK &lt;= 120|72 &lt; HCLK &lt;= 96 |66 &lt; HCLK &lt;= 88  |60 &lt; HCLK &lt;= 80  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |4WS(5CPU cycle)|120&lt; HCLK &lt;= 150|96 &lt; HCLK &lt;= 120|88 &lt; HCLK &lt;= 110 |80 &lt; HCLK &lt;= 100 |
 |---------------|----------------|----------------|-----------------|-----------------|
 |5WS(6CPU cycle)|150&lt; HCLK &lt;= 168|120&lt; HCLK &lt;= 144|110 &lt; HCLK &lt;= 132|100 &lt; HCLK &lt;= 120|
 |---------------|----------------|----------------|-----------------|-----------------|
 |6WS(7CPU cycle)|      NA        |144&lt; HCLK &lt;= 168|132 &lt; HCLK &lt;= 154|120 &lt; HCLK &lt;= 140|
 |---------------|----------------|----------------|-----------------|-----------------|
 |7WS(8CPU cycle)|      NA        |      NA        |154 &lt; HCLK &lt;= 168|140 &lt; HCLK &lt;= 160|
 +---------------|----------------|----------------|-----------------|-----------------+

    [..]      
      For STM32F42xxx/43xxx devices
 +-------------------------------------------------------------------------------------+
 | Latency       |                HCLK clock frequency (MHz)                           |
 |               |---------------------------------------------------------------------|
 |               | voltage range  | voltage range  | voltage range   | voltage range   |
 |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 |---------------|----------------|----------------|-----------------|-----------------|
 |0WS(1CPU cycle)|0 &lt; HCLK &lt;= 30  |0 &lt; HCLK &lt;= 24  |0 &lt; HCLK &lt;= 22   |0 &lt; HCLK &lt;= 20   |
 |---------------|----------------|----------------|-----------------|-----------------|
 |1WS(2CPU cycle)|30 &lt; HCLK &lt;= 60 |24 &lt; HCLK &lt;= 48 |22 &lt; HCLK &lt;= 44  |20 &lt; HCLK &lt;= 40  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |2WS(3CPU cycle)|60 &lt; HCLK &lt;= 90 |48 &lt; HCLK &lt;= 72 |44 &lt; HCLK &lt;= 66  |40 &lt; HCLK &lt;= 60  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |3WS(4CPU cycle)|90 &lt; HCLK &lt;= 120|72 &lt; HCLK &lt;= 96 |66 &lt; HCLK &lt;= 88  |60 &lt; HCLK &lt;= 80  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |4WS(5CPU cycle)|120&lt; HCLK &lt;= 150|96 &lt; HCLK &lt;= 120|88 &lt; HCLK &lt;= 110 |80 &lt; HCLK &lt;= 100 |
 |---------------|----------------|----------------|-----------------|-----------------|
 |5WS(6CPU cycle)|120&lt; HCLK &lt;= 180|120&lt; HCLK &lt;= 144|110 &lt; HCLK &lt;= 132|100 &lt; HCLK &lt;= 120|
 |---------------|----------------|----------------|-----------------|-----------------|
 |6WS(7CPU cycle)|      NA        |144&lt; HCLK &lt;= 168|132 &lt; HCLK &lt;= 154|120 &lt; HCLK &lt;= 140|
 |---------------|----------------|----------------|-----------------|-----------------|
 |7WS(8CPU cycle)|      NA        |168&lt; HCLK &lt;= 180|154 &lt; HCLK &lt;= 176|140 &lt; HCLK &lt;= 160|
 |---------------|----------------|----------------|-----------------|-----------------|
 |8WS(9CPU cycle)|      NA        |      NA        |176 &lt; HCLK &lt;= 180|160 &lt; HCLK &lt;= 168|
 +-------------------------------------------------------------------------------------+
   
    [..]
    For STM32F401x devices
 +-------------------------------------------------------------------------------------+
 | Latency       |                HCLK clock frequency (MHz)                           |
 |               |---------------------------------------------------------------------|
 |               | voltage range  | voltage range  | voltage range   | voltage range   |
 |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 |---------------|----------------|----------------|-----------------|-----------------|
 |0WS(1CPU cycle)|0 &lt; HCLK &lt;= 30  |0 &lt; HCLK &lt;= 24  |0 &lt; HCLK &lt;= 22   |0 &lt; HCLK &lt;= 20   |
 |---------------|----------------|----------------|-----------------|-----------------|
 |1WS(2CPU cycle)|30 &lt; HCLK &lt;= 60 |24 &lt; HCLK &lt;= 48 |22 &lt; HCLK &lt;= 44  |20 &lt; HCLK &lt;= 40  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |2WS(3CPU cycle)|60 &lt; HCLK &lt;= 84 |48 &lt; HCLK &lt;= 72 |44 &lt; HCLK &lt;= 66  |40 &lt; HCLK &lt;= 60  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |3WS(4CPU cycle)|      NA        |72 &lt; HCLK &lt;= 84 |66 &lt; HCLK &lt;= 84  |60 &lt; HCLK &lt;= 80  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |4WS(5CPU cycle)|      NA        |      NA        |      NA         |80 &lt; HCLK &lt;= 84  |
 +-------------------------------------------------------------------------------------+

    [..]
    For STM32F411xE devices
 +-------------------------------------------------------------------------------------+
 | Latency       |                HCLK clock frequency (MHz)                           |
 |               |---------------------------------------------------------------------|
 |               | voltage range  | voltage range  | voltage range   | voltage range   |
 |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 |---------------|----------------|----------------|-----------------|-----------------|
 |0WS(1CPU cycle)|0 &lt; HCLK &lt;= 30  |0 &lt; HCLK &lt;= 24  |0 &lt; HCLK &lt;= 18   |0 &lt; HCLK &lt;= 16   |
 |---------------|----------------|----------------|-----------------|-----------------|
 |1WS(2CPU cycle)|30 &lt; HCLK &lt;= 64 |24 &lt; HCLK &lt;= 48 |18 &lt; HCLK &lt;= 36  |16 &lt; HCLK &lt;= 32  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |2WS(3CPU cycle)|64 &lt; HCLK &lt;= 90 |48 &lt; HCLK &lt;= 72 |36 &lt; HCLK &lt;= 54  |32 &lt; HCLK &lt;= 48  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |3WS(4CPU cycle)|90 &lt; HCLK &lt;= 100|72 &lt; HCLK &lt;= 96 |54 &lt; HCLK &lt;= 72  |48 &lt; HCLK &lt;= 64  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |4WS(5CPU cycle)|      NA        |96 &lt; HCLK &lt;= 100|72 &lt; HCLK &lt;= 90  |64 &lt; HCLK &lt;= 80  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |5WS(6CPU cycle)|      NA        |       NA       |90 &lt; HCLK &lt;= 100 |80 &lt; HCLK &lt;= 96  |
 |---------------|----------------|----------------|-----------------|-----------------|
 |6WS(7CPU cycle)|      NA        |       NA       |        NA       |96 &lt; HCLK &lt;= 100 |
 +-------------------------------------------------------------------------------------+
 
 [..]
 +-------------------------------------------------------------------------------------------------------------------+
 |               | voltage range  | voltage range  | voltage range   | voltage range   | voltage range 2.7 V - 3.6 V |
 |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   | with External Vpp = 9V      |
 |---------------|----------------|----------------|-----------------|-----------------|-----------------------------|
 |Max Parallelism|      x32       |               x16                |       x8        |          x64                |
 |---------------|----------------|----------------|-----------------|-----------------|-----------------------------|
 |PSIZE[1:0]     |      10        |               01                 |       00        |           11                |
 +-------------------------------------------------------------------------------------------------------------------+

      -@- On STM32F405xx/407xx and STM32F415xx/417xx devices: 
           (++) when VOS = '0' Scale 2 mode, the maximum value of fHCLK = 144MHz. 
           (++) when VOS = '1' Scale 1 mode, the maximum value of fHCLK = 168MHz. 
          [..] 
          On STM32F42xxx/43xxx devices:
           (++) when VOS[1:0] = '0x01' Scale 3 mode, the maximum value of fHCLK is 120MHz.
           (++) when VOS[1:0] = '0x10' Scale 2 mode, the maximum value of fHCLK is 144MHz if OverDrive OFF and 168MHz if OverDrive ON.
           (++) when VOS[1:0] = '0x11' Scale 1 mode, the maximum value of fHCLK is 168MHz if OverDrive OFF and 180MHz if OverDrive ON. 
          [..]
          On STM32F401x devices:
           (++) when VOS[1:0] = '0x01' Scale 3 mode, the maximum value of fHCLK is 60MHz.
           (++) when VOS[1:0] = '0x10' Scale 2 mode, the maximum value of fHCLK is 84MHz.
          [..]  
          On STM32F411xE devices:
           (++) when VOS[1:0] = '0x01' Scale 3 mode, the maximum value of fHCLK is 64MHz.
           (++) when VOS[1:0] = '0x10' Scale 2 mode, the maximum value of fHCLK is 84MHz.
           (++) when VOS[1:0] = '0x11' Scale 1 mode, the maximum value of fHCLK is 100MHz.

        For more details please refer product DataSheet 
           You can use PWR_MainRegulatorModeConfig() function to control VOS bits.

      (+) void FLASH_PrefetchBufferCmd(FunctionalState NewState)
      (+) void FLASH_InstructionCacheCmd(FunctionalState NewState)
      (+) void FLASH_DataCacheCmd(FunctionalState NewState)
      (+) void FLASH_InstructionCacheReset(void)
      (+) void FLASH_DataCacheReset(void)
      
    [..]   
      The unlock sequence is not needed for these functions.</pre> <h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga937a824493f3c6949289401a767a0360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FLASH_DataCacheCmd </td>
          <td>(</td>
          <td class="paramtype">FunctionalState&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Data Cache feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Data Cache. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga8332da89b072373b7f116e0b7c137a22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FLASH_DataCacheReset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the Data Cache. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the Data Cache is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga7d5a9a35e792d844c329d7f1656b50ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FLASH_InstructionCacheCmd </td>
          <td>(</td>
          <td class="paramtype">FunctionalState&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Instruction Cache feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Instruction Cache. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf6f1e54d9df32f3c196d67e59eb80a49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FLASH_InstructionCacheReset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the Instruction Cache. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the Instruction Cache is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gafaa24b6176b587bdda46abbe755af986"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FLASH_PrefetchBufferCmd </td>
          <td>(</td>
          <td class="paramtype">FunctionalState&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Prefetch Buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Prefetch Buffer. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga54bcb96270215c752c3479c8c9e438c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FLASH_SetLatency </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FLASH_Latency</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the code latency value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FLASH_Latency</td><td>specifies the FLASH Latency value. This parameter can be one of the following values: <ul>
<li>FLASH_Latency_0: FLASH Zero Latency cycle </li>
<li>FLASH_Latency_1: FLASH One Latency cycle </li>
<li>FLASH_Latency_2: FLASH Two Latency cycles </li>
<li>FLASH_Latency_3: FLASH Three Latency cycles </li>
<li>FLASH_Latency_4: FLASH Four Latency cycles </li>
<li>FLASH_Latency_5: FLASH Five Latency cycles </li>
<li>FLASH_Latency_6: FLASH Six Latency cycles </li>
<li>FLASH_Latency_7: FLASH Seven Latency cycles </li>
<li>FLASH_Latency_8: FLASH Eight Latency cycles </li>
<li>FLASH_Latency_9: FLASH Nine Latency cycles </li>
<li>FLASH_Latency_10: FLASH Teen Latency cycles </li>
<li>FLASH_Latency_11: FLASH Eleven Latency cycles </li>
<li>FLASH_Latency_12: FLASH Twelve Latency cycles </li>
<li>FLASH_Latency_13: FLASH Thirteen Latency cycles </li>
<li>FLASH_Latency_14: FLASH Fourteen Latency cycles </li>
<li>FLASH_Latency_15: FLASH Fifteen Latency cycles</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>For STM32F405xx/407xx, STM32F415xx/417xx and STM32F401xx/411xE devices this parameter can be a value between FLASH_Latency_0 and FLASH_Latency_7.</dd>
<dd>
For STM32F42xxx/43xxx devices this parameter can be a value between FLASH_Latency_0 and FLASH_Latency_15.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun May 10 2015 15:15:19 for discoverpixy by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
