$date
	Fri Feb 12 17:17:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ICARUS_TB $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # in1 [7:0] $end
$var reg 8 $ in2 [7:0] $end
$var reg 8 % in3 [7:0] $end
$scope module var_8_3_to_1 $end
$var wire 8 & IN1 [7:0] $end
$var wire 8 ' IN2 [7:0] $end
$var wire 8 ( IN3 [7:0] $end
$var wire 8 ) OUT [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
1"
b0 !
$end
#10
0"
#20
1"
#30
0"
#40
1"
#50
0"
#60
1"
#70
0"
#80
1"
