# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 790 0.001024 1024 4.58547e-41 420 20800 1.05786 10.997 32.8666 44.9726 45.0311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 790 0.001024 1024 4.55716e-41 420 20736 1.0488 12.6874 32.7871 46.5782 46.6371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 790 0.001024 1024 4.56039e-41 420 20720 1.05267 13.3121 32.812 47.2453 47.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 790 0.001024 1024 4.57538e-41 420 20736 1.05424 12.3487 32.845 46.2977 46.3581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 790 0.001024 1024 4.58869e-41 420 20700 1.05062 12.458 32.7844 46.3453 46.4042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 790 0.001024 1024 4.57902e-41 420 20720 1.0529 12.7597 32.8534 46.7172 46.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 790 0.001024 1024 4.59065e-41 420 20640 1.0432 12.9292 32.7252 46.7513 46.8089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 790 0.001024 1024 4.56767e-41 420 20736 1.05491 12.6455 32.8677 46.6207 46.6792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 790 0.001024 1024 4.59065e-41 420 20544 1.04858 12.4716 32.7046 46.2771 46.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 790 0.001024 1024 4.56095e-41 420 20600 1.0503 13.4328 32.8111 47.3461 47.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 790 0.001024 1024 4.56333e-41 420 20480 1.04992 15.2747 32.6931 49.0692 49.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 790 0.001024 1024 4.58799e-41 420 20832 1.05677 18.4279 32.8959 52.4333 52.4905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 790 0.001024 1024 4.55618e-41 420 20800 1.04947 18.9005 32.8364 52.8384 52.8964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 790 0.001024 1024 4.57314e-41 420 20784 1.05261 10.7792 32.8538 44.7354 44.7937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 790 0.001024 1024 4.56655e-41 420 20776 1.05267 10.9416 32.8241 44.8709 44.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 790 0.001024 1024 4.58211e-41 420 20800 1.05677 11.6408 32.8644 45.6142 45.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 790 0.001024 1024 4.56599e-41 420 20736 1.04675 12.8453 32.819 46.762 46.8193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 790 0.001024 1024 4.56711e-41 420 20720 1.0495 12.6081 32.7803 46.4884 46.5469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 790 0.001024 1024 4.5744e-41 420 20736 1.05322 13.4227 32.8224 47.3491 47.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 790 0.001024 1024 4.5737e-41 420 20700 1.05062 13.6028 32.8127 47.5183 47.5771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 790 0.001024 1024 4.58098e-41 420 20720 1.05389 13.4554 32.8508 47.4116 47.4687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 790 0.001024 1024 4.56557e-41 420 20640 1.04979 13.3809 32.7533 47.2353 47.2938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 790 0.001024 1024 4.57202e-41 420 20736 1.05597 12.7365 32.8916 46.7368 46.7927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 790 0.001024 1024 4.5793e-41 420 20544 1.04608 13.9619 32.7189 47.7779 47.8373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 790 0.001024 1024 4.58743e-41 420 20600 1.05062 14.7395 32.7823 48.6221 48.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 790 0.001024 1024 4.57874e-41 420 20480 1.04899 13.5531 32.7187 47.3748 47.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 790 0.001024 1024 4.56585e-41 420 20832 1.05267 17.9384 32.8707 51.9162 51.9721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 790 0.001024 1024 4.56095e-41 420 20800 1.05034 19.9658 32.8318 53.8981 53.9566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 790 0.001024 1024 4.58421e-41 420 20784 1.0543 10.711 32.8488 44.6674 44.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 790 0.001024 1024 4.58449e-41 420 20776 1.0521 11.0385 32.8485 44.9921 45.0478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 790 0.001024 1024 4.57804e-41 420 20800 1.05587 11.0733 32.8993 45.079 45.1355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 790 0.001024 1024 4.58883e-41 420 20736 1.05088 13.6471 32.8274 47.5777 47.6385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 790 0.001024 1024 4.57398e-41 420 20592 1.04842 9.66835 32.72 43.4875 43.5466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 790 0.001024 1024 4.58141e-41 420 20720 1.0537 13.5391 32.7846 47.43 47.4876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 790 0.001024 1024 4.58911e-41 420 20640 1.05206 9.45782 32.7804 43.3421 43.3995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 790 0.001024 1024 4.57692e-41 420 20736 1.05597 12.4887 32.8505 46.445 46.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 790 0.001024 1024 4.57356e-41 420 20544 1.05018 8.91904 32.6988 42.7208 42.7771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 790 0.001024 1024 4.56039e-41 420 20700 1.04944 12.8676 32.8126 46.7838 46.8398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 790 0.001024 1024 4.58701e-41 420 20600 1.04874 9.13763 32.8041 43.0434 43.1022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 790 0.001024 1024 4.57048e-41 420 20720 1.05082 16.0587 32.8522 50.0143 50.0737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 790 0.001024 1024 4.56753e-41 420 20608 1.05306 10.4095 32.8176 44.3327 44.3929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 790 0.001024 1024 4.55534e-41 420 20640 1.04483 15.5197 32.7249 49.3409 49.3985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 790 0.001024 1024 4.56823e-41 420 20400 1.04442 10.5108 32.5906 44.196 44.2532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 790 0.001024 1024 4.56501e-41 420 20736 1.05619 15.3698 32.8935 49.373 49.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 790 0.001024 1024 4.55576e-41 420 20480 1.04854 10.2962 32.7246 44.1215 44.1795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 790 0.001024 1024 4.59107e-41 420 20544 1.04765 13.4771 32.7192 47.2944 47.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 790 0.001024 1024 4.56977e-41 420 20352 1.04858 9.33888 32.7199 43.161 43.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 790 0.001024 1024 4.57216e-41 420 20600 1.04982 13.8635 32.8157 47.782 47.8407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 790 0.001024 1024 4.55828e-41 420 20400 1.10182 10.8974 33.2042 45.2593 45.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 790 0.001024 1024 4.5793e-41 432 20736 1.05818 17.7603 32.8808 51.753 51.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 790 0.001024 1024 4.56557e-41 432 20720 1.06115 11.0328 32.8902 45.0359 45.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 790 0.001024 1024 4.58267e-41 432 20688 1.05786 10.807 32.8622 44.7788 44.8369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 790 0.001024 1024 4.56039e-41 432 20640 1.05834 18.6952 32.8515 52.6554 52.7129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 790 0.001024 1024 4.55744e-41 432 20664 1.05101 12.5492 32.8412 46.4898 46.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 790 0.001024 1024 4.56585e-41 432 20608 1.05366 8.25754 32.8379 42.1997 42.2584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 790 0.001024 1024 4.57118e-41 432 20672 1.05677 12.116 32.8263 46.0511 46.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 790 0.001024 1024 4.5807e-41 432 20608 1.05606 8.3504 32.828 42.2875 42.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 790 0.001024 1024 4.56571e-41 432 20664 1.05699 13.4185 32.8319 47.3593 47.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 790 0.001024 1024 4.57454e-41 432 20592 1.05699 9.76672 32.8583 43.7339 43.7965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 790 0.001024 1024 4.59093e-41 432 20640 1.05472 12.9125 32.8354 46.8524 46.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 790 0.001024 1024 4.58715e-41 432 20480 1.0529 9.21526 32.7012 43.0239 43.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 790 0.001024 1024 4.57286e-41 432 20640 1.05482 15.8326 32.8241 49.7652 49.8219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 790 0.001024 1024 4.57258e-41 432 20544 1.05472 10.3254 32.829 44.2621 44.3208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 790 0.001024 1024 4.58281e-41 432 20600 1.04938 15.8638 32.7832 49.749 49.8074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 790 0.001024 1024 4.57748e-41 432 20400 1.04701 10.8319 32.6524 44.5835 44.6423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 790 0.001024 1024 4.57622e-41 432 20608 1.05267 15.147 32.8351 49.0865 49.1451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 790 0.001024 1024 4.58841e-41 432 20384 1.05034 10.2577 32.6854 44.0444 44.1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 790 0.001024 1024 4.57776e-41 432 20640 1.05523 14.3095 32.8946 48.3106 48.3693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 790 0.001024 1024 4.57482e-41 432 20400 1.05024 10.0173 32.7016 43.8199 43.8781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 790 0.001024 1024 4.57888e-41 432 20608 1.05677 13.964 32.8334 47.9038 47.9604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 790 0.001024 1024 4.58645e-41 432 20480 1.05536 9.93264 32.8548 43.8958 43.9521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 790 0.001024 1024 4.58351e-41 425 20768 1.05568 20.2971 32.8597 54.264 54.3209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 790 0.001024 1024 4.57552e-41 425 20760 1.05677 10.4653 32.8384 44.4096 44.4682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 790 0.001024 1024 4.56445e-41 425 20720 1.05552 17.3843 32.872 51.3624 51.4208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 790 0.001024 1024 4.58617e-41 425 20736 1.05677 11.1084 32.8203 45.0371 45.0941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 790 0.001024 1024 4.5716e-41 425 20640 1.05062 7.41786 32.754 41.2745 41.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 790 0.001024 1024 4.57454e-41 425 20720 1.05267 11.9334 32.8308 45.8663 45.9249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 790 0.001024 1024 4.56025e-41 425 20608 1.04816 7.89299 32.7308 41.7222 41.7812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 790 0.001024 1024 4.55814e-41 425 20736 1.05562 12.4236 32.879 46.4086 46.4671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 790 0.001024 1024 4.55688e-41 425 20608 1.05114 8.50554 32.7435 42.3523 42.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 790 0.001024 1024 4.56935e-41 425 20736 1.05782 13.5392 32.8732 47.522 47.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 790 0.001024 1024 4.56137e-41 425 20592 1.05136 9.51616 32.7429 43.3637 43.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 790 0.001024 1024 4.56249e-41 425 20720 1.05504 12.7836 32.8376 46.7292 46.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 790 0.001024 1024 4.58141e-41 425 20640 1.05677 9.15837 32.8684 43.1357 43.1966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 790 0.001024 1024 4.55828e-41 425 20640 1.05254 15.3796 32.7805 49.2636 49.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 790 0.001024 1024 4.56851e-41 425 20544 1.05104 10.1755 32.7475 44.0251 44.0834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 790 0.001024 1024 4.58337e-41 425 20700 1.05472 15.6836 32.8581 49.6493 49.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 790 0.001024 1024 4.5573e-41 425 20600 1.05744 10.6578 32.8599 44.6265 44.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 790 0.001024 1024 4.55828e-41 425 20608 1.04883 14.3054 32.766 48.1707 48.2287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 790 0.001024 1024 4.58337e-41 425 20384 1.04838 9.66861 32.6016 43.3669 43.4258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 790 0.001024 1024 4.55562e-41 425 20640 1.05168 14.0835 32.7894 47.9767 48.0334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 790 0.001024 1024 4.57622e-41 425 20400 1.04858 9.89773 32.6252 43.6232 43.6875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 790 0.001024 1024 4.55548e-41 425 20608 1.05062 14.1251 32.7745 48.0026 48.0617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 790 0.001024 1024 4.58869e-41 425 20480 1.05296 9.83254 32.7493 43.6861 43.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 790 0.001024 1024 4.5737e-41 416 20864 1.05677 16.7071 32.895 50.7104 50.7685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 790 0.001024 1024 4.58883e-41 416 20800 1.05562 16.6564 32.8191 50.582 50.6409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 790 0.001024 1024 4.55814e-41 416 20840 1.05584 10.2695 32.8371 44.2178 44.2769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 790 0.001024 1024 4.57748e-41 416 20800 1.05574 17.3445 32.8751 51.327 51.3902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 790 0.001024 1024 4.58155e-41 416 20832 1.05882 11.3685 32.8417 45.3202 45.3785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 790 0.001024 1024 4.55926e-41 416 20736 1.05152 7.18768 32.8041 41.0984 41.1546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 790 0.001024 1024 4.56767e-41 416 20832 1.05638 10.9179 32.8791 44.9059 44.9619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 790 0.001024 1024 4.56361e-41 416 20720 1.0481 7.19478 32.8049 41.1011 41.1587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 790 0.001024 1024 4.55814e-41 416 20664 1.04925 6.1407 32.779 40.02 40.0794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 790 0.001024 1024 4.58183e-41 416 20800 1.05613 11.4647 32.8219 45.3923 45.4497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 790 0.001024 1024 4.58463e-41 416 20736 1.05677 7.88666 32.8507 41.8468 41.9062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 790 0.001024 1024 4.56795e-41 416 20544 1.05168 6.62224 32.6782 40.4041 40.4623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 790 0.001024 1024 4.56935e-41 416 20808 1.05878 15.3405 32.8432 49.2925 49.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 790 0.001024 1024 4.55842e-41 416 20736 1.05677 9.96557 32.8692 43.9439 44.0011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 790 0.001024 1024 4.5779e-41 416 20520 1.04765 8.53894 32.6525 42.2938 42.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 790 0.001024 1024 4.558e-41 416 20800 1.05882 14.7376 32.8436 48.6912 48.7499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 790 0.001024 1024 4.5566e-41 416 20640 1.05117 10.1904 32.7271 44.0215 44.0789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 790 0.001024 1024 4.56641e-41 416 20640 1.0552 8.25866 32.8668 42.2333 42.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 790 0.001024 1024 4.55604e-41 416 20736 1.05094 13.2075 32.7812 47.0934 47.1491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 790 0.001024 1024 4.59065e-41 416 20544 1.04944 9.30963 32.6839 43.0958 43.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 790 0.001024 1024 4.56557e-41 416 20448 1.04928 8.41933 32.654 42.1745 42.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 790 0.001024 1024 4.57132e-41 416 20800 1.05472 13.8649 32.9011 47.8733 47.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 790 0.001024 1024 4.58827e-41 416 20600 1.05251 9.48493 32.7627 43.3503 43.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 790 0.001024 1024 4.55646e-41 416 20400 1.04858 8.15014 32.606 41.8529 41.9103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 790 0.001024 1024 4.58967e-41 416 20720 1.05088 13.1502 32.8088 47.0611 47.1191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 790 0.001024 1024 4.57524e-41 416 20608 1.05072 9.3225 32.7814 43.2072 43.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 790 0.001024 1024 4.57272e-41 416 20496 1.05005 8.01597 32.8056 41.9229 41.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 790 0.001024 1024 4.57972e-41 416 20760 1.05677 13.6581 32.8661 47.6325 47.6916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 790 0.001024 1024 4.56207e-41 416 20640 1.05398 9.52861 32.8546 43.4871 43.5469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 790 0.001024 1024 4.5758e-41 416 20520 1.05696 8.06803 32.8335 42.0086 42.0662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 790 0.001024 1024 4.56137e-41 416 20736 1.05846 13.1923 32.8489 47.1486 47.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 790 0.001024 1024 4.56249e-41 416 20480 1.04912 9.76806 32.9675 43.8372 43.8977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 790 0.001024 1024 4.57972e-41 416 20352 1.04742 8.39475 32.6441 42.1394 42.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 790 0.001024 1024 4.56081e-41 440 20640 1.05056 17.5367 32.8401 51.4764 51.5338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 790 0.001024 1024 4.56655e-41 440 20608 1.05062 17.5078 32.8598 51.47 51.5262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 790 0.001024 1024 4.56403e-41 440 20640 1.05661 11.8802 32.8437 45.8328 45.8926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 790 0.001024 1024 4.56263e-41 440 20560 1.05267 19.7714 32.7909 53.6695 53.7272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 790 0.001024 1024 4.5573e-41 440 20520 1.05098 19.7277 32.7967 53.6253 53.6854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 790 0.001024 1024 4.57048e-41 440 20640 1.05267 11.2411 32.8829 45.2289 45.2866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 790 0.001024 1024 4.58967e-41 440 20544 1.04874 7.36256 32.8185 41.2847 41.3465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 790 0.001024 1024 4.58505e-41 440 20448 1.05267 6.23254 32.7287 40.0636 40.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 790 0.001024 1024 4.56053e-41 440 20608 1.05267 15.1445 32.8539 49.1017 49.1622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 790 0.001024 1024 4.58645e-41 440 20496 1.04778 9.7281 32.7779 43.6065 43.6657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 790 0.001024 1024 4.57342e-41 440 20496 1.05062 8.25181 32.8481 42.201 42.2605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 790 0.001024 1024 4.57048e-41 440 20608 1.05267 14.7595 32.8682 48.7317 48.7895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 790 0.001024 1024 4.57188e-41 440 20480 1.04653 9.67747 32.7734 43.5539 43.6115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 790 0.001024 1024 4.56305e-41 440 20352 1.04554 7.9913 32.6555 41.7435 41.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 790 0.001024 1024 4.58211e-41 440 20592 1.05517 14.5486 32.8185 48.4725 48.5332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 790 0.001024 1024 4.58533e-41 440 20448 1.04886 10.1472 32.7566 44.0055 44.0708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 790 0.001024 1024 4.56053e-41 440 20304 1.0472 9.0272 32.6621 42.7882 42.8456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 790 0.001024 1024 4.58e-41 440 20160 1.04448 8.17152 32.5339 41.8052 41.8613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 790 0.001024 1024 4.57062e-41 440 20560 1.05062 14.2356 32.8137 48.1543 48.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 790 0.001024 1024 4.58393e-41 440 20480 1.05062 9.81002 32.8219 43.7349 43.7925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 790 0.001024 1024 4.58925e-41 440 20400 1.04816 8.66586 32.7948 42.562 42.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 790 0.001024 1024 4.58743e-41 440 20160 1.04586 8.06422 32.5767 41.7401 41.7972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 790 0.001024 1024 4.56053e-41 440 20544 1.05053 13.7475 32.8199 47.6692 47.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 790 0.001024 1024 4.58197e-41 440 20352 1.04714 9.76518 32.692 43.5569 43.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 790 0.001024 1024 4.55716e-41 440 20160 1.04253 8.35994 32.5371 41.9926 42.0516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 790 0.001024 1024 4.58925e-41 440 19968 1.03834 7.81312 32.4036 41.3073 41.3641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 790 0.001024 1024 4.58869e-41 440 20600 1.05389 14.0186 32.8975 48.0219 48.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 790 0.001024 1024 4.58575e-41 440 20400 1.04522 10.4282 32.7383 44.2654 44.3249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 790 0.001024 1024 4.58014e-41 440 20400 1.05472 8.57117 32.9044 42.5798 42.6381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 790 0.001024 1024 4.57482e-41 440 20000 1.04358 8.43078 32.4758 41.9988 42.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 790 0.001024 1024 4.56585e-41 432 20736 1.05882 18.7275 32.8728 52.7118 52.7686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 790 0.001024 1024 4.56067e-41 432 20672 1.05904 18.7246 32.8343 52.6718 52.7278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 790 0.001024 1024 4.5786e-41 432 20640 1.0568 18.6778 32.8313 52.617 52.6746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 790 0.001024 1024 4.56991e-41 432 20720 1.0552 11.0894 32.8946 45.0901 45.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 790 0.001024 1024 4.55814e-41 432 20640 1.05472 7.39142 32.8396 41.3362 41.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 790 0.001024 1024 4.57678e-41 432 20640 1.05133 17.7971 32.8576 51.7603 51.8177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 790 0.001024 1024 4.56333e-41 432 20688 1.05677 14.5566 32.8362 48.5037 48.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 790 0.001024 1024 4.58183e-41 432 20640 1.05517 9.30643 32.8519 43.2664 43.3297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 790 0.001024 1024 4.58295e-41 432 20592 1.05677 7.82989 32.8293 41.7669 41.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 790 0.001024 1024 4.58295e-41 432 20544 1.05728 24.5864 32.8393 58.5346 58.5949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 790 0.001024 1024 4.5594e-41 432 20664 1.05472 14.1065 32.8357 48.0484 48.1057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 790 0.001024 1024 4.56529e-41 432 20608 1.05421 9.22346 32.8366 43.1644 43.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 790 0.001024 1024 4.5758e-41 432 20496 1.0496 7.78211 32.7665 41.6517 41.7096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 790 0.001024 1024 4.57538e-41 432 20384 1.05002 7.06957 32.6972 40.8701 40.9272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 790 0.001024 1024 4.57426e-41 432 20672 1.05661 13.3448 32.8291 47.281 47.3395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 790 0.001024 1024 4.57356e-41 432 20608 1.05677 9.13843 32.8357 43.0817 43.1416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 790 0.001024 1024 4.55576e-41 432 20544 1.05837 7.87965 32.8288 41.8165 41.8775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 790 0.001024 1024 4.57902e-41 432 20480 1.05882 7.01648 32.8608 40.989 41.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 790 0.001024 1024 4.58084e-41 432 20664 1.05757 13.7509 32.8567 47.7167 47.7769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 790 0.001024 1024 4.56879e-41 432 20592 1.05709 9.69069 32.8617 43.6607 43.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 790 0.001024 1024 4.58631e-41 432 20520 1.05536 8.31898 32.8643 42.2887 42.3487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 790 0.001024 1024 4.56193e-41 432 20448 1.05536 8.11283 32.8562 42.0767 42.1334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 790 0.001024 1024 4.56137e-41 432 20640 1.0553 13.7571 32.8126 47.6753 47.7332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 790 0.001024 1024 4.56067e-41 432 20480 1.05267 9.5224 32.7086 43.3351 43.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 790 0.001024 1024 4.56557e-41 432 20400 1.04858 8.47965 32.702 42.2789 42.3379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 790 0.001024 1024 4.56025e-41 432 20160 1.04643 7.85818 32.5164 41.4703 41.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 790 0.001024 1024 4.56963e-41 450 20576 1.05651 20.6991 32.8553 54.6613 54.7203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 790 0.001024 1024 4.57076e-41 450 20544 1.05779 20.5775 32.8962 54.5813 54.6406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 790 0.001024 1024 4.59107e-41 450 20448 1.05155 20.4901 32.7782 54.3705 54.4306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 790 0.001024 1024 4.58995e-41 450 20560 1.05677 11.4404 32.8794 45.428 45.4878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 790 0.001024 1024 4.56851e-41 450 20480 1.05677 7.5289 32.8229 41.4577 41.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 790 0.001024 1024 4.56683e-41 450 20400 1.05075 17.66 32.7523 51.5154 51.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 790 0.001024 1024 4.56781e-41 450 20320 1.05066 18.1595 32.6817 51.9434 52.0002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 790 0.001024 1024 4.57019e-41 450 20544 1.05677 14.8419 32.8778 48.825 48.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 790 0.001024 1024 4.56865e-41 450 20448 1.05472 9.53594 32.7993 43.4401 43.4987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 790 0.001024 1024 4.55912e-41 450 20448 1.05789 7.87562 32.8395 41.8226 41.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 790 0.001024 1024 4.57972e-41 450 20352 1.05267 26.6467 32.8053 60.5555 60.6155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 790 0.001024 1024 4.58505e-41 450 20552 1.05597 14.4293 32.8908 48.4275 48.4864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 790 0.001024 1024 4.58463e-41 450 20496 1.05677 9.44246 32.8964 43.4461 43.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 790 0.001024 1024 4.58098e-41 450 20328 1.05488 7.95104 32.7152 41.7743 41.8304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 790 0.001024 1024 4.58505e-41 450 20384 1.05706 7.27338 32.897 41.2787 41.3368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 790 0.001024 1024 4.57005e-41 450 20544 1.05747 13.7503 32.8925 47.7546 47.8127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 790 0.001024 1024 4.56893e-41 450 20480 1.05677 9.56714 32.888 43.5614 43.6204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 790 0.001024 1024 4.5786e-41 450 20352 1.05626 8.45037 32.7995 42.3565 42.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 790 0.001024 1024 4.57818e-41 450 20224 1.05062 7.34384 32.7118 41.1579 41.2174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 790 0.001024 1024 4.58995e-41 450 20520 1.05814 14.6435 32.8412 48.5954 48.6533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 790 0.001024 1024 4.57916e-41 450 20448 1.05987 10.2147 32.8403 44.1663 44.2245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 790 0.001024 1024 4.58827e-41 450 20304 1.0487 8.95757 32.7458 42.8036 42.8626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 790 0.001024 1024 4.59051e-41 450 20160 1.04893 8.44493 32.6763 42.2217 42.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 790 0.001024 1024 4.56277e-41 450 20160 1.04858 8.11024 32.7773 41.9871 42.0455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 790 0.001024 1024 4.57174e-41 450 20480 1.05296 14.1076 32.7922 48.0072 48.0657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 790 0.001024 1024 4.56249e-41 450 20320 1.05098 10.1642 32.7292 43.9955 44.0544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 790 0.001024 1024 4.57216e-41 450 20160 1.04669 8.89856 32.5793 42.5756 42.6345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 790 0.001024 1024 4.55828e-41 450 20160 1.05046 8.284 32.7216 42.109 42.1664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 790 0.001024 1024 4.56487e-41 450 20000 1.04813 8.03939 32.5843 41.7235 41.7818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 790 0.001024 1024 4.57174e-41 420 20832 1.05478 17.4217 32.8984 51.4252 51.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 790 0.001024 1024 4.58533e-41 420 20800 1.05661 17.3817 32.8983 51.3862 51.4431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 790 0.001024 1024 4.57874e-41 420 20736 1.05302 17.3205 32.8229 51.2476 51.3074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 790 0.001024 1024 4.55744e-41 420 20736 1.05677 17.3355 32.8944 51.3427 51.4002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 790 0.001024 1024 4.57033e-41 420 20800 1.05219 14.142 32.8588 48.1031 48.1629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 790 0.001024 1024 4.57594e-41 420 20720 1.05002 8.93859 32.8071 42.8488 42.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 790 0.001024 1024 4.57692e-41 420 20640 1.04448 24.056 32.7601 57.916 57.9727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 790 0.001024 1024 4.58239e-41 420 20640 1.05059 24.7377 32.8081 58.6491 58.7085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 790 0.001024 1024 4.5779e-41 420 20784 1.0544 13.5065 32.8464 47.4586 47.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 790 0.001024 1024 4.57132e-41 420 20736 1.05206 8.75411 32.8285 42.6871 42.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 790 0.001024 1024 4.56991e-41 420 20592 1.0489 7.10042 32.728 40.9293 40.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 790 0.001024 1024 4.56291e-41 420 20544 1.04653 6.65168 32.697 40.4486 40.5057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 790 0.001024 1024 4.57482e-41 420 20400 1.04243 21.6811 32.5711 55.3438 55.4041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 790 0.001024 1024 4.56907e-41 420 20776 1.05437 12.7857 32.8259 46.7169 46.7749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 790 0.001024 1024 4.58098e-41 420 20720 1.05325 8.67376 32.8537 42.6316 42.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 790 0.001024 1024 4.58225e-41 420 20664 1.05018 7.12986 32.8247 41.0566 41.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 790 0.001024 1024 4.58225e-41 420 20608 1.05168 6.44915 32.8558 40.407 40.4661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 790 0.001024 1024 4.56011e-41 420 20440 1.0448 5.81408 32.7025 39.6129 39.6701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 790 0.001024 1024 4.57468e-41 420 20800 1.05418 12.4877 32.8572 46.4497 46.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 790 0.001024 1024 4.57454e-41 420 20736 1.05664 8.6177 32.8608 42.5842 42.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 790 0.001024 1024 4.56179e-41 420 20544 1.04781 7.65747 32.7268 41.4814 41.5398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 790 0.001024 1024 4.58323e-41 420 20480 1.04685 7.00086 32.6953 40.7959 40.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 790 0.001024 1024 4.57608e-41 420 20480 1.05008 6.33856 32.8124 40.2498 40.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 790 0.001024 1024 4.58098e-41 448 20576 1.05587 17.7889 32.8606 51.7581 51.8164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 790 0.001024 1024 4.57104e-41 448 20544 1.05677 17.739 32.8627 51.7109 51.7693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 790 0.001024 1024 4.58785e-41 448 20448 1.05062 17.6624 32.7862 51.5546 51.6149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 790 0.001024 1024 4.57776e-41 448 20480 1.05677 17.6967 32.8392 51.6444 51.7059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 790 0.001024 1024 4.5807e-41 448 20560 1.05434 14.4334 32.8338 48.3722 48.4312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 790 0.001024 1024 4.58757e-41 448 20480 1.05283 9.25098 32.802 43.158 43.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 790 0.001024 1024 4.58841e-41 448 20400 1.05062 24.4333 32.7268 58.2643 58.3229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 790 0.001024 1024 4.57314e-41 448 20320 1.05062 24.7567 32.6896 58.5474 58.6039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 790 0.001024 1024 4.55983e-41 448 20400 1.05325 23.2972 32.8326 57.237 57.2948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 790 0.001024 1024 4.55758e-41 448 20544 1.05325 13.8363 32.8305 47.7735 47.8321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 790 0.001024 1024 4.57706e-41 448 20448 1.05267 8.70784 32.7798 42.5935 42.6562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 790 0.001024 1024 4.57818e-41 448 20448 1.05574 7.3008 32.8177 41.2264 41.2856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 790 0.001024 1024 4.58351e-41 448 20352 1.05062 6.42246 32.7882 40.3108 40.3713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 790 0.001024 1024 4.57005e-41 448 20160 1.04653 22.0332 32.5912 55.7212 55.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 790 0.001024 1024 4.58267e-41 448 20552 1.05494 12.8186 32.8409 46.7663 46.8231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 790 0.001024 1024 4.56599e-41 448 20496 1.05347 8.44774 32.8678 42.4182 42.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 790 0.001024 1024 4.56557e-41 448 20328 1.04653 7.30093 32.7261 41.1267 41.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 790 0.001024 1024 4.58659e-41 448 20384 1.05437 6.6033 32.8394 40.549 40.6066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 790 0.001024 1024 4.58309e-41 448 20160 1.04851 5.95242 32.613 39.6663 39.7246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 790 0.001024 1024 4.57832e-41 448 20544 1.05667 13.1789 32.8678 47.1519 47.2121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 790 0.001024 1024 4.55898e-41 448 20480 1.05875 9.00525 32.8724 42.9876 43.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 790 0.001024 1024 4.55548e-41 448 20352 1.05005 7.52218 32.7533 41.3795 41.4352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 790 0.001024 1024 4.5751e-41 448 20224 1.0521 7.21581 32.6941 41.0153 41.0714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 790 0.001024 1024 4.5772e-41 448 20160 1.05082 6.67782 32.6762 40.4577 40.5156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 790 0.001024 1024 4.56305e-41 448 19968 1.04861 6.56685 32.5239 40.1907 40.2505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 790 0.001024 1024 4.56977e-41 512 20064 1.05398 19.4615 32.8831 53.4487 53.5067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 790 0.001024 1024 4.57622e-41 512 20032 1.0505 20.4064 33.1574 54.6673 54.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 790 0.001024 1024 4.56459e-41 512 19968 1.04861 20.324 32.7907 54.2149 54.2721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 790 0.001024 1024 4.58813e-41 512 19968 1.05082 20.3301 32.8416 54.274 54.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 790 0.001024 1024 4.57818e-41 512 19840 1.04448 20.1973 32.7082 54.0014 54.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 790 0.001024 1024 4.58014e-41 512 19840 1.04698 20.1858 32.7535 54.0407 54.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 790 0.001024 1024 4.56991e-41 512 19776 1.04701 20.1603 32.7173 53.9776 54.0344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 790 0.001024 1024 4.56473e-41 512 19712 1.0441 20.0717 32.6935 53.8601 53.9159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 790 0.001024 1024 4.58575e-41 512 19712 1.04618 20.0669 32.712 53.8755 53.9334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 790 0.001024 1024 4.57412e-41 420 20608 1.05421 17.2071 32.8459 51.1578 51.2143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 790 0.001024 1024 4.56795e-41 448 20384 1.05469 17.6114 32.8387 51.5545 51.6125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 790 0.001024 1024 4.573e-41 450 20160 1.04653 17.761 32.6684 51.5297 51.5872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 790 0.001024 1024 4.58435e-41 432 20440 1.05232 17.3929 32.83 51.3265 51.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 790 0.001024 1024 4.56263e-41 416 20736 1.05434 16.5983 32.8254 50.5306 50.5876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 790 0.001024 1024 4.58295e-41 416 20160 1.04653 23.8489 32.5524 57.4977 57.558
