<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>CVTTPD2DQ—Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers</title>
</head>
<body>
<h1 id="cvttpd2dq-convert-with-truncation-packed-double-precision-fp-values-to-packed-dword-integers">CVTTPD2DQ—Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>66 0F E6 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Convert two packed double-precision floatingCVTTPD2DQ xmm1, xmm2/m128signed doubleword integers in xmm1 using truncation.</td>
</tr>
<tr>
	<td>VEX.128.66.0F.WIG E6 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Convert two packed double-precision floatingVCVTTPD2DQ xmm1, xmm2/m128doubleword integers in xmm1 using truncation.</td>
</tr>
<tr>
	<td>VEX.256.66.0F.WIG E6 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Convert four packed double-precision floatingVCVTTPD2DQ xmm1, ymm2/m256doubleword integers in xmm1 using truncation.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Converts two or four packed double-precision floating-point values in the source operand (second operand) to two or four packed signed doubleword integers in the destination operand (first operand). When a conversion is inexact, a truncated (round toward zero) value is returned.If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.</p>
<p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15). 128-bit Legacy SSE version: The source operand is an XMM register or 128- bit memory location. The destination operation is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified. VEX.128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed. VEX.256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed. Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.</p>
<table>
<tr>
	<td>SRC DEST</td>
	<td>X3Figure 3-14.</td>
	<td>X20VCVTTPD2DQ (VEX.256 encoded version)</td>
	<td>X1X2</td>
	<td>X0X0</td>
</tr>
</table>
<h2 id="operation">Operation</h2>
<pre>CVTTPD2DQ (128-bit Legacy SSE version)
DEST[31:0] ← Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[63:0])
DEST[63:32] ← Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[127:64])
DEST[127:64] ← 0
DEST[VLMAX-1:128] (unmodified)
VCVTTPD2DQ (VEX.128 encoded version)
DEST[31:0] ← Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[63:0])
DEST[63:32] ← Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[127:64])
DEST[VLMAX-1:64] ← 0
VCVTTPD2DQ (VEX.256 encoded version)
DEST[31:0] ← Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[63:0])
DEST[63:32] ← Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[127:64])
DEST[95:64] ← Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[191:128])
DEST[127:96] ← Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[255:192)
DEST[255:128]← 0
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>CVTTPD2DQ:</td>
	<td>__m128i _mm_cvttpd_epi32(__m128d a)</td>
</tr>
<tr>
	<td>VCVTTPD2DQ:</td>
	<td>__m128i _mm256_cvttpd_epi32 (__m256d src)</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>Invalid, Precision.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 2; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.vvvv != 1111B.</td>
</tr>
</table>
</body>
</html>
