

================================================================
== Vitis HLS Report for 'forwardPropagation_4_10_s'
================================================================
* Date:           Sat Apr 12 12:18:36 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.579 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      254|      924|  2.540 us|  9.240 us|  254|  924|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%C_0 = alloca i64 1" [../layer.h:64->../layer.h:141]   --->   Operation 18 'alloca' 'C_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%net_0 = alloca i64 1" [../layer.h:143]   --->   Operation 19 'alloca' 'net_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ref_tmp20_0 = alloca i64 1"   --->   Operation 20 'alloca' 'ref_tmp20_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i25 %C_0, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%C_0_addr_8 = getelementptr i25 %C_0, i64 0, i64 1"   --->   Operation 22 'getelementptr' 'C_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %C_0_addr"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %C_0_addr_8"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i25 %net_0, i64 0, i64 0"   --->   Operation 25 'getelementptr' 'net_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%net_0_addr_8 = getelementptr i25 %net_0, i64 0, i64 1"   --->   Operation 26 'getelementptr' 'net_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %net_0_addr"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %net_0_addr_8"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%C_0_addr_9 = getelementptr i25 %C_0, i64 0, i64 2"   --->   Operation 29 'getelementptr' 'C_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%C_0_addr_10 = getelementptr i25 %C_0, i64 0, i64 3"   --->   Operation 30 'getelementptr' 'C_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %C_0_addr_9"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %C_0_addr_10"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%net_0_addr_9 = getelementptr i25 %net_0, i64 0, i64 2"   --->   Operation 33 'getelementptr' 'net_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%net_0_addr_10 = getelementptr i25 %net_0, i64 0, i64 3"   --->   Operation 34 'getelementptr' 'net_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %net_0_addr_9"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %net_0_addr_10"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%C_0_addr_11 = getelementptr i25 %C_0, i64 0, i64 4"   --->   Operation 37 'getelementptr' 'C_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%C_0_addr_12 = getelementptr i25 %C_0, i64 0, i64 5"   --->   Operation 38 'getelementptr' 'C_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %C_0_addr_11"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 40 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %C_0_addr_12"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%net_0_addr_11 = getelementptr i25 %net_0, i64 0, i64 4"   --->   Operation 41 'getelementptr' 'net_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%net_0_addr_12 = getelementptr i25 %net_0, i64 0, i64 5"   --->   Operation 42 'getelementptr' 'net_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %net_0_addr_11"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 44 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %net_0_addr_12"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%C_0_addr_13 = getelementptr i25 %C_0, i64 0, i64 6"   --->   Operation 45 'getelementptr' 'C_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%C_0_addr_14 = getelementptr i25 %C_0, i64 0, i64 7"   --->   Operation 46 'getelementptr' 'C_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %C_0_addr_13"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 48 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %C_0_addr_14"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%net_0_addr_13 = getelementptr i25 %net_0, i64 0, i64 6"   --->   Operation 49 'getelementptr' 'net_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%net_0_addr_14 = getelementptr i25 %net_0, i64 0, i64 7"   --->   Operation 50 'getelementptr' 'net_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %net_0_addr_13"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 52 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %net_0_addr_14"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%C_0_addr_15 = getelementptr i25 %C_0, i64 0, i64 8"   --->   Operation 53 'getelementptr' 'C_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%C_0_addr_16 = getelementptr i25 %C_0, i64 0, i64 9"   --->   Operation 54 'getelementptr' 'C_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %C_0_addr_15"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 56 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %C_0_addr_16"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%net_0_addr_15 = getelementptr i25 %net_0, i64 0, i64 8"   --->   Operation 57 'getelementptr' 'net_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%net_0_addr_16 = getelementptr i25 %net_0, i64 0, i64 9"   --->   Operation 58 'getelementptr' 'net_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %net_0_addr_15"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 60 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %net_0_addr_16"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 0.60>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_143 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 61 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_144 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 62 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_145 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 63 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%p_read290 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 64 'read' 'p_read290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (0.60ns)   --->   "%call_ln0 = call void @forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %p_read290, i25 %p_read_145, i25 %p_read_144, i25 %p_read_143, i25 %C_0"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.86>
ST_7 : Operation 66 [1/2] (1.86ns)   --->   "%call_ln0 = call void @forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %p_read290, i25 %p_read_145, i25 %p_read_144, i25 %p_read_143, i25 %C_0"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1, i25 %biases, i25 %C_0, i25 %net_0"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.84>
ST_9 : Operation 68 [1/2] (1.84ns)   --->   "%call_ln0 = call void @forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1, i25 %biases, i25 %C_0, i25 %net_0"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln159 = call void @softmax<10>, i25 %ref_tmp20_0, i25 %net_0" [../layer.h:159]   --->   Operation 69 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln159 = call void @softmax<10>, i25 %ref_tmp20_0, i25 %net_0" [../layer.h:159]   --->   Operation 70 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.79>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%ref_tmp20_0_addr = getelementptr i25 %ref_tmp20_0, i64 0, i64 0" [../layer.h:159]   --->   Operation 71 'getelementptr' 'ref_tmp20_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [2/2] (0.79ns)   --->   "%ref_tmp20_0_load = load i4 %ref_tmp20_0_addr" [../layer.h:159]   --->   Operation 72 'load' 'ref_tmp20_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%ref_tmp20_0_addr_1 = getelementptr i25 %ref_tmp20_0, i64 0, i64 1" [../layer.h:159]   --->   Operation 73 'getelementptr' 'ref_tmp20_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [2/2] (0.79ns)   --->   "%ref_tmp20_0_load_1 = load i4 %ref_tmp20_0_addr_1" [../layer.h:159]   --->   Operation 74 'load' 'ref_tmp20_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 1.58>
ST_13 : Operation 75 [1/2] (0.79ns)   --->   "%ref_tmp20_0_load = load i4 %ref_tmp20_0_addr" [../layer.h:159]   --->   Operation 75 'load' 'ref_tmp20_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_13 : Operation 76 [1/2] (0.79ns)   --->   "%ref_tmp20_0_load_1 = load i4 %ref_tmp20_0_addr_1" [../layer.h:159]   --->   Operation 76 'load' 'ref_tmp20_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%ref_tmp20_0_addr_2 = getelementptr i25 %ref_tmp20_0, i64 0, i64 2" [../layer.h:159]   --->   Operation 77 'getelementptr' 'ref_tmp20_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [2/2] (0.79ns)   --->   "%ref_tmp20_0_load_2 = load i4 %ref_tmp20_0_addr_2" [../layer.h:159]   --->   Operation 78 'load' 'ref_tmp20_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%ref_tmp20_0_addr_3 = getelementptr i25 %ref_tmp20_0, i64 0, i64 3" [../layer.h:159]   --->   Operation 79 'getelementptr' 'ref_tmp20_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [2/2] (0.79ns)   --->   "%ref_tmp20_0_load_3 = load i4 %ref_tmp20_0_addr_3" [../layer.h:159]   --->   Operation 80 'load' 'ref_tmp20_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%result_l3125_addr = getelementptr i25 %result_l3125, i64 0, i64 0" [../layer.h:159]   --->   Operation 81 'getelementptr' 'result_l3125_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.79ns)   --->   "%store_ln159 = store i25 %ref_tmp20_0_load, i4 %result_l3125_addr" [../layer.h:159]   --->   Operation 82 'store' 'store_ln159' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%result_l3125_addr_1 = getelementptr i25 %result_l3125, i64 0, i64 1" [../layer.h:159]   --->   Operation 83 'getelementptr' 'result_l3125_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.79ns)   --->   "%store_ln159 = store i25 %ref_tmp20_0_load_1, i4 %result_l3125_addr_1" [../layer.h:159]   --->   Operation 84 'store' 'store_ln159' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 14 <SV = 13> <Delay = 1.58>
ST_14 : Operation 85 [1/2] (0.79ns)   --->   "%ref_tmp20_0_load_2 = load i4 %ref_tmp20_0_addr_2" [../layer.h:159]   --->   Operation 85 'load' 'ref_tmp20_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_14 : Operation 86 [1/2] (0.79ns)   --->   "%ref_tmp20_0_load_3 = load i4 %ref_tmp20_0_addr_3" [../layer.h:159]   --->   Operation 86 'load' 'ref_tmp20_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%ref_tmp20_0_addr_4 = getelementptr i25 %ref_tmp20_0, i64 0, i64 4" [../layer.h:159]   --->   Operation 87 'getelementptr' 'ref_tmp20_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [2/2] (0.79ns)   --->   "%ref_tmp20_0_load_4 = load i4 %ref_tmp20_0_addr_4" [../layer.h:159]   --->   Operation 88 'load' 'ref_tmp20_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%ref_tmp20_0_addr_5 = getelementptr i25 %ref_tmp20_0, i64 0, i64 5" [../layer.h:159]   --->   Operation 89 'getelementptr' 'ref_tmp20_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [2/2] (0.79ns)   --->   "%ref_tmp20_0_load_5 = load i4 %ref_tmp20_0_addr_5" [../layer.h:159]   --->   Operation 90 'load' 'ref_tmp20_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%result_l3125_addr_2 = getelementptr i25 %result_l3125, i64 0, i64 2" [../layer.h:159]   --->   Operation 91 'getelementptr' 'result_l3125_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.79ns)   --->   "%store_ln159 = store i25 %ref_tmp20_0_load_2, i4 %result_l3125_addr_2" [../layer.h:159]   --->   Operation 92 'store' 'store_ln159' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%result_l3125_addr_3 = getelementptr i25 %result_l3125, i64 0, i64 3" [../layer.h:159]   --->   Operation 93 'getelementptr' 'result_l3125_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.79ns)   --->   "%store_ln159 = store i25 %ref_tmp20_0_load_3, i4 %result_l3125_addr_3" [../layer.h:159]   --->   Operation 94 'store' 'store_ln159' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 95 [1/2] (0.79ns)   --->   "%ref_tmp20_0_load_4 = load i4 %ref_tmp20_0_addr_4" [../layer.h:159]   --->   Operation 95 'load' 'ref_tmp20_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_15 : Operation 96 [1/2] (0.79ns)   --->   "%ref_tmp20_0_load_5 = load i4 %ref_tmp20_0_addr_5" [../layer.h:159]   --->   Operation 96 'load' 'ref_tmp20_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%ref_tmp20_0_addr_6 = getelementptr i25 %ref_tmp20_0, i64 0, i64 6" [../layer.h:159]   --->   Operation 97 'getelementptr' 'ref_tmp20_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [2/2] (0.79ns)   --->   "%ref_tmp20_0_load_6 = load i4 %ref_tmp20_0_addr_6" [../layer.h:159]   --->   Operation 98 'load' 'ref_tmp20_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%ref_tmp20_0_addr_7 = getelementptr i25 %ref_tmp20_0, i64 0, i64 7" [../layer.h:159]   --->   Operation 99 'getelementptr' 'ref_tmp20_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [2/2] (0.79ns)   --->   "%ref_tmp20_0_load_7 = load i4 %ref_tmp20_0_addr_7" [../layer.h:159]   --->   Operation 100 'load' 'ref_tmp20_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%result_l3125_addr_4 = getelementptr i25 %result_l3125, i64 0, i64 4" [../layer.h:159]   --->   Operation 101 'getelementptr' 'result_l3125_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.79ns)   --->   "%store_ln159 = store i25 %ref_tmp20_0_load_4, i4 %result_l3125_addr_4" [../layer.h:159]   --->   Operation 102 'store' 'store_ln159' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%result_l3125_addr_5 = getelementptr i25 %result_l3125, i64 0, i64 5" [../layer.h:159]   --->   Operation 103 'getelementptr' 'result_l3125_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.79ns)   --->   "%store_ln159 = store i25 %ref_tmp20_0_load_5, i4 %result_l3125_addr_5" [../layer.h:159]   --->   Operation 104 'store' 'store_ln159' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 16 <SV = 15> <Delay = 1.58>
ST_16 : Operation 105 [1/2] (0.79ns)   --->   "%ref_tmp20_0_load_6 = load i4 %ref_tmp20_0_addr_6" [../layer.h:159]   --->   Operation 105 'load' 'ref_tmp20_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_16 : Operation 106 [1/2] (0.79ns)   --->   "%ref_tmp20_0_load_7 = load i4 %ref_tmp20_0_addr_7" [../layer.h:159]   --->   Operation 106 'load' 'ref_tmp20_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%ref_tmp20_0_addr_8 = getelementptr i25 %ref_tmp20_0, i64 0, i64 8" [../layer.h:159]   --->   Operation 107 'getelementptr' 'ref_tmp20_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [2/2] (0.79ns)   --->   "%ref_tmp20_0_load_8 = load i4 %ref_tmp20_0_addr_8" [../layer.h:159]   --->   Operation 108 'load' 'ref_tmp20_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%ref_tmp20_0_addr_9 = getelementptr i25 %ref_tmp20_0, i64 0, i64 9" [../layer.h:159]   --->   Operation 109 'getelementptr' 'ref_tmp20_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [2/2] (0.79ns)   --->   "%ref_tmp20_0_load_9 = load i4 %ref_tmp20_0_addr_9" [../layer.h:159]   --->   Operation 110 'load' 'ref_tmp20_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%result_l3125_addr_6 = getelementptr i25 %result_l3125, i64 0, i64 6" [../layer.h:159]   --->   Operation 111 'getelementptr' 'result_l3125_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.79ns)   --->   "%store_ln159 = store i25 %ref_tmp20_0_load_6, i4 %result_l3125_addr_6" [../layer.h:159]   --->   Operation 112 'store' 'store_ln159' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%result_l3125_addr_7 = getelementptr i25 %result_l3125, i64 0, i64 7" [../layer.h:159]   --->   Operation 113 'getelementptr' 'result_l3125_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.79ns)   --->   "%store_ln159 = store i25 %ref_tmp20_0_load_7, i4 %result_l3125_addr_7" [../layer.h:159]   --->   Operation 114 'store' 'store_ln159' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 1.58>
ST_17 : Operation 115 [1/2] (0.79ns)   --->   "%ref_tmp20_0_load_8 = load i4 %ref_tmp20_0_addr_8" [../layer.h:159]   --->   Operation 115 'load' 'ref_tmp20_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_17 : Operation 116 [1/2] (0.79ns)   --->   "%ref_tmp20_0_load_9 = load i4 %ref_tmp20_0_addr_9" [../layer.h:159]   --->   Operation 116 'load' 'ref_tmp20_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%result_l3125_addr_8 = getelementptr i25 %result_l3125, i64 0, i64 8" [../layer.h:159]   --->   Operation 117 'getelementptr' 'result_l3125_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.79ns)   --->   "%store_ln159 = store i25 %ref_tmp20_0_load_8, i4 %result_l3125_addr_8" [../layer.h:159]   --->   Operation 118 'store' 'store_ln159' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%result_l3125_addr_9 = getelementptr i25 %result_l3125, i64 0, i64 9" [../layer.h:159]   --->   Operation 119 'getelementptr' 'result_l3125_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.79ns)   --->   "%store_ln159 = store i25 %ref_tmp20_0_load_9, i4 %result_l3125_addr_9" [../layer.h:159]   --->   Operation 120 'store' 'store_ln159' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln170 = ret" [../layer.h:170]   --->   Operation 121 'ret' 'ret_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	'alloca' operation 25 bit ('C[0]', ../layer.h:64->../layer.h:141) [15]  (0.000 ns)
	'getelementptr' operation 4 bit ('C_0_addr') [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:64->../layer.h:141 [28]  (0.790 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('C_0_addr_9') [20]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:64->../layer.h:141 [30]  (0.790 ns)

 <State 3>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('C_0_addr_11') [22]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:64->../layer.h:141 [32]  (0.790 ns)

 <State 4>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('C_0_addr_13') [24]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:64->../layer.h:141 [34]  (0.790 ns)

 <State 5>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('C_0_addr_15') [26]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:64->../layer.h:141 [36]  (0.790 ns)

 <State 6>: 0.605ns
The critical path consists of the following:
	wire read operation ('p_read_143') on port 'p_read3' [11]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' [38]  (0.605 ns)

 <State 7>: 1.865ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' [38]  (1.865 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 1.846ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_145_1' [59]  (1.846 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('ref_tmp20_0_addr', ../layer.h:159) [61]  (0.000 ns)
	'load' operation 25 bit ('ref_tmp20_0_load', ../layer.h:159) on array 'ref_tmp20_0' [62]  (0.790 ns)

 <State 13>: 1.580ns
The critical path consists of the following:
	'load' operation 25 bit ('ref_tmp20_0_load', ../layer.h:159) on array 'ref_tmp20_0' [62]  (0.790 ns)
	'store' operation 0 bit ('store_ln159', ../layer.h:159) of variable 'ref_tmp20_0_load', ../layer.h:159 on array 'result_l3125' [82]  (0.790 ns)

 <State 14>: 1.580ns
The critical path consists of the following:
	'load' operation 25 bit ('ref_tmp20_0_load_2', ../layer.h:159) on array 'ref_tmp20_0' [66]  (0.790 ns)
	'store' operation 0 bit ('store_ln159', ../layer.h:159) of variable 'ref_tmp20_0_load_2', ../layer.h:159 on array 'result_l3125' [86]  (0.790 ns)

 <State 15>: 1.580ns
The critical path consists of the following:
	'load' operation 25 bit ('ref_tmp20_0_load_4', ../layer.h:159) on array 'ref_tmp20_0' [70]  (0.790 ns)
	'store' operation 0 bit ('store_ln159', ../layer.h:159) of variable 'ref_tmp20_0_load_4', ../layer.h:159 on array 'result_l3125' [90]  (0.790 ns)

 <State 16>: 1.580ns
The critical path consists of the following:
	'load' operation 25 bit ('ref_tmp20_0_load_6', ../layer.h:159) on array 'ref_tmp20_0' [74]  (0.790 ns)
	'store' operation 0 bit ('store_ln159', ../layer.h:159) of variable 'ref_tmp20_0_load_6', ../layer.h:159 on array 'result_l3125' [94]  (0.790 ns)

 <State 17>: 1.580ns
The critical path consists of the following:
	'load' operation 25 bit ('ref_tmp20_0_load_8', ../layer.h:159) on array 'ref_tmp20_0' [78]  (0.790 ns)
	'store' operation 0 bit ('store_ln159', ../layer.h:159) of variable 'ref_tmp20_0_load_8', ../layer.h:159 on array 'result_l3125' [98]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
