****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 19:56:35 2023
****************************************


  Startpoint: in_a[23] (input port clocked by clk)
  Endpoint: mac_out[22]
               (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_a[23] (in)                           0.000      0.000 f
  U744/ZN (OR2_X1)                        0.056      0.056 f
  U746/ZN (OAI21_X1)                      0.051      0.107 r
  U777/ZN (OR3_X2)                        0.052      0.159 r
  U793/ZN (NAND2_X1)                      0.038      0.197 f
  U884/ZN (NAND3_X1)                      0.036      0.233 r
  U887/ZN (NAND2_X1)                      0.028      0.261 f
  U888/ZN (OR2_X2)                        0.069      0.330 f
  U908/ZN (NOR2_X2)                       0.073      0.403 r
  U1086/ZN (INV_X1)                       0.039      0.442 f
  U1095/ZN (AND2_X1)                      0.048      0.490 f
  U1097/ZN (OAI211_X1)                    0.054      0.544 r
  U1101/ZN (NAND3_X1)                     0.033      0.578 f
  U1105/ZN (AND2_X1)                      0.039      0.616 f
  U581/ZN (OAI211_X1)                     0.054      0.671 r
  U495/ZN (AND2_X2)                       0.064      0.735 r
  U738/Z (MUX2_X1)                        0.085      0.820 f
  U787/ZN (NAND2_X1)                      0.034      0.853 r
  U786/ZN (NAND3_X2)                      0.058      0.912 f
  U779/ZN (INV_X1)                        0.047      0.959 r
  U789/ZN (AND2_X2)                       0.092      1.051 r
  U1719/ZN (NAND4_X1)                     0.064      1.114 f
  U1726/ZN (AND2_X1)                      0.042      1.156 f
  U1727/ZN (AOI21_X1)                     0.040      1.196 r
  U1728/ZN (OR2_X1)                       0.037      1.233 r
  U1733/ZN (OAI21_X1)                     0.033      1.266 f
  U1735/ZN (NOR2_X1)                      0.067      1.334 r
  U1874/ZN (OAI21_X1)                     0.044      1.378 f
  U1878/ZN (AOI21_X1)                     0.051      1.429 r
  U1879/ZN (OAI21_X1)                     0.041      1.470 f
  U1939/ZN (AOI21_X1)                     0.059      1.529 r
  U852/ZN (OAI21_X1)                      0.054      1.582 f
  U1994/ZN (OR2_X2)                       0.101      1.684 f
  U2161/ZN (OR2_X1)                       0.081      1.764 f
  U2165/ZN (NAND2_X1)                     0.026      1.791 r
  mac_out[22] (out)                       0.002      1.792 r
  data arrival time                                  1.792

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock reconvergence pessimism           0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  ---------------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.792
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -1.792


1
