// Seed: 1241171311
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    output logic id_6,
    output logic id_7,
    input id_8
    , id_18,
    output id_9,
    input id_10,
    output id_11,
    output logic id_12,
    input logic id_13,
    output id_14,
    output logic id_15,
    input id_16,
    output logic id_17
);
  assign id_9 = id_10;
  logic id_19;
  assign id_1 = "";
  assign id_15#(.id_8("")) = 1;
  type_35(
      1
  );
  logic id_20;
  logic id_21;
  logic id_22;
  logic id_23;
  type_1 id_24 (
      {1, 1},
      1 - 1
  );
  always @(posedge id_21 or posedge 1);
  logic id_25;
  type_40 id_26 (
      .id_0(1'd0),
      .id_1(1),
      .id_2(id_22),
      .id_3(id_21)
  );
  logic id_27 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  output id_10;
  input id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  logic id_18 = id_16, id_19;
endmodule
