Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun 16 23:24:17 2021
| Host         : albert-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fiser_fixed_acc_wrapper_timing_summary_routed.rpt -pb fiser_fixed_acc_wrapper_timing_summary_routed.pb -rpx fiser_fixed_acc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fiser_fixed_acc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.673        0.000                      0                 2391        0.062        0.000                      0                 2391       19.020        0.000                       0                  1013  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         24.673        0.000                      0                 2391        0.062        0.000                      0                 2391       19.020        0.000                       0                  1013  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       24.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.673ns  (required time - arrival time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.311ns  (logic 7.701ns (53.813%)  route 6.610ns (46.187%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.649     2.943    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/Q
                         net (fo=54, routed)          1.217     4.616    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg_n_0_[3]
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.740 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32/O
                         net (fo=30, routed)          1.545     6.285    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.409 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__1_i_17/O
                         net (fo=1, routed)           0.943     7.352    fiser_fixed_acc_i/fisr_fixed_ip_0/p_0_out[0]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.388 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.390    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.908 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/P[0]
                         net (fo=2, routed)           1.232    14.140    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__10_0[0]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.264    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.814 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.814    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.928 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.928    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.042    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.281 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.662    15.943    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/data2[30]
    SLICE_X34Y99         LUT6 (Prop_lut6_I4_O)        0.302    16.245 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__0_i_1/O
                         net (fo=3, routed)           1.008    17.254    fiser_fixed_acc_i/fisr_fixed_ip_0/inst_n_6
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    42.748    fiser_fixed_acc_i/fisr_fixed_ip_0/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/CLK
                         clock pessimism              0.229    42.978    
                         clock uncertainty           -0.601    42.376    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    41.926    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                         -17.254    
  -------------------------------------------------------------------
                         slack                                 24.673    

Slack (MET) :             24.727ns  (required time - arrival time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.257ns  (logic 7.681ns (53.876%)  route 6.576ns (46.124%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.649     2.943    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/Q
                         net (fo=54, routed)          1.217     4.616    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg_n_0_[3]
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.740 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32/O
                         net (fo=30, routed)          1.545     6.285    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.409 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__1_i_17/O
                         net (fo=1, routed)           0.943     7.352    fiser_fixed_acc_i/fisr_fixed_ip_0/p_0_out[0]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.388 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.390    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.908 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/P[0]
                         net (fo=2, routed)           1.232    14.140    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__10_0[0]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.264    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.814 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.814    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.928 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.928    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.042    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.648    15.912    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/data2[28]
    SLICE_X37Y99         LUT6 (Prop_lut6_I4_O)        0.299    16.211 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__0_i_3/O
                         net (fo=3, routed)           0.989    17.200    fiser_fixed_acc_i/fisr_fixed_ip_0/inst_n_8
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    42.748    fiser_fixed_acc_i/fisr_fixed_ip_0/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/CLK
                         clock pessimism              0.229    42.978    
                         clock uncertainty           -0.601    42.376    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    41.926    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                         -17.200    
  -------------------------------------------------------------------
                         slack                                 24.727    

Slack (MET) :             24.813ns  (required time - arrival time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.171ns  (logic 7.797ns (55.022%)  route 6.374ns (44.978%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.649     2.943    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/Q
                         net (fo=54, routed)          1.217     4.616    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg_n_0_[3]
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.740 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32/O
                         net (fo=30, routed)          1.545     6.285    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.409 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__1_i_17/O
                         net (fo=1, routed)           0.943     7.352    fiser_fixed_acc_i/fisr_fixed_ip_0/p_0_out[0]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.388 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.390    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.908 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/P[0]
                         net (fo=2, routed)           1.232    14.140    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__10_0[0]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.264    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.814 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.814    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.928 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.928    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.042    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.376 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.679    16.055    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/data2[29]
    SLICE_X38Y99         LUT6 (Prop_lut6_I4_O)        0.303    16.358 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__0_i_2/O
                         net (fo=3, routed)           0.755    17.114    fiser_fixed_acc_i/fisr_fixed_ip_0/inst_n_7
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    42.748    fiser_fixed_acc_i/fisr_fixed_ip_0/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/CLK
                         clock pessimism              0.229    42.978    
                         clock uncertainty           -0.601    42.376    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    41.926    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                         -17.114    
  -------------------------------------------------------------------
                         slack                                 24.813    

Slack (MET) :             24.850ns  (required time - arrival time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.135ns  (logic 7.797ns (55.161%)  route 6.338ns (44.839%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.649     2.943    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/Q
                         net (fo=54, routed)          1.217     4.616    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg_n_0_[3]
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.740 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32/O
                         net (fo=30, routed)          1.545     6.285    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.409 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__1_i_17/O
                         net (fo=1, routed)           0.943     7.352    fiser_fixed_acc_i/fisr_fixed_ip_0/p_0_out[0]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.388 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.390    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.908 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/P[0]
                         net (fo=2, routed)           1.232    14.140    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__10_0[0]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.264    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.814 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.814    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.928 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.928    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.042    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.376 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.679    16.055    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/data2[29]
    SLICE_X38Y99         LUT6 (Prop_lut6_I4_O)        0.303    16.358 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__0_i_2/O
                         net (fo=3, routed)           0.720    17.078    fiser_fixed_acc_i/fisr_fixed_ip_0/inst_n_7
    DSP48_X2Y39          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.570    42.749    fiser_fixed_acc_i/fisr_fixed_ip_0/s00_axi_aclk
    DSP48_X2Y39          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/CLK
                         clock pessimism              0.229    42.979    
                         clock uncertainty           -0.601    42.377    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    41.927    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2
  -------------------------------------------------------------------
                         required time                         41.927    
                         arrival time                         -17.078    
  -------------------------------------------------------------------
                         slack                                 24.850    

Slack (MET) :             24.866ns  (required time - arrival time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.117ns  (logic 7.551ns (53.488%)  route 6.566ns (46.512%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.649     2.943    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/Q
                         net (fo=54, routed)          1.217     4.616    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg_n_0_[3]
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.740 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32/O
                         net (fo=30, routed)          1.545     6.285    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.409 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__1_i_17/O
                         net (fo=1, routed)           0.943     7.352    fiser_fixed_acc_i/fisr_fixed_ip_0/p_0_out[0]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.388 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.390    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.908 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/P[0]
                         net (fo=2, routed)           1.232    14.140    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__10_0[0]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.264    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.814 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.814    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.127 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.712    15.839    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/data2[23]
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.306    16.145 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__0_i_8/O
                         net (fo=3, routed)           0.915    17.060    fiser_fixed_acc_i/fisr_fixed_ip_0/inst_n_13
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    42.748    fiser_fixed_acc_i/fisr_fixed_ip_0/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/CLK
                         clock pessimism              0.229    42.978    
                         clock uncertainty           -0.601    42.376    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    41.926    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                         -17.060    
  -------------------------------------------------------------------
                         slack                                 24.866    

Slack (MET) :             24.886ns  (required time - arrival time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.097ns  (logic 7.665ns (54.373%)  route 6.432ns (45.627%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.649     2.943    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/Q
                         net (fo=54, routed)          1.217     4.616    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg_n_0_[3]
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.740 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32/O
                         net (fo=30, routed)          1.545     6.285    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.409 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__1_i_17/O
                         net (fo=1, routed)           0.943     7.352    fiser_fixed_acc_i/fisr_fixed_ip_0/p_0_out[0]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.388 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.390    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.908 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/P[0]
                         net (fo=2, routed)           1.232    14.140    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__10_0[0]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.264    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.814 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.814    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.928 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.928    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.241 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    15.867    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/data2[27]
    SLICE_X39Y97         LUT6 (Prop_lut6_I4_O)        0.306    16.173 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__0_i_4/O
                         net (fo=3, routed)           0.867    17.040    fiser_fixed_acc_i/fisr_fixed_ip_0/inst_n_9
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    42.748    fiser_fixed_acc_i/fisr_fixed_ip_0/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/CLK
                         clock pessimism              0.229    42.978    
                         clock uncertainty           -0.601    42.376    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    41.926    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                         -17.040    
  -------------------------------------------------------------------
                         slack                                 24.886    

Slack (MET) :             24.916ns  (required time - arrival time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.068ns  (logic 7.453ns (52.980%)  route 6.615ns (47.020%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.649     2.943    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/Q
                         net (fo=54, routed)          1.217     4.616    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg_n_0_[3]
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.740 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32/O
                         net (fo=30, routed)          1.545     6.285    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.409 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__1_i_17/O
                         net (fo=1, routed)           0.943     7.352    fiser_fixed_acc_i/fisr_fixed_ip_0/p_0_out[0]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.388 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.390    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.908 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/P[0]
                         net (fo=2, routed)           1.232    14.140    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__10_0[0]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.264    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.814 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.814    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.036 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.771    15.807    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/data2[20]
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.299    16.106 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__0_i_11/O
                         net (fo=3, routed)           0.904    17.011    fiser_fixed_acc_i/fisr_fixed_ip_0/inst_n_16
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    42.748    fiser_fixed_acc_i/fisr_fixed_ip_0/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/CLK
                         clock pessimism              0.229    42.978    
                         clock uncertainty           -0.601    42.376    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    41.926    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                         -17.011    
  -------------------------------------------------------------------
                         slack                                 24.916    

Slack (MET) :             24.921ns  (required time - arrival time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.064ns  (logic 7.681ns (54.616%)  route 6.383ns (45.384%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 42.749 - 40.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.649     2.943    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/Q
                         net (fo=54, routed)          1.217     4.616    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg_n_0_[3]
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.740 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32/O
                         net (fo=30, routed)          1.545     6.285    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.409 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__1_i_17/O
                         net (fo=1, routed)           0.943     7.352    fiser_fixed_acc_i/fisr_fixed_ip_0/p_0_out[0]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.388 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.390    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.908 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/P[0]
                         net (fo=2, routed)           1.232    14.140    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__10_0[0]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.264    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.814 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.814    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.928 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.928    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.042    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.648    15.912    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/data2[28]
    SLICE_X37Y99         LUT6 (Prop_lut6_I4_O)        0.299    16.211 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__0_i_3/O
                         net (fo=3, routed)           0.796    17.007    fiser_fixed_acc_i/fisr_fixed_ip_0/inst_n_8
    DSP48_X2Y39          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.570    42.749    fiser_fixed_acc_i/fisr_fixed_ip_0/s00_axi_aclk
    DSP48_X2Y39          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/CLK
                         clock pessimism              0.229    42.979    
                         clock uncertainty           -0.601    42.377    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    41.927    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2
  -------------------------------------------------------------------
                         required time                         41.927    
                         arrival time                         -17.007    
  -------------------------------------------------------------------
                         slack                                 24.921    

Slack (MET) :             24.953ns  (required time - arrival time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.031ns  (logic 7.473ns (53.261%)  route 6.558ns (46.739%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.649     2.943    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/Q
                         net (fo=54, routed)          1.217     4.616    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg_n_0_[3]
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.740 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32/O
                         net (fo=30, routed)          1.545     6.285    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.409 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__1_i_17/O
                         net (fo=1, routed)           0.943     7.352    fiser_fixed_acc_i/fisr_fixed_ip_0/p_0_out[0]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.388 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.390    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.908 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/P[0]
                         net (fo=2, routed)           1.232    14.140    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__10_0[0]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.264    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.814 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.814    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.053 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.802    15.856    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/data2[22]
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.302    16.158 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__0_i_9/O
                         net (fo=3, routed)           0.816    16.974    fiser_fixed_acc_i/fisr_fixed_ip_0/inst_n_14
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    42.748    fiser_fixed_acc_i/fisr_fixed_ip_0/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/CLK
                         clock pessimism              0.229    42.978    
                         clock uncertainty           -0.601    42.376    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    41.926    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                 24.953    

Slack (MET) :             24.958ns  (required time - arrival time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.026ns  (logic 7.569ns (53.965%)  route 6.457ns (46.035%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 42.748 - 40.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.649     2.943    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg[3]/Q
                         net (fo=54, routed)          1.217     4.616    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/state_reg_n_0_[3]
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.740 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32/O
                         net (fo=30, routed)          1.545     6.285    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out_i_32_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.409 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__1_i_17/O
                         net (fo=1, routed)           0.943     7.352    fiser_fixed_acc_i/fisr_fixed_ip_0/p_0_out[0]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.388 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.390    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__1_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.908 r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__2/P[0]
                         net (fo=2, routed)           1.232    14.140    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__10_0[0]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    14.264 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.264    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/i__carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.814 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.814    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.148 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.663    15.811    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/data2[21]
    SLICE_X37Y96         LUT6 (Prop_lut6_I4_O)        0.303    16.114 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/p_1_out__0_i_10/O
                         net (fo=3, routed)           0.855    16.969    fiser_fixed_acc_i/fisr_fixed_ip_0/inst_n_15
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        1.569    42.748    fiser_fixed_acc_i/fisr_fixed_ip_0/s00_axi_aclk
    DSP48_X2Y37          DSP48E1                                      r  fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0/CLK
                         clock pessimism              0.229    42.978    
                         clock uncertainty           -0.601    42.376    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    41.926    fiser_fixed_acc_i/fisr_fixed_ip_0/p_1_out__0
  -------------------------------------------------------------------
                         required time                         41.926    
                         arrival time                         -16.969    
  -------------------------------------------------------------------
                         slack                                 24.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.980%)  route 0.114ns (41.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.556     0.892    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.114     1.170    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y88         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.823     1.189    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.230ns (61.022%)  route 0.147ns (38.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.656     0.992    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/Q
                         net (fo=1, routed)           0.147     1.267    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[61]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.102     1.369 r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=1, routed)           0.000     1.369    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[61]
    SLICE_X27Y99         FDRE                                         r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.844     1.210    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.715%)  route 0.174ns (55.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.558     0.894    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.174     1.209    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X34Y95         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.825     1.191    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.325%)  route 0.177ns (55.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.558     0.894    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.177     1.212    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y93         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.825     1.191    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.569     0.905    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y84         FDRE                                         r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.120     1.153    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y86         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.838     1.204    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.050    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.558     0.894    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.113     1.148    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y95         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.825     1.191    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.021%)  route 0.201ns (48.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.639     0.975    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[61]/Q
                         net (fo=1, routed)           0.201     1.340    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg_n_0_[61]
    SLICE_X38Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.385 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1[38]_i_1/O
                         net (fo=1, routed)           0.000     1.385    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1[38]_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.825     1.191    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X38Y98         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[38]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.540%)  route 0.205ns (49.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.641     0.977    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[59]/Q
                         net (fo=1, routed)           0.205     1.346    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg_n_0_[59]
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.391 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1[36]_i_1/O
                         net (fo=1, routed)           0.000     1.391    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1[36]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.826     1.192    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[36]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.120     1.277    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp1_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.265%)  route 0.169ns (50.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.557     0.893    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.169     1.225    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y90         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.824     1.190    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.577     0.913    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.102     1.156    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y98         SRL16E                                       r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fiser_fixed_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1023, routed)        0.845     1.211    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.038    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { fiser_fixed_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  fiser_fixed_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         40.000      39.000     SLICE_X29Y95    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X32Y87    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X32Y87    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X32Y87    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X29Y95    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X29Y95    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X30Y94    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X29Y95    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X38Y86    fiser_fixed_acc_i/fisr_fixed_ip_0/inst/fisr_fixed_ip_v1_0_S00_AXI_inst/fisr/mul_reg_temp2_reg[0]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y88    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y91    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y91    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y91    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y93    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y93    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y93    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y93    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y95    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y95    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y88    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y90    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y90    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y90    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y88    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y88    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y88    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y90    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X26Y86    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X26Y86    fiser_fixed_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



