

================================================================
== Vitis HLS Report for 'main_Pipeline_loop_1'
================================================================
* Date:           Mon Aug 12 18:57:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     2554|  10.182 ns|  13.002 us|    2|  2554|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_1  |        0|     2552|        13|         10|          1|  0 ~ 255|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|     118|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     118|    163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_121_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln36_fu_115_p2  |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          17|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  59|         11|    1|         11|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2         |   9|          2|    8|         16|
    |ap_sig_allocacmp_s_2_load    |   9|          2|   32|         64|
    |j_fu_56                      |   9|          2|    8|         16|
    |s_2_fu_52                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 131|         27|   85|        179|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |array_load_reg_191           |  32|   0|   32|          0|
    |icmp_ln36_reg_182            |   1|   0|    1|          0|
    |j_fu_56                      |   8|   0|    8|          0|
    |s_2_fu_52                    |  32|   0|   32|          0|
    |s_3_reg_201                  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 118|   0|  118|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_1|  return value|
|grp_fu_454_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_1|  return value|
|grp_fu_454_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_1|  return value|
|grp_fu_454_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_loop_1|  return value|
|grp_fu_454_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_loop_1|  return value|
|grp_fu_454_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_1|  return value|
|s                    |   in|   32|     ap_none|                     s|        scalar|
|i_1                  |   in|    8|     ap_none|                   i_1|        scalar|
|ii                   |   in|   16|     ap_none|                    ii|        scalar|
|array_r_address0     |  out|   16|   ap_memory|               array_r|         array|
|array_r_ce0          |  out|    1|   ap_memory|               array_r|         array|
|array_r_q0           |   in|   32|   ap_memory|               array_r|         array|
|s_2_out              |  out|   32|      ap_vld|               s_2_out|       pointer|
|s_2_out_ap_vld       |  out|    1|      ap_vld|               s_2_out|       pointer|
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 10, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s_2 = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 16 'alloca' 's_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ii_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ii"   --->   Operation 18 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_1"   --->   Operation 19 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %s"   --->   Operation 20 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 0, i8 %j" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 21 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln34 = store i32 %s_read, i32 %s_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 22 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_2 = load i8 %j" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 24 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%icmp_ln36 = icmp_eq  i8 %j_2, i8 %i_1_read" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 25 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %j_2, i8 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 26 'add' 'add_ln36' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc22.split, void %for.inc29.loopexit.exitStub" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 27 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ii_read, i32 8, i32 15" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 28 'partselect' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp, i8 %j_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 29 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i16 %add_ln" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 30 'zext' 'zext_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln37" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 31 'getelementptr' 'array_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%array_load = load i16 %array_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 32 'load' 'array_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 %add_ln36, i8 %j" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 33 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%array_load = load i16 %array_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 34 'load' 'array_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 3 <SV = 2> <Delay = 3.35>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%s_2_load = load i32 %s_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 35 'load' 's_2_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 36 [10/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 36 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%s_2_load_1 = load i32 %s_2"   --->   Operation 51 'load' 's_2_load_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_2_out, i32 %s_2_load_1"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.35>
ST_4 : Operation 37 [9/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 37 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.35>
ST_5 : Operation 38 [8/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 38 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.35>
ST_6 : Operation 39 [7/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 39 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.35>
ST_7 : Operation 40 [6/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 40 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.35>
ST_8 : Operation 41 [5/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 41 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.35>
ST_9 : Operation 42 [4/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 42 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.35>
ST_10 : Operation 43 [3/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 43 'fadd' 's_3' <Predicate = (!icmp_ln36)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.35>
ST_11 : Operation 44 [2/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 44 'fadd' 's_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 45 [1/10] (3.35ns)   --->   "%s_3 = fadd i32 %s_2_load, i32 %array_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:37]   --->   Operation 45 'fadd' 's_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.58>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 46 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 127" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 48 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln34 = store i32 %s_3, i32 %s_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 49 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc22" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36]   --->   Operation 50 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_2                    (alloca           ) [ 01111111111111]
j                      (alloca           ) [ 01000000000000]
ii_read                (read             ) [ 00000000000000]
i_1_read               (read             ) [ 00000000000000]
s_read                 (read             ) [ 00000000000000]
store_ln36             (store            ) [ 00000000000000]
store_ln34             (store            ) [ 00000000000000]
br_ln0                 (br               ) [ 00000000000000]
j_2                    (load             ) [ 00000000000000]
icmp_ln36              (icmp             ) [ 01111111111000]
add_ln36               (add              ) [ 00000000000000]
br_ln36                (br               ) [ 00000000000000]
tmp                    (partselect       ) [ 00000000000000]
add_ln                 (bitconcatenate   ) [ 00000000000000]
zext_ln37              (zext             ) [ 00000000000000]
array_addr             (getelementptr    ) [ 00100000000000]
store_ln36             (store            ) [ 00000000000000]
array_load             (load             ) [ 01111111111110]
s_2_load               (load             ) [ 01101111111110]
s_3                    (fadd             ) [ 00010000000001]
specpipeline_ln36      (specpipeline     ) [ 00000000000000]
speclooptripcount_ln36 (speclooptripcount) [ 00000000000000]
specloopname_ln36      (specloopname     ) [ 00000000000000]
store_ln34             (store            ) [ 00000000000000]
br_ln36                (br               ) [ 00000000000000]
s_2_load_1             (load             ) [ 00000000000000]
write_ln0              (write            ) [ 00000000000000]
ret_ln0                (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ii">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="array_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="s_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="ii_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_1_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_1_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="s_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="array_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="16" slack="0"/>
<pin id="89" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="s_3/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln36_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln34_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="j_2_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln36_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln36_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="0" index="3" bw="5" slack="0"/>
<pin id="132" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln37_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln36_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="s_2_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_2_load/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln34_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="32" slack="12"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/13 "/>
</bind>
</comp>

<comp id="163" class="1004" name="s_2_load_1_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_2_load_1/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="s_2_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="j_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="182" class="1005" name="icmp_ln36_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="186" class="1005" name="array_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="191" class="1005" name="array_load_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_load "/>
</bind>
</comp>

<comp id="196" class="1005" name="s_2_load_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_2_load "/>
</bind>
</comp>

<comp id="201" class="1005" name="s_3_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="72" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="66" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="60" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="127" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="112" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="154"><net_src comp="121" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="155" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="170"><net_src comp="52" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="56" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="185"><net_src comp="115" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="85" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="194"><net_src comp="92" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="199"><net_src comp="155" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="204"><net_src comp="98" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="159" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_2_out | {3 }
 - Input state : 
	Port: main_Pipeline_loop_1 : s | {1 }
	Port: main_Pipeline_loop_1 : i_1 | {1 }
	Port: main_Pipeline_loop_1 : ii | {1 }
	Port: main_Pipeline_loop_1 : array_r | {1 2 }
  - Chain level:
	State 1
		store_ln36 : 1
		j_2 : 1
		icmp_ln36 : 2
		add_ln36 : 2
		br_ln36 : 3
		add_ln : 1
		zext_ln37 : 2
		array_addr : 3
		array_load : 4
		store_ln36 : 3
	State 2
	State 3
		s_3 : 1
		write_ln0 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_98       |    2    |   365   |   421   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln36_fu_115   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln36_fu_121    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |   ii_read_read_fu_60  |    0    |    0    |    0    |
|   read   |  i_1_read_read_fu_66  |    0    |    0    |    0    |
|          |   s_read_read_fu_72   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_78 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|       tmp_fu_127      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     add_ln_fu_137     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln37_fu_145   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   365   |   451   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|array_addr_reg_186|   16   |
|array_load_reg_191|   32   |
| icmp_ln36_reg_182|    1   |
|     j_reg_175    |    8   |
| s_2_load_reg_196 |   32   |
|    s_2_reg_167   |   32   |
|    s_3_reg_201   |   32   |
+------------------+--------+
|       Total      |   153  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_98    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   96   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   365  |   451  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   518  |   469  |
+-----------+--------+--------+--------+--------+
