<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FW301 Power Service Board Firmware Documentation: C:/Users/marco/Documents/Data/Progetti-GIT/FW/fw_pcb301/firmware/src/packs/ATSAME51J20A_DFP/instance/dmac.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FW301 Power Service Board Firmware Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('instance_2dmac_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">dmac.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="instance_2dmac_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a0af6bf6f5cd3bd1ac736b7293204b9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a0af6bf6f5cd3bd1ac736b7293204b9a2">DMAC_BURST</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* 0: no burst support; 1: burst support */</td></tr>
<tr class="memdesc:a0af6bf6f5cd3bd1ac736b7293204b9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instance header file for ATSAME51N20A.  <a href="instance_2dmac_8h.html#a0af6bf6f5cd3bd1ac736b7293204b9a2">More...</a><br /></td></tr>
<tr class="separator:a0af6bf6f5cd3bd1ac736b7293204b9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e93a207de1fa434f262783124252acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a0e93a207de1fa434f262783124252acb">DMAC_CH_BITS</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(5)    /* Number of bits to select channel */</td></tr>
<tr class="separator:a0e93a207de1fa434f262783124252acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade11822cddf9a0e802e0b682db3aa46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#ade11822cddf9a0e802e0b682db3aa46c">DMAC_CH_NUM</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(32)   /* Number of channels */</td></tr>
<tr class="separator:ade11822cddf9a0e802e0b682db3aa46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada99bcab97299ac1de783300eb5208f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#ada99bcab97299ac1de783300eb5208f6">DMAC_EVIN_NUM</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(8)    /* Number of input events */</td></tr>
<tr class="separator:ada99bcab97299ac1de783300eb5208f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66315110f2acc89d9ba40c7993fab9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#aa66315110f2acc89d9ba40c7993fab9f">DMAC_EVOUT_NUM</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* Number of output events */</td></tr>
<tr class="separator:aa66315110f2acc89d9ba40c7993fab9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94037eb9082071bca008b217af0f3709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a94037eb9082071bca008b217af0f3709">DMAC_FIFO_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(16)   /* FIFO size for burst mode. */</td></tr>
<tr class="separator:a94037eb9082071bca008b217af0f3709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02dea64f357a290b2e1631050646c615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a02dea64f357a290b2e1631050646c615">DMAC_LVL_BITS</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Number of bits to select level priority */</td></tr>
<tr class="separator:a02dea64f357a290b2e1631050646c615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9fc9815bb91dc84d0db567a7dd64cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a7b9fc9815bb91dc84d0db567a7dd64cb">DMAC_LVL_NUM</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* Enable priority level number */</td></tr>
<tr class="separator:a7b9fc9815bb91dc84d0db567a7dd64cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4637e06c214b02ce1aeb03bb305fd386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a4637e06c214b02ce1aeb03bb305fd386">DMAC_QOSCTRL_D_RESETVALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* QOS dmac ahb interface reset value */</td></tr>
<tr class="separator:a4637e06c214b02ce1aeb03bb305fd386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bdcc4dfaac65aa9ea49721fddf69519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a1bdcc4dfaac65aa9ea49721fddf69519">DMAC_QOSCTRL_F_RESETVALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* QOS dmac fetch interface reset value */</td></tr>
<tr class="separator:a1bdcc4dfaac65aa9ea49721fddf69519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26d474e731d9bafb63bb73b3f7c119b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#ae26d474e731d9bafb63bb73b3f7c119b">DMAC_QOSCTRL_WRB_RESETVALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* QOS dmac write back interface reset value */</td></tr>
<tr class="separator:ae26d474e731d9bafb63bb73b3f7c119b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece2afc0b93585d225d07db21716df1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#aece2afc0b93585d225d07db21716df1a">DMAC_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(7)    /* Number of bits to select trigger source */</td></tr>
<tr class="separator:aece2afc0b93585d225d07db21716df1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4970c3fcb0da9b536366734676c1925b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a4970c3fcb0da9b536366734676c1925b">DMAC_TRIG_NUM</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(85)   /* Number of peripheral triggers */</td></tr>
<tr class="separator:a4970c3fcb0da9b536366734676c1925b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bebb631d5db4406839b1479e105da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a99bebb631d5db4406839b1479e105da8">DMAC_CHANNEL0_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(31)   /* DMA Channel 0 Interrupt */</td></tr>
<tr class="separator:a99bebb631d5db4406839b1479e105da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5381888ca423ad4ccc802d58dfcfb9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#ae5381888ca423ad4ccc802d58dfcfb9c">DMAC_CHANNEL1_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(32)   /* DMA Channel 1 Interrupt */</td></tr>
<tr class="separator:ae5381888ca423ad4ccc802d58dfcfb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7dd66a429eed11877a2f4d21fb2c644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#ac7dd66a429eed11877a2f4d21fb2c644">DMAC_CHANNEL2_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(33)   /* DMA Channel 2 Interrupt */</td></tr>
<tr class="separator:ac7dd66a429eed11877a2f4d21fb2c644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b77f5da513508c5dd9d8fbce2adbea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a2b77f5da513508c5dd9d8fbce2adbea8">DMAC_CHANNEL3_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(34)   /* DMA Channel 3 Interrupt */</td></tr>
<tr class="separator:a2b77f5da513508c5dd9d8fbce2adbea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb09e2bce7b01c257eb2ef24db9dc40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a3fb09e2bce7b01c257eb2ef24db9dc40">DMAC_CHANNEL4_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 4 Interrupt */</td></tr>
<tr class="separator:a3fb09e2bce7b01c257eb2ef24db9dc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e4be7d91bc85dc31bf3555f233058a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a86e4be7d91bc85dc31bf3555f233058a">DMAC_CHANNEL5_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 5 Interrupt */</td></tr>
<tr class="separator:a86e4be7d91bc85dc31bf3555f233058a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36bfaaa3d470a26b040a4fc97a3790c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a36bfaaa3d470a26b040a4fc97a3790c7">DMAC_CHANNEL6_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 6 Interrupt */</td></tr>
<tr class="separator:a36bfaaa3d470a26b040a4fc97a3790c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ea2c084b76701831bc332fc69b6744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a61ea2c084b76701831bc332fc69b6744">DMAC_CHANNEL7_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 7 Interrupt */</td></tr>
<tr class="separator:a61ea2c084b76701831bc332fc69b6744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6fdc5bcba8134a90227252bcc142507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#ad6fdc5bcba8134a90227252bcc142507">DMAC_CHANNEL8_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 8 Interrupt */</td></tr>
<tr class="separator:ad6fdc5bcba8134a90227252bcc142507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3ed03e2c52ce384f4863a6564c4877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#afe3ed03e2c52ce384f4863a6564c4877">DMAC_CHANNEL9_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 9 Interrupt */</td></tr>
<tr class="separator:afe3ed03e2c52ce384f4863a6564c4877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b83ea716836c355024af02e4f4631c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a6b83ea716836c355024af02e4f4631c4">DMAC_CHANNEL10_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 10 Interrupt */</td></tr>
<tr class="separator:a6b83ea716836c355024af02e4f4631c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb410537ee5299c8c8073ca430b5e61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#abb410537ee5299c8c8073ca430b5e61a">DMAC_CHANNEL11_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 11 Interrupt */</td></tr>
<tr class="separator:abb410537ee5299c8c8073ca430b5e61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0945e272e772b9e3fd2d16ce4441f35f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a0945e272e772b9e3fd2d16ce4441f35f">DMAC_CHANNEL12_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 12 Interrupt */</td></tr>
<tr class="separator:a0945e272e772b9e3fd2d16ce4441f35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e7198007f9d061ec5ff1ff859adb5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a35e7198007f9d061ec5ff1ff859adb5a">DMAC_CHANNEL13_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 13 Interrupt */</td></tr>
<tr class="separator:a35e7198007f9d061ec5ff1ff859adb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f523ebe1e186be87890f51025bf9693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a6f523ebe1e186be87890f51025bf9693">DMAC_CHANNEL14_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 14 Interrupt */</td></tr>
<tr class="separator:a6f523ebe1e186be87890f51025bf9693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6d97ec274f3fac37a95da8fe315d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#adb6d97ec274f3fac37a95da8fe315d05">DMAC_CHANNEL15_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 15 Interrupt */</td></tr>
<tr class="separator:adb6d97ec274f3fac37a95da8fe315d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d5ea20499b2513c901cc194e9cbdfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a11d5ea20499b2513c901cc194e9cbdfe">DMAC_CHANNEL16_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 16 Interrupt */</td></tr>
<tr class="separator:a11d5ea20499b2513c901cc194e9cbdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5575897532d230104e0e9a23a4f3cfd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a5575897532d230104e0e9a23a4f3cfd2">DMAC_CHANNEL17_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 17 Interrupt */</td></tr>
<tr class="separator:a5575897532d230104e0e9a23a4f3cfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07b5870372006b0ace47ab0767fe08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#aa07b5870372006b0ace47ab0767fe08c">DMAC_CHANNEL18_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 18 Interrupt */</td></tr>
<tr class="separator:aa07b5870372006b0ace47ab0767fe08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c46ea9e48e607292f16adee60e4937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a53c46ea9e48e607292f16adee60e4937">DMAC_CHANNEL19_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 19 Interrupt */</td></tr>
<tr class="separator:a53c46ea9e48e607292f16adee60e4937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af06f01166ee9c8de6d37351f52a26420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#af06f01166ee9c8de6d37351f52a26420">DMAC_CHANNEL20_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 20 Interrupt */</td></tr>
<tr class="separator:af06f01166ee9c8de6d37351f52a26420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa501f50fb272f74c6636e4082985aade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#aa501f50fb272f74c6636e4082985aade">DMAC_CHANNEL21_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 21 Interrupt */</td></tr>
<tr class="separator:aa501f50fb272f74c6636e4082985aade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a043ca0208e9e6e13423f852a09e921f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a043ca0208e9e6e13423f852a09e921f1">DMAC_CHANNEL22_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 22 Interrupt */</td></tr>
<tr class="separator:a043ca0208e9e6e13423f852a09e921f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f68a07ef942fe2fd1a0926052126abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a5f68a07ef942fe2fd1a0926052126abb">DMAC_CHANNEL23_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 23 Interrupt */</td></tr>
<tr class="separator:a5f68a07ef942fe2fd1a0926052126abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79bf35dc303b6a82bdfdc144b3332520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a79bf35dc303b6a82bdfdc144b3332520">DMAC_CHANNEL24_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 24 Interrupt */</td></tr>
<tr class="separator:a79bf35dc303b6a82bdfdc144b3332520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187ac0a6ab79ca3746a11d98b5f3abb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a187ac0a6ab79ca3746a11d98b5f3abb0">DMAC_CHANNEL25_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 25 Interrupt */</td></tr>
<tr class="separator:a187ac0a6ab79ca3746a11d98b5f3abb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801ed60acc3a1b88005479ca994aeb5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a801ed60acc3a1b88005479ca994aeb5e">DMAC_CHANNEL26_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 26 Interrupt */</td></tr>
<tr class="separator:a801ed60acc3a1b88005479ca994aeb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bae57f8f5561c928be2eac51147eac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a8bae57f8f5561c928be2eac51147eac1">DMAC_CHANNEL27_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 27 Interrupt */</td></tr>
<tr class="separator:a8bae57f8f5561c928be2eac51147eac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2289b03d494b8203b809f72a54c67f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a2289b03d494b8203b809f72a54c67f6e">DMAC_CHANNEL28_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 28 Interrupt */</td></tr>
<tr class="separator:a2289b03d494b8203b809f72a54c67f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2759eb5778d509f4ee30bd21456cfe77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a2759eb5778d509f4ee30bd21456cfe77">DMAC_CHANNEL29_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 29 Interrupt */</td></tr>
<tr class="separator:a2759eb5778d509f4ee30bd21456cfe77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff6067f80b30d531d128fa08e252b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a6ff6067f80b30d531d128fa08e252b2c">DMAC_CHANNEL30_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 30 Interrupt */</td></tr>
<tr class="separator:a6ff6067f80b30d531d128fa08e252b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b683e0fa4c3f3d314f07d55aea0a860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a6b683e0fa4c3f3d314f07d55aea0a860">DMAC_CHANNEL31_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 31 Interrupt */</td></tr>
<tr class="separator:a6b683e0fa4c3f3d314f07d55aea0a860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed8da3e14e786134ae3c2e855c49e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dmac_8h.html#a6ed8da3e14e786134ae3c2e855c49e02">DMAC_INSTANCE_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(37)</td></tr>
<tr class="separator:a6ed8da3e14e786134ae3c2e855c49e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a0af6bf6f5cd3bd1ac736b7293204b9a2" name="a0af6bf6f5cd3bd1ac736b7293204b9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0af6bf6f5cd3bd1ac736b7293204b9a2">&#9670;&nbsp;</a></span>DMAC_BURST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_BURST&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* 0: no burst support; 1: burst support */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instance header file for ATSAME51N20A. </p>
<p >Copyright (c) 2021 Microchip Technology Inc. and its subsidiaries.</p>
<p >Subject to your compliance with these terms, you may use Microchip software and any derivatives exclusively with Microchip products. It is your responsibility to comply with third party license terms applicable to your use of third party software (including open source software) that may accompany Microchip software.</p>
<p >THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.</p>
<p >IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. </p>

</div>
</div>
<a id="a0e93a207de1fa434f262783124252acb" name="a0e93a207de1fa434f262783124252acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e93a207de1fa434f262783124252acb">&#9670;&nbsp;</a></span>DMAC_CH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CH_BITS&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(5)    /* Number of bits to select channel */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade11822cddf9a0e802e0b682db3aa46c" name="ade11822cddf9a0e802e0b682db3aa46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade11822cddf9a0e802e0b682db3aa46c">&#9670;&nbsp;</a></span>DMAC_CH_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CH_NUM&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(32)   /* Number of channels */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99bebb631d5db4406839b1479e105da8" name="a99bebb631d5db4406839b1479e105da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99bebb631d5db4406839b1479e105da8">&#9670;&nbsp;</a></span>DMAC_CHANNEL0_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL0_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(31)   /* DMA Channel 0 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b83ea716836c355024af02e4f4631c4" name="a6b83ea716836c355024af02e4f4631c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b83ea716836c355024af02e4f4631c4">&#9670;&nbsp;</a></span>DMAC_CHANNEL10_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL10_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 10 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb410537ee5299c8c8073ca430b5e61a" name="abb410537ee5299c8c8073ca430b5e61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb410537ee5299c8c8073ca430b5e61a">&#9670;&nbsp;</a></span>DMAC_CHANNEL11_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL11_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 11 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0945e272e772b9e3fd2d16ce4441f35f" name="a0945e272e772b9e3fd2d16ce4441f35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0945e272e772b9e3fd2d16ce4441f35f">&#9670;&nbsp;</a></span>DMAC_CHANNEL12_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL12_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 12 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35e7198007f9d061ec5ff1ff859adb5a" name="a35e7198007f9d061ec5ff1ff859adb5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35e7198007f9d061ec5ff1ff859adb5a">&#9670;&nbsp;</a></span>DMAC_CHANNEL13_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL13_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 13 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f523ebe1e186be87890f51025bf9693" name="a6f523ebe1e186be87890f51025bf9693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f523ebe1e186be87890f51025bf9693">&#9670;&nbsp;</a></span>DMAC_CHANNEL14_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL14_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 14 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb6d97ec274f3fac37a95da8fe315d05" name="adb6d97ec274f3fac37a95da8fe315d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6d97ec274f3fac37a95da8fe315d05">&#9670;&nbsp;</a></span>DMAC_CHANNEL15_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL15_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 15 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11d5ea20499b2513c901cc194e9cbdfe" name="a11d5ea20499b2513c901cc194e9cbdfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11d5ea20499b2513c901cc194e9cbdfe">&#9670;&nbsp;</a></span>DMAC_CHANNEL16_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL16_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 16 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5575897532d230104e0e9a23a4f3cfd2" name="a5575897532d230104e0e9a23a4f3cfd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5575897532d230104e0e9a23a4f3cfd2">&#9670;&nbsp;</a></span>DMAC_CHANNEL17_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL17_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 17 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa07b5870372006b0ace47ab0767fe08c" name="aa07b5870372006b0ace47ab0767fe08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa07b5870372006b0ace47ab0767fe08c">&#9670;&nbsp;</a></span>DMAC_CHANNEL18_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL18_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 18 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53c46ea9e48e607292f16adee60e4937" name="a53c46ea9e48e607292f16adee60e4937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c46ea9e48e607292f16adee60e4937">&#9670;&nbsp;</a></span>DMAC_CHANNEL19_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL19_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 19 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5381888ca423ad4ccc802d58dfcfb9c" name="ae5381888ca423ad4ccc802d58dfcfb9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5381888ca423ad4ccc802d58dfcfb9c">&#9670;&nbsp;</a></span>DMAC_CHANNEL1_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL1_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(32)   /* DMA Channel 1 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af06f01166ee9c8de6d37351f52a26420" name="af06f01166ee9c8de6d37351f52a26420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af06f01166ee9c8de6d37351f52a26420">&#9670;&nbsp;</a></span>DMAC_CHANNEL20_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL20_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 20 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa501f50fb272f74c6636e4082985aade" name="aa501f50fb272f74c6636e4082985aade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa501f50fb272f74c6636e4082985aade">&#9670;&nbsp;</a></span>DMAC_CHANNEL21_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL21_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 21 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a043ca0208e9e6e13423f852a09e921f1" name="a043ca0208e9e6e13423f852a09e921f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a043ca0208e9e6e13423f852a09e921f1">&#9670;&nbsp;</a></span>DMAC_CHANNEL22_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL22_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 22 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f68a07ef942fe2fd1a0926052126abb" name="a5f68a07ef942fe2fd1a0926052126abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f68a07ef942fe2fd1a0926052126abb">&#9670;&nbsp;</a></span>DMAC_CHANNEL23_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL23_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 23 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79bf35dc303b6a82bdfdc144b3332520" name="a79bf35dc303b6a82bdfdc144b3332520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79bf35dc303b6a82bdfdc144b3332520">&#9670;&nbsp;</a></span>DMAC_CHANNEL24_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL24_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 24 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a187ac0a6ab79ca3746a11d98b5f3abb0" name="a187ac0a6ab79ca3746a11d98b5f3abb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187ac0a6ab79ca3746a11d98b5f3abb0">&#9670;&nbsp;</a></span>DMAC_CHANNEL25_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL25_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 25 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a801ed60acc3a1b88005479ca994aeb5e" name="a801ed60acc3a1b88005479ca994aeb5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a801ed60acc3a1b88005479ca994aeb5e">&#9670;&nbsp;</a></span>DMAC_CHANNEL26_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL26_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 26 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bae57f8f5561c928be2eac51147eac1" name="a8bae57f8f5561c928be2eac51147eac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bae57f8f5561c928be2eac51147eac1">&#9670;&nbsp;</a></span>DMAC_CHANNEL27_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL27_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 27 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2289b03d494b8203b809f72a54c67f6e" name="a2289b03d494b8203b809f72a54c67f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2289b03d494b8203b809f72a54c67f6e">&#9670;&nbsp;</a></span>DMAC_CHANNEL28_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL28_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 28 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2759eb5778d509f4ee30bd21456cfe77" name="a2759eb5778d509f4ee30bd21456cfe77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2759eb5778d509f4ee30bd21456cfe77">&#9670;&nbsp;</a></span>DMAC_CHANNEL29_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL29_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 29 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7dd66a429eed11877a2f4d21fb2c644" name="ac7dd66a429eed11877a2f4d21fb2c644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7dd66a429eed11877a2f4d21fb2c644">&#9670;&nbsp;</a></span>DMAC_CHANNEL2_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL2_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(33)   /* DMA Channel 2 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ff6067f80b30d531d128fa08e252b2c" name="a6ff6067f80b30d531d128fa08e252b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ff6067f80b30d531d128fa08e252b2c">&#9670;&nbsp;</a></span>DMAC_CHANNEL30_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL30_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 30 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b683e0fa4c3f3d314f07d55aea0a860" name="a6b683e0fa4c3f3d314f07d55aea0a860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b683e0fa4c3f3d314f07d55aea0a860">&#9670;&nbsp;</a></span>DMAC_CHANNEL31_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL31_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 31 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b77f5da513508c5dd9d8fbce2adbea8" name="a2b77f5da513508c5dd9d8fbce2adbea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b77f5da513508c5dd9d8fbce2adbea8">&#9670;&nbsp;</a></span>DMAC_CHANNEL3_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL3_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(34)   /* DMA Channel 3 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fb09e2bce7b01c257eb2ef24db9dc40" name="a3fb09e2bce7b01c257eb2ef24db9dc40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb09e2bce7b01c257eb2ef24db9dc40">&#9670;&nbsp;</a></span>DMAC_CHANNEL4_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL4_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 4 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86e4be7d91bc85dc31bf3555f233058a" name="a86e4be7d91bc85dc31bf3555f233058a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86e4be7d91bc85dc31bf3555f233058a">&#9670;&nbsp;</a></span>DMAC_CHANNEL5_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL5_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 5 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36bfaaa3d470a26b040a4fc97a3790c7" name="a36bfaaa3d470a26b040a4fc97a3790c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36bfaaa3d470a26b040a4fc97a3790c7">&#9670;&nbsp;</a></span>DMAC_CHANNEL6_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL6_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 6 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61ea2c084b76701831bc332fc69b6744" name="a61ea2c084b76701831bc332fc69b6744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ea2c084b76701831bc332fc69b6744">&#9670;&nbsp;</a></span>DMAC_CHANNEL7_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL7_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 7 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6fdc5bcba8134a90227252bcc142507" name="ad6fdc5bcba8134a90227252bcc142507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6fdc5bcba8134a90227252bcc142507">&#9670;&nbsp;</a></span>DMAC_CHANNEL8_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL8_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 8 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe3ed03e2c52ce384f4863a6564c4877" name="afe3ed03e2c52ce384f4863a6564c4877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe3ed03e2c52ce384f4863a6564c4877">&#9670;&nbsp;</a></span>DMAC_CHANNEL9_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_CHANNEL9_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(35)   /* DMA Channel 9 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada99bcab97299ac1de783300eb5208f6" name="ada99bcab97299ac1de783300eb5208f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada99bcab97299ac1de783300eb5208f6">&#9670;&nbsp;</a></span>DMAC_EVIN_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_EVIN_NUM&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(8)    /* Number of input events */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa66315110f2acc89d9ba40c7993fab9f" name="aa66315110f2acc89d9ba40c7993fab9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa66315110f2acc89d9ba40c7993fab9f">&#9670;&nbsp;</a></span>DMAC_EVOUT_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_EVOUT_NUM&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* Number of output events */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94037eb9082071bca008b217af0f3709" name="a94037eb9082071bca008b217af0f3709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94037eb9082071bca008b217af0f3709">&#9670;&nbsp;</a></span>DMAC_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_FIFO_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(16)   /* FIFO size for burst mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ed8da3e14e786134ae3c2e855c49e02" name="a6ed8da3e14e786134ae3c2e855c49e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed8da3e14e786134ae3c2e855c49e02">&#9670;&nbsp;</a></span>DMAC_INSTANCE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_INSTANCE_ID&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(37)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02dea64f357a290b2e1631050646c615" name="a02dea64f357a290b2e1631050646c615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02dea64f357a290b2e1631050646c615">&#9670;&nbsp;</a></span>DMAC_LVL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_LVL_BITS&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Number of bits to select level priority */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b9fc9815bb91dc84d0db567a7dd64cb" name="a7b9fc9815bb91dc84d0db567a7dd64cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9fc9815bb91dc84d0db567a7dd64cb">&#9670;&nbsp;</a></span>DMAC_LVL_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_LVL_NUM&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* Enable priority level number */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4637e06c214b02ce1aeb03bb305fd386" name="a4637e06c214b02ce1aeb03bb305fd386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4637e06c214b02ce1aeb03bb305fd386">&#9670;&nbsp;</a></span>DMAC_QOSCTRL_D_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_QOSCTRL_D_RESETVALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* QOS dmac ahb interface reset value */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bdcc4dfaac65aa9ea49721fddf69519" name="a1bdcc4dfaac65aa9ea49721fddf69519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bdcc4dfaac65aa9ea49721fddf69519">&#9670;&nbsp;</a></span>DMAC_QOSCTRL_F_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_QOSCTRL_F_RESETVALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* QOS dmac fetch interface reset value */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae26d474e731d9bafb63bb73b3f7c119b" name="ae26d474e731d9bafb63bb73b3f7c119b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26d474e731d9bafb63bb73b3f7c119b">&#9670;&nbsp;</a></span>DMAC_QOSCTRL_WRB_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_QOSCTRL_WRB_RESETVALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* QOS dmac write back interface reset value */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aece2afc0b93585d225d07db21716df1a" name="aece2afc0b93585d225d07db21716df1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aece2afc0b93585d225d07db21716df1a">&#9670;&nbsp;</a></span>DMAC_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_TRIG_BITS&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(7)    /* Number of bits to select trigger source */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4970c3fcb0da9b536366734676c1925b" name="a4970c3fcb0da9b536366734676c1925b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4970c3fcb0da9b536366734676c1925b">&#9670;&nbsp;</a></span>DMAC_TRIG_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_TRIG_NUM&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(85)   /* Number of peripheral triggers */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_507dab797d19e55be58bf837a0775ca3.html">ATSAME51J20A_DFP</a></li><li class="navelem"><a class="el" href="dir_3322aa8b17cc7df84045153616149e41.html">instance</a></li><li class="navelem"><a class="el" href="instance_2dmac_8h.html">dmac.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
