# MIPS-pipeline
Implementation of MIPS pipeline in Computer Architecture this repo contains all the modules for creating the 5 stage MIPS pipeline along with their testbenches in verilog
