====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 294                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 32                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 67                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fpAdder'
Information: The register 'MSB_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'MSB_reg[5]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'fpAdder' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'fpAdder_DW01_sub_0'
  Processing 'fpAdder_DW01_sub_1'
  Processing 'fpAdder_DW01_ash_0'
  Processing 'fpAdder_DW01_sub_2'
  Processing 'fpAdder_DW01_sub_3'
  Processing 'fpAdder_DW01_sub_4'
  Processing 'fpAdder_DW01_inc_0'
  Processing 'fpAdder_DW01_add_0'
  Processing 'fpAdder_DW01_cmp2_0'
  Processing 'fpAdder_DW_rash_0'
  Processing 'fpAdder_DW01_sub_5'
  Processing 'fpAdder_DW_rash_1'
  Processing 'fpAdder_DW01_sub_6'
  Processing 'fpAdder_DW01_cmp2_1'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'fpAdder'
  Mapping 'fpAdder'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    9898.0      0.00       0.0       7.1                          
    0:00:02    9898.0      0.00       0.0       7.1                          
    0:00:02    9898.0      0.00       0.0       7.1                          
    0:00:02    9898.0      0.00       0.0       7.1                          
    0:00:02    9898.0      0.00       0.0       7.1                          
    0:00:02    9752.4      0.00       0.0       7.1                          
    0:00:02    9752.4      0.00       0.0       7.1                          
    0:00:02    9752.4      0.00       0.0       7.1                          
    0:00:02    9752.4      0.00       0.0       7.1                          
    0:00:02    9752.4      0.00       0.0       7.1                          
    0:00:02    9754.2      0.00       0.0       0.0                          
    0:00:02    9754.2      0.00       0.0       0.0                          
    0:00:02    9754.2      0.00       0.0       0.0                          
    0:00:02    9754.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    9754.2      0.00       0.0       0.0                          
    0:00:02    9754.2      0.00       0.0       0.0                          
    0:00:02    9754.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    9754.2      0.00       0.0       0.0                          
    0:00:02    9754.2      0.00       0.0       0.0                          
    0:00:02    9726.6      0.00       0.0       0.0                          
    0:00:02    9726.6      0.00       0.0       0.0                          
    0:00:02    9726.6      0.00       0.0       0.0                          
    0:00:02    9726.6      0.00       0.0       0.0                          
    0:00:02    9726.6      0.00       0.0       0.0                          
    0:00:02    9726.6      0.00       0.0       0.0                          
    0:00:02    9726.6      0.00       0.0       0.0                          
    0:00:02    9726.6      0.00       0.0       0.0                          
    0:00:02    9726.6      0.00       0.0       0.0                          
    0:00:02    9726.6      0.00       0.0       0.0                          
Loading db file '/home/user28/Downloads/lookAheadAdder/ref/models/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1