

================================================================
== Vitis HLS Report for 'FIR_filter_Pipeline_VITIS_LOOP_49_1'
================================================================
* Date:           Tue Feb 20 20:10:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        FIR_v2_opt
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.118 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1  |       20|       20|         6|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 9 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_117 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_101"   --->   Operation 11 'read' 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_118 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_102"   --->   Operation 12 'read' 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_119 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_103"   --->   Operation 13 'read' 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_120 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_104"   --->   Operation 14 'read' 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_121 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_105"   --->   Operation 15 'read' 'p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_load"   --->   Operation 16 'read' 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_1_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_1_load"   --->   Operation 17 'read' 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_2_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_2_load"   --->   Operation 18 'read' 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_3_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_3_load"   --->   Operation 19 'read' 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_4_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_4_load"   --->   Operation 20 'read' 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_5_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_5_load"   --->   Operation 21 'read' 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_6_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_6_load"   --->   Operation 22 'read' 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_7_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_7_load"   --->   Operation 23 'read' 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_8_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_8_load"   --->   Operation 24 'read' 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_9_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_9_load"   --->   Operation 25 'read' 'FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %empty"   --->   Operation 26 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %lhs_V"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body15"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%k_3 = load i5 %k"   --->   Operation 30 'load' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln49 = icmp_eq  i5 %k_3, i5 16" [FIR_v2_opt/src/FIR.cpp:49]   --->   Operation 31 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 32 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln49 = add i5 %k_3, i5 1" [FIR_v2_opt/src/FIR.cpp:49]   --->   Operation 33 'add' 'add_ln49' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.body15.split, void %for.body15.1.preheader.exitStub" [FIR_v2_opt/src/FIR.cpp:49]   --->   Operation 34 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i5 %k_3" [FIR_v2_opt/src/FIR.cpp:49]   --->   Operation 35 'zext' 'zext_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1271 = trunc i5 %k_3"   --->   Operation 36 'trunc' 'trunc_ln1271' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.06ns)   --->   "%r_V = mux i24 @_ssdm_op_Mux.ap_auto.16i24.i4, i24 %tmp, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_9_load_read, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_8_load_read, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_7_load_read, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_6_load_read, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_5_load_read, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_4_load_read, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_3_load_read, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_2_load_read, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_1_load_read, i24 %FIR_filter_stream_stream_ap_fixed_32_7_4_0_1_0_fir_shift_reg_load_read, i24 %p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_121, i24 %p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_120, i24 %p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_119, i24 %p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_118, i24 %p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_117, i4 %trunc_ln1271"   --->   Operation 37 'mux' 'r_V' <Predicate = (!icmp_ln49)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZL9FIR_coefs_0_addr = getelementptr i11 %p_ZL9FIR_coefs_0, i64 0, i64 %zext_ln49"   --->   Operation 38 'getelementptr' 'p_ZL9FIR_coefs_0_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%p_ZL9FIR_coefs_0_load = load i4 %p_ZL9FIR_coefs_0_addr"   --->   Operation 39 'load' 'p_ZL9FIR_coefs_0_load' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln49 = store i5 %add_ln49, i5 %k" [FIR_v2_opt/src/FIR.cpp:49]   --->   Operation 40 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i24 %r_V"   --->   Operation 41 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%p_ZL9FIR_coefs_0_load = load i4 %p_ZL9FIR_coefs_0_addr"   --->   Operation 42 'load' 'p_ZL9FIR_coefs_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i11 %p_ZL9FIR_coefs_0_load"   --->   Operation 43 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i35 %sext_ln1270, i35 %zext_ln1273"   --->   Operation 44 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 45 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i35 %sext_ln1270, i35 %zext_ln1273"   --->   Operation 45 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 46 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i35 %sext_ln1270, i35 %zext_ln1273"   --->   Operation 46 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.40>
ST_5 : Operation 47 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_6 = mul i35 %sext_ln1270, i35 %zext_ln1273"   --->   Operation 47 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%trunc_ln2 = partselect i20 @_ssdm_op_PartSelect.i20.i35.i32.i32, i35 %r_V_6, i32 15, i32 34"   --->   Operation 48 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%sext_ln823 = sext i20 %trunc_ln2"   --->   Operation 49 'sext' 'sext_ln823' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %r_V_6, i32 15"   --->   Operation 50 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %r_V_6, i32 14"   --->   Operation 51 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i35 %r_V_6"   --->   Operation 52 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.20ns)   --->   "%r = icmp_ne  i14 %trunc_ln828, i14 0"   --->   Operation 53 'icmp' 'r' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 54 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_19"   --->   Operation 55 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 56 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.19ns) (out node of the LUT)   --->   "%rhs = add i21 %sext_ln823, i21 %zext_ln377"   --->   Operation 57 'add' 'rhs' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%lhs_V_load23 = load i32 %lhs_V"   --->   Operation 75 'load' 'lhs_V_load23' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %lhs_V_out, i32 %lhs_V_load23"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.11>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%lhs_V_load = load i32 %lhs_V"   --->   Operation 58 'load' 'lhs_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [FIR_v2_opt/src/FIR.cpp:51]   --->   Operation 59 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [FIR_v2_opt/src/FIR.cpp:49]   --->   Operation 60 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i21 %rhs"   --->   Operation 61 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i32 %lhs_V_load"   --->   Operation 62 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i21 %rhs"   --->   Operation 63 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.55ns)   --->   "%ret_V = add i33 %sext_ln813_2, i33 %sext_ln813_1"   --->   Operation 64 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V, i32 32"   --->   Operation 65 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.55ns)   --->   "%p_Val2_9 = add i32 %sext_ln813, i32 %lhs_V_load"   --->   Operation 66 'add' 'p_Val2_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_9, i32 31"   --->   Operation 67 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node acum_V)   --->   "%xor_ln895 = xor i1 %p_Result_20, i1 1"   --->   Operation 68 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node acum_V)   --->   "%overflow = and i1 %p_Result_21, i1 %xor_ln895"   --->   Operation 69 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node acum_V)   --->   "%xor_ln302 = xor i1 %p_Result_20, i1 %p_Result_21"   --->   Operation 70 'xor' 'xor_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node acum_V)   --->   "%select_ln346 = select i1 %overflow, i32 2147483647, i32 2147483648"   --->   Operation 71 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%acum_V = select i1 %xor_ln302, i32 %select_ln346, i32 %p_Val2_9"   --->   Operation 72 'select' 'acum_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln49 = store i32 %acum_V, i32 %lhs_V" [FIR_v2_opt/src/FIR.cpp:49]   --->   Operation 73 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body15" [FIR_v2_opt/src/FIR.cpp:49]   --->   Operation 74 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('k') [20]  (0 ns)
	'load' operation ('k') on local variable 'k' [41]  (0 ns)
	'add' operation ('add_ln49', FIR_v2_opt/src/FIR.cpp:49) [44]  (1.78 ns)
	'store' operation ('store_ln49', FIR_v2_opt/src/FIR.cpp:49) of variable 'add_ln49', FIR_v2_opt/src/FIR.cpp:49 on local variable 'k' [80]  (1.59 ns)

 <State 2>: 4.47ns
The critical path consists of the following:
	'load' operation ('p_ZL9FIR_coefs_0_load') on array 'p_ZL9FIR_coefs_0' [55]  (2.32 ns)
	'mul' operation of DSP[57] ('r.V') [57]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('r.V') [57]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('r.V') [57]  (2.15 ns)

 <State 5>: 4.41ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('r.V') [57]  (0 ns)
	'icmp' operation ('r') [63]  (2.21 ns)
	'or' operation ('or_ln374') [64]  (0 ns)
	'and' operation ('qb') [65]  (0 ns)
	'add' operation ('rhs') [67]  (2.2 ns)

 <State 6>: 5.12ns
The critical path consists of the following:
	'load' operation ('lhs_V_load') on local variable 'lhs.V' [47]  (0 ns)
	'add' operation ('__Val2__') [73]  (2.55 ns)
	'select' operation ('acum.V') [79]  (0.978 ns)
	'store' operation ('store_ln49', FIR_v2_opt/src/FIR.cpp:49) of variable 'acum.V' on local variable 'lhs.V' [81]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
