Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 1037b4cf2b634a8c812530e0a65b902f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Manchester_rx_uart_top_tb_behav xil_defaultlib.Manchester_rx_uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram_dp__sim_par(RAM_DEPTH=8,ADDR...
Compiling module xil_defaultlib.manchester_rx_m
Compiling module xil_defaultlib.manchester_rx_top
Compiling module xil_defaultlib.uart_txm_ex(BITCOUNTMAX=8,SAMPLE...
Compiling module xil_defaultlib.uart_tx_wrapper(BITCOUNTMAX=8,SA...
Compiling module xil_defaultlib.Manchester_rx_uart_top
Compiling module xil_defaultlib.Manchester_rx_uart_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Manchester_rx_uart_top_tb_behav
