// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s_HH_
#define _add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s : public sc_module {
    // Port declarations 46
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > data1_V_data_0_V_dout;
    sc_in< sc_logic > data1_V_data_0_V_empty_n;
    sc_out< sc_logic > data1_V_data_0_V_read;
    sc_in< sc_lv<8> > data1_V_data_1_V_dout;
    sc_in< sc_logic > data1_V_data_1_V_empty_n;
    sc_out< sc_logic > data1_V_data_1_V_read;
    sc_in< sc_lv<8> > data1_V_data_2_V_dout;
    sc_in< sc_logic > data1_V_data_2_V_empty_n;
    sc_out< sc_logic > data1_V_data_2_V_read;
    sc_in< sc_lv<8> > data1_V_data_3_V_dout;
    sc_in< sc_logic > data1_V_data_3_V_empty_n;
    sc_out< sc_logic > data1_V_data_3_V_read;
    sc_in< sc_lv<8> > data2_V_data_0_V_dout;
    sc_in< sc_logic > data2_V_data_0_V_empty_n;
    sc_out< sc_logic > data2_V_data_0_V_read;
    sc_in< sc_lv<8> > data2_V_data_1_V_dout;
    sc_in< sc_logic > data2_V_data_1_V_empty_n;
    sc_out< sc_logic > data2_V_data_1_V_read;
    sc_in< sc_lv<8> > data2_V_data_2_V_dout;
    sc_in< sc_logic > data2_V_data_2_V_empty_n;
    sc_out< sc_logic > data2_V_data_2_V_read;
    sc_in< sc_lv<8> > data2_V_data_3_V_dout;
    sc_in< sc_logic > data2_V_data_3_V_empty_n;
    sc_out< sc_logic > data2_V_data_3_V_read;
    sc_out< sc_lv<8> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<8> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<8> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<8> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;


    // Module declarations
    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s(sc_module_name name);
    SC_HAS_PROCESS(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s);

    ~add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data1_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln15_reg_677;
    sc_signal< sc_logic > data1_V_data_1_V_blk_n;
    sc_signal< sc_logic > data1_V_data_2_V_blk_n;
    sc_signal< sc_logic > data1_V_data_3_V_blk_n;
    sc_signal< sc_logic > data2_V_data_0_V_blk_n;
    sc_signal< sc_logic > data2_V_data_1_V_blk_n;
    sc_signal< sc_logic > data2_V_data_2_V_blk_n;
    sc_signal< sc_logic > data2_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln15_reg_677_pp0_iter1_reg;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_lv<10> > i_0_reg_262;
    sc_signal< sc_lv<1> > icmp_ln15_fu_273_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op24;
    sc_signal< sc_logic > io_acc_block_signal_op29;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op93;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > i_fu_279_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_data_0_V_45_fu_399_p3;
    sc_signal< sc_lv<8> > tmp_data_0_V_45_reg_686;
    sc_signal< sc_lv<8> > tmp_data_1_V_41_fu_489_p3;
    sc_signal< sc_lv<8> > tmp_data_1_V_41_reg_691;
    sc_signal< sc_lv<8> > tmp_data_2_V_41_fu_579_p3;
    sc_signal< sc_lv<8> > tmp_data_2_V_41_reg_696;
    sc_signal< sc_lv<8> > tmp_data_3_V_41_fu_669_p3;
    sc_signal< sc_lv<8> > tmp_data_3_V_41_reg_701;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > sext_ln703_fu_317_p0;
    sc_signal< sc_lv<8> > sext_ln703_2491_fu_321_p0;
    sc_signal< sc_lv<9> > sext_ln703_2491_fu_321_p1;
    sc_signal< sc_lv<9> > sext_ln703_fu_317_p1;
    sc_signal< sc_lv<9> > add_ln1192_fu_325_p2;
    sc_signal< sc_lv<8> > add_ln703_fu_339_p0;
    sc_signal< sc_lv<8> > add_ln703_fu_339_p1;
    sc_signal< sc_lv<8> > add_ln703_fu_339_p2;
    sc_signal< sc_lv<1> > tmp_4536_fu_345_p3;
    sc_signal< sc_lv<1> > tmp_4535_fu_331_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_353_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_371_p2;
    sc_signal< sc_lv<1> > xor_ln340_1844_fu_365_p2;
    sc_signal< sc_lv<1> > and_ln786_fu_359_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_377_p2;
    sc_signal< sc_lv<8> > select_ln340_fu_383_p3;
    sc_signal< sc_lv<8> > select_ln388_fu_391_p3;
    sc_signal< sc_lv<8> > sext_ln703_2492_fu_407_p0;
    sc_signal< sc_lv<8> > sext_ln703_2493_fu_411_p0;
    sc_signal< sc_lv<9> > sext_ln703_2493_fu_411_p1;
    sc_signal< sc_lv<9> > sext_ln703_2492_fu_407_p1;
    sc_signal< sc_lv<9> > add_ln1192_1394_fu_415_p2;
    sc_signal< sc_lv<8> > add_ln703_1300_fu_429_p0;
    sc_signal< sc_lv<8> > add_ln703_1300_fu_429_p1;
    sc_signal< sc_lv<8> > add_ln703_1300_fu_429_p2;
    sc_signal< sc_lv<1> > tmp_4538_fu_435_p3;
    sc_signal< sc_lv<1> > tmp_4537_fu_421_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_443_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_461_p2;
    sc_signal< sc_lv<1> > xor_ln340_1845_fu_455_p2;
    sc_signal< sc_lv<1> > and_ln786_1322_fu_449_p2;
    sc_signal< sc_lv<1> > or_ln340_1341_fu_467_p2;
    sc_signal< sc_lv<8> > select_ln340_1_fu_473_p3;
    sc_signal< sc_lv<8> > select_ln388_1_fu_481_p3;
    sc_signal< sc_lv<8> > sext_ln703_2494_fu_497_p0;
    sc_signal< sc_lv<8> > sext_ln703_2495_fu_501_p0;
    sc_signal< sc_lv<9> > sext_ln703_2494_fu_497_p1;
    sc_signal< sc_lv<9> > sext_ln703_2495_fu_501_p1;
    sc_signal< sc_lv<9> > add_ln1192_1395_fu_505_p2;
    sc_signal< sc_lv<8> > add_ln703_1301_fu_519_p0;
    sc_signal< sc_lv<8> > add_ln703_1301_fu_519_p1;
    sc_signal< sc_lv<8> > add_ln703_1301_fu_519_p2;
    sc_signal< sc_lv<1> > tmp_4540_fu_525_p3;
    sc_signal< sc_lv<1> > tmp_4539_fu_511_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_533_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_551_p2;
    sc_signal< sc_lv<1> > xor_ln340_1846_fu_545_p2;
    sc_signal< sc_lv<1> > and_ln786_1323_fu_539_p2;
    sc_signal< sc_lv<1> > or_ln340_1342_fu_557_p2;
    sc_signal< sc_lv<8> > select_ln340_2_fu_563_p3;
    sc_signal< sc_lv<8> > select_ln388_2_fu_571_p3;
    sc_signal< sc_lv<8> > sext_ln703_2496_fu_587_p0;
    sc_signal< sc_lv<8> > sext_ln703_2497_fu_591_p0;
    sc_signal< sc_lv<9> > sext_ln703_2496_fu_587_p1;
    sc_signal< sc_lv<9> > sext_ln703_2497_fu_591_p1;
    sc_signal< sc_lv<9> > add_ln1192_1396_fu_595_p2;
    sc_signal< sc_lv<8> > add_ln703_1302_fu_609_p0;
    sc_signal< sc_lv<8> > add_ln703_1302_fu_609_p1;
    sc_signal< sc_lv<8> > add_ln703_1302_fu_609_p2;
    sc_signal< sc_lv<1> > tmp_4542_fu_615_p3;
    sc_signal< sc_lv<1> > tmp_4541_fu_601_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_623_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_641_p2;
    sc_signal< sc_lv<1> > xor_ln340_1847_fu_635_p2;
    sc_signal< sc_lv<1> > and_ln786_1324_fu_629_p2;
    sc_signal< sc_lv<1> > or_ln340_1343_fu_647_p2;
    sc_signal< sc_lv<8> > select_ln340_3_fu_653_p3;
    sc_signal< sc_lv<8> > select_ln388_3_fu_661_p3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<10> ap_const_lv10_300;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_1394_fu_415_p2();
    void thread_add_ln1192_1395_fu_505_p2();
    void thread_add_ln1192_1396_fu_595_p2();
    void thread_add_ln1192_fu_325_p2();
    void thread_add_ln703_1300_fu_429_p0();
    void thread_add_ln703_1300_fu_429_p1();
    void thread_add_ln703_1300_fu_429_p2();
    void thread_add_ln703_1301_fu_519_p0();
    void thread_add_ln703_1301_fu_519_p1();
    void thread_add_ln703_1301_fu_519_p2();
    void thread_add_ln703_1302_fu_609_p0();
    void thread_add_ln703_1302_fu_609_p1();
    void thread_add_ln703_1302_fu_609_p2();
    void thread_add_ln703_fu_339_p0();
    void thread_add_ln703_fu_339_p1();
    void thread_add_ln703_fu_339_p2();
    void thread_and_ln786_1322_fu_449_p2();
    void thread_and_ln786_1323_fu_539_p2();
    void thread_and_ln786_1324_fu_629_p2();
    void thread_and_ln786_fu_359_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data1_V_data_0_V_blk_n();
    void thread_data1_V_data_0_V_read();
    void thread_data1_V_data_1_V_blk_n();
    void thread_data1_V_data_1_V_read();
    void thread_data1_V_data_2_V_blk_n();
    void thread_data1_V_data_2_V_read();
    void thread_data1_V_data_3_V_blk_n();
    void thread_data1_V_data_3_V_read();
    void thread_data2_V_data_0_V_blk_n();
    void thread_data2_V_data_0_V_read();
    void thread_data2_V_data_1_V_blk_n();
    void thread_data2_V_data_1_V_read();
    void thread_data2_V_data_2_V_blk_n();
    void thread_data2_V_data_2_V_read();
    void thread_data2_V_data_3_V_blk_n();
    void thread_data2_V_data_3_V_read();
    void thread_i_fu_279_p2();
    void thread_icmp_ln15_fu_273_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op24();
    void thread_io_acc_block_signal_op29();
    void thread_io_acc_block_signal_op93();
    void thread_or_ln340_1341_fu_467_p2();
    void thread_or_ln340_1342_fu_557_p2();
    void thread_or_ln340_1343_fu_647_p2();
    void thread_or_ln340_fu_377_p2();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_select_ln340_1_fu_473_p3();
    void thread_select_ln340_2_fu_563_p3();
    void thread_select_ln340_3_fu_653_p3();
    void thread_select_ln340_fu_383_p3();
    void thread_select_ln388_1_fu_481_p3();
    void thread_select_ln388_2_fu_571_p3();
    void thread_select_ln388_3_fu_661_p3();
    void thread_select_ln388_fu_391_p3();
    void thread_sext_ln703_2491_fu_321_p0();
    void thread_sext_ln703_2491_fu_321_p1();
    void thread_sext_ln703_2492_fu_407_p0();
    void thread_sext_ln703_2492_fu_407_p1();
    void thread_sext_ln703_2493_fu_411_p0();
    void thread_sext_ln703_2493_fu_411_p1();
    void thread_sext_ln703_2494_fu_497_p0();
    void thread_sext_ln703_2494_fu_497_p1();
    void thread_sext_ln703_2495_fu_501_p0();
    void thread_sext_ln703_2495_fu_501_p1();
    void thread_sext_ln703_2496_fu_587_p0();
    void thread_sext_ln703_2496_fu_587_p1();
    void thread_sext_ln703_2497_fu_591_p0();
    void thread_sext_ln703_2497_fu_591_p1();
    void thread_sext_ln703_fu_317_p0();
    void thread_sext_ln703_fu_317_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_4535_fu_331_p3();
    void thread_tmp_4536_fu_345_p3();
    void thread_tmp_4537_fu_421_p3();
    void thread_tmp_4538_fu_435_p3();
    void thread_tmp_4539_fu_511_p3();
    void thread_tmp_4540_fu_525_p3();
    void thread_tmp_4541_fu_601_p3();
    void thread_tmp_4542_fu_615_p3();
    void thread_tmp_data_0_V_45_fu_399_p3();
    void thread_tmp_data_1_V_41_fu_489_p3();
    void thread_tmp_data_2_V_41_fu_579_p3();
    void thread_tmp_data_3_V_41_fu_669_p3();
    void thread_xor_ln340_1844_fu_365_p2();
    void thread_xor_ln340_1845_fu_455_p2();
    void thread_xor_ln340_1846_fu_545_p2();
    void thread_xor_ln340_1847_fu_635_p2();
    void thread_xor_ln340_1_fu_461_p2();
    void thread_xor_ln340_2_fu_551_p2();
    void thread_xor_ln340_3_fu_641_p2();
    void thread_xor_ln340_fu_371_p2();
    void thread_xor_ln786_1_fu_443_p2();
    void thread_xor_ln786_2_fu_533_p2();
    void thread_xor_ln786_3_fu_623_p2();
    void thread_xor_ln786_fu_353_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
