###File created by Lattice CPE. Do not modify.###
set_hierarchy_separator /
#set NUM_DQ_PER_GROUP [expr {NUM_DQS_GROUP * 8}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15D_II} [get_ports dqs0_io]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs0_io[0]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs0_io[1]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs0_io[2]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs0_io[3]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs0_io[4]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs0_io[5]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs0_io[6]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs0_io[7]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15D_II} [get_ports dqs1_io]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs1_io[0]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs1_io[1]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs1_io[2]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs1_io[3]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs1_io[4]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs1_io[5]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs1_io[6]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {dq_dqs1_io[7]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_cke_o[0]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_csn_o[0]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15D_II} [get_ports {DDR_MEM_1_ck_o[0]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports DDR_MEM_1_rasn_o]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports DDR_MEM_1_casn_o]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports DDR_MEM_1_wen_o]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_odt_o[0]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[0]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[1]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[2]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[3]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[4]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[5]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[6]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[7]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[8]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[9]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[10]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[11]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[12]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_addr_o[13]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_ba_o[0]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_ba_o[1]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {IO_TYPE=SSTL15_II} [get_ports {DDR_MEM_1_ba_o[2]}]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/constraints/DDR_MEM_1.ldc
ldc_set_port -iobuf {PULLMODE=UP} [get_ports scl_io]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/constraints/I2C_DPHY_2.ldc
ldc_set_port -iobuf {PULLMODE=UP} [get_ports sda_io]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/constraints/I2C_DPHY_2.ldc
ldc_set_port -iobuf {PULLMODE=UP} [get_ports scl_io]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/constraints/I2C_DPHY_2.ldc
ldc_set_port -iobuf {PULLMODE=UP} [get_ports sda_io]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/constraints/I2C_DPHY_2.ldc
#if {$INT_TYPE == "TX" &  $DPHY_IP == "LATTICE" & $PLL_MODE == "INTERNAL"} {
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/constraints/MIPI_DPHY_2.ldc
#    create_generated_clock -name {pll_clkop_w} -source  [get_pins {lscc_mipi_dphy_inst/TRANSMITTER.lscc_mipi_wrapper_tx/LATTICE_SOFT_IP.u_lscc_mipi_dphy_soft_tx/INTERNAL_PLL.u_pll/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by $CLKOP_FREQ_VAL -divide_by $SYNC_CLOCK_FREQ  [get_pins {lscc_mipi_dphy_inst/TRANSMITTER.lscc_mipi_wrapper_tx/LATTICE_SOFT_IP.u_lscc_mipi_dphy_soft_tx/INTERNAL_PLL.u_pll/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/constraints/MIPI_DPHY_2.ldc
#    set_false_path -from [get_clocks sync_clk_i] -to [get_clocks pll_clkop_w]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/constraints/MIPI_DPHY_2.ldc
#}
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/constraints/MIPI_DPHY_2.ldc
#if {$INT_TYPE == "TX" &  $DPHY_IP == "LATTICE" & $PLL_MODE == "INTERNAL"} {
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/constraints/MIPI_DPHY_2.ldc
#    create_generated_clock -name {pll_clkop_w} -source  [get_pins {lscc_mipi_dphy_inst/TRANSMITTER.lscc_mipi_wrapper_tx/LATTICE_SOFT_IP.u_lscc_mipi_dphy_soft_tx/INTERNAL_PLL.u_pll/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by $CLKOP_FREQ_VAL -divide_by $SYNC_CLOCK_FREQ  [get_pins {lscc_mipi_dphy_inst/TRANSMITTER.lscc_mipi_wrapper_tx/LATTICE_SOFT_IP.u_lscc_mipi_dphy_soft_tx/INTERNAL_PLL.u_pll/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/constraints/MIPI_DPHY_2.ldc
#    set_false_path -from [get_clocks sync_clk_i] -to [get_clocks pll_clkop_w]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/constraints/MIPI_DPHY_2.ldc
#}
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/constraints/MIPI_DPHY_2.ldc
# IO_TYPE constraint - Refclk
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/constraints/PLL_1.ldc
ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports PLL_1_clki_i]
##Original File: /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/constraints/PLL_1.ldc
