
---------- Begin Simulation Statistics ----------
final_tick                                16342105000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119681                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866304                       # Number of bytes of host memory used
host_op_rate                                   149311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    83.56                       # Real time elapsed on the host
host_tick_rate                              195583948                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      12475747                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016342                       # Number of seconds simulated
sim_ticks                                 16342105000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.689972                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  739569                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               741869                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3360                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1283041                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             163794                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          164454                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              660                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1976382                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  283537                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          371                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2003745                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1928428                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2599                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1967617                       # Number of branches committed
system.cpu.commit.bw_lim_events                245578                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           92788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           28020                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10054801                       # Number of instructions committed
system.cpu.commit.committedOps               12530548                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     29200060                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.429127                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.208809                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     23687450     81.12%     81.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2782316      9.53%     90.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1210630      4.15%     94.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       551780      1.89%     96.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       203972      0.70%     97.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       329467      1.13%     98.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        78284      0.27%     98.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       110583      0.38%     99.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       245578      0.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     29200060                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               282682                       # Number of function calls committed.
system.cpu.commit.int_insts                  11829874                       # Number of committed integer instructions.
system.cpu.commit.loads                       2457360                       # Number of loads committed
system.cpu.commit.membars                       92725                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          199      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7602164     60.67%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           46394      0.37%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             473      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             999      0.01%     61.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             796      0.01%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            576      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2457360     19.61%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2421580     19.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12530548                       # Class of committed instruction
system.cpu.commit.refs                        4878940                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     26238                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      12475747                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.268421                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.268421                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2407064                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   765                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               739634                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12564978                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 24502853                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2222285                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2794                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2079                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 70260                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1976382                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1636559                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2390591                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3048                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          155                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10095012                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    7110                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.060469                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           26810943                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1186900                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.308865                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           29205256                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.430581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.615247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 26862860     91.98%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   185258      0.63%     92.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   214428      0.73%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   273395      0.94%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   231019      0.79%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   183410      0.63%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   301705      1.03%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   135881      0.47%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   817300      2.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             29205256                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         3478955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2836                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1971105                       # Number of branches executed
system.cpu.iew.exec_nop                         54880                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.383777                       # Inst execution rate
system.cpu.iew.exec_refs                      4931655                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2423527                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3086                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2461996                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              92816                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               262                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2424891                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12558647                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2508128                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2387                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12543460                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6922                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2794                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  6923                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1550                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            94922                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        46406                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4636                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3311                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            109                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2305                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            531                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8179147                       # num instructions consuming a value
system.cpu.iew.wb_count                      12493018                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580920                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4751432                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.382234                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12494955                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15617734                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9172119                       # number of integer regfile writes
system.cpu.ipc                               0.305958                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.305958                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               211      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7563705     60.29%     60.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                46398      0.37%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  502      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1069      0.01%     60.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  838      0.01%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 589      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2508644     20.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2423877     19.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12545847                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      188885                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015056                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   49301     26.10%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     34      0.02%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     12      0.01%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     26.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  67380     35.67%     61.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 72158     38.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12707636                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           54432042                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12466440                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12503874                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12410951                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12545847                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               92816                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           28019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               210                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             28                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        17873                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      29205256                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.429575                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.170119                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            23857839     81.69%     81.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2650035      9.07%     90.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              689003      2.36%     93.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              836890      2.87%     95.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              475640      1.63%     97.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              291767      1.00%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              238297      0.82%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              110321      0.38%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               55464      0.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        29205256                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.383850                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  26885                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              54003                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        26578                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             28020                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             79578                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           144859                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2461996                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2424891                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9532964                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 370905                       # number of misc regfile writes
system.cpu.numCycles                         32684211                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.rename.BlockCycles                    7622                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11280748                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     43                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 24551167                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    34                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17862560                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12561933                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11313074                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2244173                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  24044                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2794                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                211065                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    32323                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         15583143                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2188435                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts             140100                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    711150                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          92808                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups            1                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups            18163                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     41511347                       # The number of ROB reads
system.cpu.rob.rob_writes                    25122398                       # The number of ROB writes
system.cpu.timesIdled                          850544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    17429                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   14384                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    62                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5387                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1148620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2298279                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1835                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1739                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1739                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1835                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1813                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         8961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       228736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  228736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5387                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5387    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5387                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6393500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19293500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1146014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1143817                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1143                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1143834                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2181                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1813                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1813                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3431482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3447937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    146409472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       490880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              146900352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1149661                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000003                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001865                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1149657    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1149661                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2296614500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6930490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1715749999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            10.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1142696                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1574                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1144270                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1142696                       # number of overall hits
system.l2.overall_hits::.cpu.data                1574                       # number of overall hits
system.l2.overall_hits::total                 1144270                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1136                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2438                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3574                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1136                       # number of overall misses
system.l2.overall_misses::.cpu.data              2438                       # number of overall misses
system.l2.overall_misses::total                  3574                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     88568500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    212946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        301515000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88568500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    212946500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       301515000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1143832                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1147844                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1143832                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1147844                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000993                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.607677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003114                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000993                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.607677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003114                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77965.228873                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87344.749795                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84363.458310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77965.228873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87344.749795                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84363.458310                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3574                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3574                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     77208500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    188566500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    265775000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     77208500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    188566500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    265775000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.607677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003114                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.607677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003114                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67965.228873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77344.749795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74363.458310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67965.228873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77344.749795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74363.458310                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3658                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3658                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3658                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3658                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1143813                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1143813                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1143813                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1143813                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                92                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    92                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1739                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1739                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    152306500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     152306500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.949754                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949754                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87582.806210                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87582.806210                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1739                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1739                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    134916500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    134916500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.949754                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949754                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77582.806210                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77582.806210                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1142696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1142696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88568500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88568500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1143832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1143832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77965.228873                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77965.228873                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1136                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1136                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77208500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77208500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67965.228873                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67965.228873                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          699                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             699                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     60640000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     60640000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2181                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2181                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.320495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.320495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86752.503577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86752.503577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          699                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          699                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     53650000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     53650000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.320495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.320495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76752.503577                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76752.503577                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         1813                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1813                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1813                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1813                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1813                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1813                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     34801500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     34801500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19195.532267                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19195.532267                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4223.967385                       # Cycle average of tags in use
system.l2.tags.total_refs                     2296460                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5387                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    426.296640                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1531.150307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1128.842350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1563.974727                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.034450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.047729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.128905                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4068                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.164398                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18391571                       # Number of tag accesses
system.l2.tags.data_accesses                 18391571                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          72704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         156032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             228736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        72704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         72704                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3574                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4448876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9547852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13996728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4448876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4448876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4448876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9547852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13996728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000675500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11292                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     51560750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               118573250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14426.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33176.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1375                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    104.036397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.380950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.627546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1886     85.81%     85.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          154      7.01%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           52      2.37%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      1.41%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           22      1.00%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      0.64%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      0.64%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.18%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21      0.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2198                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 228736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  228736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        14.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16337271500                       # Total gap between requests
system.mem_ctrls.avgGap                    4571144.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        72704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       156032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 4448876.078081740998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9547852.005601482466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2438                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30453500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     88119750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26807.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36144.28                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    38.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9196320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4887960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13594560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1289514720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2313914430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4326808800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7957916790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.957879                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11222737000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    545480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4573888000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6504540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3453450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            11923800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1289514720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1590574740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4935936960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7837908210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.614359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12814989250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    545480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2981635750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       491905                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           491905                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       491905                       # number of overall hits
system.cpu.icache.overall_hits::total          491905                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1144654                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1144654                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1144654                       # number of overall misses
system.cpu.icache.overall_misses::total       1144654                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15540388495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15540388495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15540388495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15540388495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1636559                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1636559                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1636559                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1636559                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.699427                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.699427                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.699427                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.699427                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13576.494290                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13576.494290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13576.494290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13576.494290                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1626                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.520000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1143817                       # number of writebacks
system.cpu.icache.writebacks::total           1143817                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          820                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          820                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          820                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          820                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1143834                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1143834                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1143834                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1143834                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14377729996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14377729996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14377729996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14377729996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.698926                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.698926                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.698926                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.698926                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12569.769736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12569.769736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12569.769736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12569.769736                       # average overall mshr miss latency
system.cpu.icache.replacements                1143817                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       491905                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          491905                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1144654                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1144654                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15540388495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15540388495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1636559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1636559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.699427                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.699427                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13576.494290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13576.494290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          820                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          820                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1143834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1143834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14377729996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14377729996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.698926                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.698926                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12569.769736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12569.769736                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1635738                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1143833                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.430050                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4416951                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4416951                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4549041                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4549041                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4597833                       # number of overall hits
system.cpu.dcache.overall_hits::total         4597833                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6672                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7261                       # number of overall misses
system.cpu.dcache.overall_misses::total          7261                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    373557981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    373557981                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    373557981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    373557981                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4555713                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4555713                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4605094                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4605094                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001465                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001465                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001577                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001577                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55988.906025                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55988.906025                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51447.180967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51447.180967                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31761                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1836                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.299020                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3658                       # number of writebacks
system.cpu.dcache.writebacks::total              3658                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1433                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1433                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1433                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1433                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5827                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5827                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    276000028                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    276000028                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    292745028                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    292745028                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001150                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001150                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001265                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001265                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52681.814850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52681.814850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50239.407585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50239.407585                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4801                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2224894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2224894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     84420000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     84420000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2226840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2226840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43381.294964                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43381.294964                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          353                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          353                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     62760500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     62760500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39397.677338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39397.677338                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2324147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2324147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    230384911                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    230384911                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2327067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2327067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78898.942123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78898.942123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1080                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1080                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    156292458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    156292458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84941.553261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84941.553261                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        48792                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         48792                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          589                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          589                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        49381                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        49381                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011928                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011928                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          588                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          588                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     16745000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     16745000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28477.891156                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28477.891156                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     58753070                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     58753070                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32532.153931                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32532.153931                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     56947070                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     56947070                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31532.153931                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31532.153931                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        92736                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        92736                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        12000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        92737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        92737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        12000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        92725                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        92725                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        92725                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        92725                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1017.367425                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4789121                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5825                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            822.166695                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1017.367425                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          779                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9586937                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9586937                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16342105000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  16342105000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
