Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 10 16:40:59 2024
| Host         : DESKTOP-PDOT4RD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ICOBS_light_TOP_timing_summary_routed.rpt -pb ICOBS_light_TOP_timing_summary_routed.pb -rpx ICOBS_light_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ICOBS_light_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-20  Warning           Non-clocked latch                                   1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3690)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7664)
5. checking no_input_delay (38)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (3690)
---------------------------
 There are 1298 register/latch pins with no clock driven by root clock pin: MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MCU/periphs/U_MY_PERIPH/U_SEG_CTRL/dut2/count_reg[17]/Q (HIGH)

 There are 2390 register/latch pins with no clock driven by root clock pin: clock_div/count_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7664)
---------------------------------------------------
 There are 7664 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.544        0.000                      0                  139        0.199        0.000                      0                  139        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                               ------------       ----------      --------------
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk  {0.000 10.000}     20.000          50.000          
  clk100_VGA_Clock_Multi                            {0.000 5.000}      10.000          100.000         
  clk25_VGA_Clock_Multi                             {0.000 20.000}     40.000          25.000          
  clkfbout_VGA_Clock_Multi                          {0.000 10.000}     20.000          50.000          
sys_clk_pin                                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk                                                                                                                                                    7.000        0.000                       0                     1  
  clk100_VGA_Clock_Multi                                  7.017        0.000                      0                    7        0.199        0.000                      0                    7        4.500        0.000                       0                    22  
  clk25_VGA_Clock_Multi                                  34.882        0.000                      0                   40        0.236        0.000                      0                   40       19.500        0.000                       0                    22  
  clkfbout_VGA_Clock_Multi                                                                                                                                                                           17.845        0.000                       0                     3  
sys_clk_pin                                               7.012        0.000                      0                    1        0.974        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_VGA_Clock_Multi   clk100_VGA_Clock_Multi        0.544        0.000                      0                   91        0.723        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk100_VGA_Clock_Multi                              
(none)                    clk25_VGA_Clock_Multi                               
(none)                    clkfbout_VGA_Clock_Multi                            
(none)                                              clk100_VGA_Clock_Multi    
(none)                                              clk25_VGA_Clock_Multi     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  To Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack        7.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.608ns (25.935%)  route 1.736ns (74.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555     1.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.456     2.011 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.857     2.868    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X9Y60          LUT1 (Prop_lut1_I0_O)        0.152     3.020 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.880     3.899    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X0Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.092    11.566    
                         clock uncertainty           -0.088    11.478    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    10.916    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.580ns (26.888%)  route 1.577ns (73.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.543     1.543    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y78          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     1.999 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.507     2.506    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X9Y78          LUT1 (Prop_lut1_I0_O)        0.124     2.630 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.070     3.700    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.092    11.566    
                         clock uncertainty           -0.088    11.478    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.118    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.580ns (30.349%)  route 1.331ns (69.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555     1.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.456     2.011 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.857     2.868    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     2.992 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.474     3.466    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.471    11.471    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.092    11.563    
                         clock uncertainty           -0.088    11.475    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.115    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             8.153ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.456ns (32.741%)  route 0.937ns (67.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.543     1.543    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y78          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     1.999 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.937     2.936    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    11.537    
                         clock uncertainty           -0.088    11.449    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -2.936    
  -------------------------------------------------------------------
                         slack                                  8.153    

Slack (MET) :             8.254ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.410%)  route 1.149ns (71.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.543     1.543    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y78          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     1.999 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           1.149     3.148    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X8Y78          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.428    11.428    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y78          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.093    11.521    
                         clock uncertainty           -0.088    11.433    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)       -0.031    11.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                  8.254    

Slack (MET) :             8.984ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.456ns (53.859%)  route 0.391ns (46.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555     1.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.456     2.011 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.391     2.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    11.438    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.117    11.555    
                         clock uncertainty           -0.088    11.467    
    SLICE_X9Y60          FDRE (Setup_fdre_C_D)       -0.081    11.386    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                  8.984    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.456ns (53.859%)  route 0.391ns (46.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555     1.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.456     2.011 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.391     2.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    11.438    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.117    11.555    
                         clock uncertainty           -0.088    11.467    
    SLICE_X9Y60          FDRE (Setup_fdre_C_D)       -0.067    11.400    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                  8.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128     0.830    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.831     0.831    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X9Y60          FDRE (Hold_fdre_C_D)         0.070     0.632    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.128     0.830    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.831     0.831    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X9Y60          FDRE (Hold_fdre_C_D)         0.066     0.628    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.142%)  route 0.431ns (69.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.228     0.930    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X9Y60          LUT2 (Prop_lut2_I1_O)        0.045     0.975 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.203     1.179    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.686    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.141ns (20.743%)  route 0.539ns (79.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y78          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.539     1.233    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.627    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.696    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.798%)  route 0.609ns (81.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y78          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.609     1.304    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X8Y78          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y78          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.255     0.567    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.059     0.626    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.084%)  route 0.740ns (79.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y78          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     0.695 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.170     0.865    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X9Y78          LUT1 (Prop_lut1_I0_O)        0.045     0.910 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.570     1.480    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.620    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.689    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.185ns (19.184%)  route 0.779ns (80.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.291     0.993    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X9Y60          LUT1 (Prop_lut1_I0_O)        0.044     1.037 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.489     1.526    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X0Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.875     0.875    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.621    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.007     0.628    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.898    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_VGA_Clock_Multi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y78      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y78      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y78      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y78      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk25_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack       34.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.882ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.249ns (27.940%)  route 3.221ns (72.060%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.552     1.552    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/Q
                         net (fo=24, routed)          1.573     3.603    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[1]
    SLICE_X29Y62         LUT5 (Prop_lut5_I1_O)        0.321     3.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.462     4.386    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.326     4.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.448     5.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.284 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.739     6.022    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.434    41.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                         clock pessimism              0.118    41.552    
                         clock uncertainty           -0.123    41.429    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    40.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]
  -------------------------------------------------------------------
                         required time                         40.905    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 34.882    

Slack (MET) :             34.882ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.249ns (27.940%)  route 3.221ns (72.060%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.552     1.552    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/Q
                         net (fo=24, routed)          1.573     3.603    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[1]
    SLICE_X29Y62         LUT5 (Prop_lut5_I1_O)        0.321     3.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.462     4.386    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.326     4.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.448     5.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.284 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.739     6.022    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.434    41.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                         clock pessimism              0.118    41.552    
                         clock uncertainty           -0.123    41.429    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    40.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]
  -------------------------------------------------------------------
                         required time                         40.905    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 34.882    

Slack (MET) :             34.882ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.249ns (27.940%)  route 3.221ns (72.060%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.552     1.552    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/Q
                         net (fo=24, routed)          1.573     3.603    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[1]
    SLICE_X29Y62         LUT5 (Prop_lut5_I1_O)        0.321     3.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.462     4.386    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.326     4.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.448     5.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.284 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.739     6.022    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.434    41.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                         clock pessimism              0.118    41.552    
                         clock uncertainty           -0.123    41.429    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    40.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         40.905    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 34.882    

Slack (MET) :             34.882ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.249ns (27.940%)  route 3.221ns (72.060%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.552     1.552    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/Q
                         net (fo=24, routed)          1.573     3.603    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[1]
    SLICE_X29Y62         LUT5 (Prop_lut5_I1_O)        0.321     3.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.462     4.386    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.326     4.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.448     5.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.284 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.739     6.022    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.434    41.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                         clock pessimism              0.118    41.552    
                         clock uncertainty           -0.123    41.429    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    40.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         40.905    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 34.882    

Slack (MET) :             34.882ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.249ns (27.940%)  route 3.221ns (72.060%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.552     1.552    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/Q
                         net (fo=24, routed)          1.573     3.603    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[1]
    SLICE_X29Y62         LUT5 (Prop_lut5_I1_O)        0.321     3.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.462     4.386    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.326     4.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.448     5.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.284 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.739     6.022    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.434    41.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                         clock pessimism              0.118    41.552    
                         clock uncertainty           -0.123    41.429    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    40.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         40.905    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 34.882    

Slack (MET) :             35.100ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.125ns (24.857%)  route 3.401ns (75.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 41.428 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.552     1.552    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/Q
                         net (fo=24, routed)          1.573     3.603    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[1]
    SLICE_X29Y62         LUT5 (Prop_lut5_I1_O)        0.321     3.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.462     4.386    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.326     4.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          1.366     6.078    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X15Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.428    41.428    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                         clock pessimism              0.078    41.506    
                         clock uncertainty           -0.123    41.383    
    SLICE_X15Y71         FDRE (Setup_fdre_C_CE)      -0.205    41.178    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                         41.178    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 35.100    

Slack (MET) :             35.121ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.249ns (29.149%)  route 3.036ns (70.851%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.552     1.552    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/Q
                         net (fo=24, routed)          1.573     3.603    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[1]
    SLICE_X29Y62         LUT5 (Prop_lut5_I1_O)        0.321     3.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.462     4.386    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.326     4.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.448     5.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.284 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.553     5.837    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                         clock pessimism              0.078    41.510    
                         clock uncertainty           -0.123    41.387    
    SLICE_X29Y63         FDRE (Setup_fdre_C_R)       -0.429    40.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                 35.121    

Slack (MET) :             35.121ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.249ns (29.149%)  route 3.036ns (70.851%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.552     1.552    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/Q
                         net (fo=24, routed)          1.573     3.603    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[1]
    SLICE_X29Y62         LUT5 (Prop_lut5_I1_O)        0.321     3.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.462     4.386    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.326     4.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.448     5.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.284 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.553     5.837    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
                         clock pessimism              0.078    41.510    
                         clock uncertainty           -0.123    41.387    
    SLICE_X29Y63         FDRE (Setup_fdre_C_R)       -0.429    40.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                 35.121    

Slack (MET) :             35.121ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.249ns (29.149%)  route 3.036ns (70.851%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.552     1.552    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/Q
                         net (fo=24, routed)          1.573     3.603    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[1]
    SLICE_X29Y62         LUT5 (Prop_lut5_I1_O)        0.321     3.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.462     4.386    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.326     4.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.448     5.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.284 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.553     5.837    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                         clock pessimism              0.078    41.510    
                         clock uncertainty           -0.123    41.387    
    SLICE_X29Y63         FDRE (Setup_fdre_C_R)       -0.429    40.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                 35.121    

Slack (MET) :             35.262ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.249ns (30.133%)  route 2.896ns (69.867%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.552     1.552    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.478     2.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/Q
                         net (fo=24, routed)          1.573     3.603    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[1]
    SLICE_X29Y62         LUT5 (Prop_lut5_I1_O)        0.321     3.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.462     4.386    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.326     4.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          0.448     5.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X29Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.284 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.413     5.697    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.433    41.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                         clock pessimism              0.078    41.511    
                         clock uncertainty           -0.123    41.388    
    SLICE_X29Y62         FDRE (Setup_fdre_C_R)       -0.429    40.959    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                 35.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.281%)  route 0.101ns (30.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/Q
                         net (fo=23, routed)          0.101     0.785    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[8]
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.099     0.884 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_2/O
                         net (fo=1, routed)           0.000     0.884    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[9]
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                         clock pessimism             -0.269     0.557    
    SLICE_X29Y63         FDRE (Hold_fdre_C_D)         0.092     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.887%)  route 0.186ns (47.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=25, routed)          0.186     0.910    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.955 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.955    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[5]
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.828    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.121     0.681    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.724%)  route 0.204ns (52.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.204     0.902    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[4]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.045     0.947 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[4]_i_1/O
                         net (fo=1, routed)           0.000     0.947    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[4]
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827     0.827    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X29Y62         FDRE (Hold_fdre_C_D)         0.091     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.207ns (48.031%)  route 0.224ns (51.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.224     0.948    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y65         LUT5 (Prop_lut5_I2_O)        0.043     0.991 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_2/O
                         net (fo=1, routed)           0.000     0.991    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827     0.827    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.131     0.691    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.207ns (46.864%)  route 0.235ns (53.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=25, routed)          0.235     0.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y58         LUT2 (Prop_lut2_I0_O)        0.043     1.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.001    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[1]
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.828    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.131     0.691    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.207ns (46.864%)  route 0.235ns (53.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=25, routed)          0.235     0.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y58         LUT4 (Prop_lut4_I1_O)        0.043     1.001 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[3]_i_1/O
                         net (fo=1, routed)           0.000     1.001    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[3]
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.828    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.131     0.691    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.272%)  route 0.224ns (51.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.224     0.948    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y65         LUT4 (Prop_lut4_I0_O)        0.045     0.993 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.993    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]_i_1_n_0
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827     0.827    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.120     0.680    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.918%)  route 0.219ns (54.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/Q
                         net (fo=23, routed)          0.219     0.920    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[8]
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.965 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.965    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_1_n_0
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827     0.827    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.091     0.651    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.444%)  route 0.233ns (55.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=25, routed)          0.233     0.930    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.975 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.975    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[5]_i_1_n_0
    SLICE_X15Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X15Y71         FDRE (Hold_fdre_C_D)         0.092     0.660    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.104%)  route 0.235ns (52.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=25, routed)          0.235     0.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X30Y58         LUT3 (Prop_lut3_I2_O)        0.045     1.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[2]_i_1/O
                         net (fo=1, routed)           0.000     1.003    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[2]
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.828    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.121     0.681    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_VGA_Clock_Multi
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y62     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y62     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y63     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y62     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y62     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y58     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y62     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y62     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  clkfbout_VGA_Clock_Multi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_Clock_Multi
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.974ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.676ns (22.671%)  route 2.306ns (77.329%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.582     6.124    CLK50M_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.220 f  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.724     7.944    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.068 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     8.068    clock_div/lopt
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000    10.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  7.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.212ns (19.907%)  route 0.853ns (80.093%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.229     1.816    CLK50M_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.842 f  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.624     2.466    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.511 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     2.511    clock_div/lopt
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.974    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXTCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  EXTCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.723ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 5.618ns (66.209%)  route 2.867ns (33.791%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.798     2.866    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y70         LUT2 (Prop_lut2_I1_O)        0.124     2.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_3[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.503 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.620 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.943 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     4.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.733 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[8]
                         net (fo=3, routed)           1.302    10.035    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 5.618ns (66.566%)  route 2.822ns (33.434%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.798     2.866    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y70         LUT2 (Prop_lut2_I1_O)        0.124     2.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_3[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.503 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.620 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.943 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     4.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     8.733 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[1]
                         net (fo=3, routed)           1.257     9.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 5.618ns (66.596%)  route 2.818ns (33.404%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.798     2.866    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y70         LUT2 (Prop_lut2_I1_O)        0.124     2.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_3[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.503 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.620 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.943 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     4.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     8.733 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[7]
                         net (fo=3, routed)           1.253     9.986    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 5.618ns (66.901%)  route 2.779ns (33.099%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.798     2.866    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y70         LUT2 (Prop_lut2_I1_O)        0.124     2.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_3[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.503 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.620 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.943 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     4.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.023     8.733 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[2]
                         net (fo=3, routed)           1.214     9.947    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 5.618ns (66.975%)  route 2.770ns (33.025%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.798     2.866    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y70         LUT2 (Prop_lut2_I1_O)        0.124     2.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_3[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.503 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.620 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.943 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     4.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.023     8.733 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[0]
                         net (fo=3, routed)           1.205     9.938    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 5.618ns (66.992%)  route 2.768ns (33.008%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.798     2.866    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y70         LUT2 (Prop_lut2_I1_O)        0.124     2.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_3[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.503 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.620 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.943 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     4.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      4.023     8.733 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[3]
                         net (fo=3, routed)           1.203     9.936    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.618ns (67.026%)  route 2.764ns (32.974%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.798     2.866    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y70         LUT2 (Prop_lut2_I1_O)        0.124     2.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_3[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.503 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.620 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.943 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     4.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.023     8.733 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[6]
                         net (fo=3, routed)           1.199     9.932    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 5.618ns (67.029%)  route 2.763ns (32.971%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.798     2.866    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y70         LUT2 (Prop_lut2_I1_O)        0.124     2.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_3[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.503 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.620 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.943 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     4.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      4.023     8.733 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[4]
                         net (fo=3, routed)           1.198     9.931    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 5.618ns (67.074%)  route 2.758ns (32.926%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.798     2.866    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y70         LUT2 (Prop_lut2_I1_O)        0.124     2.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_3[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.503 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.620 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.943 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     4.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[11])
                                                      4.023     8.733 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[11]
                         net (fo=3, routed)           1.193     9.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 5.618ns (67.094%)  route 2.755ns (32.906%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          0.798     2.866    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X12Y70         LUT2 (Prop_lut2_I1_O)        0.124     2.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_3[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.503 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.620 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.943 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     4.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[9])
                                                      4.023     8.733 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[9]
                         net (fo=3, routed)           1.190     9.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.579    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  0.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.635ns (42.183%)  route 0.870ns (57.817%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.238     0.937    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X29Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.061 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     1.396    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[4])
                                                      0.370     1.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[4]
                         net (fo=3, routed)           0.297     2.063    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.914    
                         clock uncertainty            0.243     1.157    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.340    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.635ns (42.139%)  route 0.872ns (57.861%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.238     0.937    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X29Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.061 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     1.396    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[0])
                                                      0.370     1.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[0]
                         net (fo=3, routed)           0.298     2.065    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.914    
                         clock uncertainty            0.243     1.157    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.340    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.635ns (41.852%)  route 0.882ns (58.148%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.238     0.937    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X29Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.061 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     1.396    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[6])
                                                      0.370     1.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[6]
                         net (fo=3, routed)           0.309     2.075    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.914    
                         clock uncertainty            0.243     1.157    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.340    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.635ns (41.813%)  route 0.884ns (58.187%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.238     0.937    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X29Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.061 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     1.396    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[10])
                                                      0.370     1.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[10]
                         net (fo=3, routed)           0.310     2.076    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.914    
                         clock uncertainty            0.243     1.157    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.340    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.635ns (41.813%)  route 0.884ns (58.187%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.238     0.937    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X29Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.061 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     1.396    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[2])
                                                      0.370     1.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[2]
                         net (fo=3, routed)           0.310     2.076    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.914    
                         clock uncertainty            0.243     1.157    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.340    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.635ns (41.812%)  route 0.884ns (58.188%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.238     0.937    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X29Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.061 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     1.396    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[1])
                                                      0.370     1.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[1]
                         net (fo=3, routed)           0.310     2.076    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.914    
                         clock uncertainty            0.243     1.157    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.340    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.635ns (41.797%)  route 0.884ns (58.203%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.238     0.937    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X29Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.061 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     1.396    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[12])
                                                      0.370     1.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[12]
                         net (fo=4, routed)           0.311     2.077    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.914    
                         clock uncertainty            0.243     1.157    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.340    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.635ns (41.608%)  route 0.891ns (58.392%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.238     0.937    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X29Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.061 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     1.396    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[6])
                                                      0.370     1.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[6]
                         net (fo=3, routed)           0.318     2.084    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.918    
                         clock uncertainty            0.243     1.161    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.344    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.635ns (41.547%)  route 0.893ns (58.453%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.238     0.937    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X29Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.061 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     1.396    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[0])
                                                      0.370     1.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[0]
                         net (fo=3, routed)           0.320     2.086    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.918    
                         clock uncertainty            0.243     1.161    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.344    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.635ns (41.484%)  route 0.896ns (58.516%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.238     0.937    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X29Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.061 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     1.396    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[8])
                                                      0.370     1.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[8]
                         net (fo=3, routed)           0.322     2.088    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.918    
                         clock uncertainty            0.243     1.161    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.344    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.744    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7724 Endpoints
Min Delay          7724 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.896ns  (logic 5.710ns (15.067%)  route 32.186ns (84.933%))
  Logic Levels:           32  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.351     1.807    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.931 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.342     3.273    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.974     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.175     5.671    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.816     6.610    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.150     6.760 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.211    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.205     8.742    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.152     8.894 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.419     9.313    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I2_O)        0.320     9.633 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.278    10.911    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.326    11.237 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.237    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.750 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.750    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.867    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.984    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.101    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.218    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.555 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[1]
                         net (fo=19, routed)          3.806    16.361    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][22]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.306    16.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.798    17.466    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.590 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_2/O
                         net (fo=4, routed)           1.018    18.608    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.732 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=15, routed)          1.195    19.927    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[25]
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    20.051 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=2, routed)           0.791    20.842    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    20.966 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           0.795    21.761    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.885 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.518    22.403    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    22.527 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.573    23.101    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    23.225 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.998    26.223    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    26.347 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.126    27.473    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124    27.597 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           1.209    28.806    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_289
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    28.930 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.622    29.553    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    29.677 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.275    29.951    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    30.075 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.569    30.644    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.124    30.768 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.916    31.685    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.124    31.809 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.948    35.756    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I0_O)        0.124    35.880 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          2.016    37.896    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y5          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.896ns  (logic 5.710ns (15.067%)  route 32.186ns (84.933%))
  Logic Levels:           32  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.351     1.807    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.931 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.342     3.273    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.974     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.175     5.671    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.816     6.610    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.150     6.760 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.211    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.205     8.742    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.152     8.894 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.419     9.313    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I2_O)        0.320     9.633 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.278    10.911    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.326    11.237 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.237    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.750 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.750    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.867    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.984    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.101    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.218    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.555 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[1]
                         net (fo=19, routed)          3.806    16.361    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][22]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.306    16.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.798    17.466    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.590 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_2/O
                         net (fo=4, routed)           1.018    18.608    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.732 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=15, routed)          1.195    19.927    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[25]
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    20.051 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=2, routed)           0.791    20.842    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    20.966 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           0.795    21.761    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.885 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.518    22.403    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    22.527 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.573    23.101    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    23.225 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.998    26.223    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    26.347 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.126    27.473    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124    27.597 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           1.209    28.806    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_289
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    28.930 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.622    29.553    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    29.677 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.275    29.951    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    30.075 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.569    30.644    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.124    30.768 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.916    31.685    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.124    31.809 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.948    35.756    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I0_O)        0.124    35.880 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          2.016    37.896    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y5          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.896ns  (logic 5.710ns (15.067%)  route 32.186ns (84.933%))
  Logic Levels:           32  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.351     1.807    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.931 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.342     3.273    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.974     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.175     5.671    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.816     6.610    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.150     6.760 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.211    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.205     8.742    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.152     8.894 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.419     9.313    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I2_O)        0.320     9.633 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.278    10.911    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.326    11.237 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.237    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.750 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.750    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.867    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.984    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.101    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.218    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.555 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[1]
                         net (fo=19, routed)          3.806    16.361    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][22]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.306    16.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.798    17.466    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.590 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_2/O
                         net (fo=4, routed)           1.018    18.608    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.732 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=15, routed)          1.195    19.927    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[25]
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    20.051 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=2, routed)           0.791    20.842    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    20.966 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           0.795    21.761    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.885 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.518    22.403    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    22.527 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.573    23.101    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    23.225 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.998    26.223    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    26.347 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.126    27.473    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124    27.597 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           1.209    28.806    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_289
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    28.930 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.622    29.553    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    29.677 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.275    29.951    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    30.075 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.569    30.644    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.124    30.768 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.916    31.685    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.124    31.809 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.948    35.756    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I0_O)        0.124    35.880 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          2.016    37.896    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y5          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.837ns  (logic 5.710ns (15.091%)  route 32.127ns (84.909%))
  Logic Levels:           32  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.351     1.807    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.931 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.342     3.273    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.974     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.175     5.671    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.816     6.610    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.150     6.760 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.211    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.205     8.742    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.152     8.894 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.419     9.313    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I2_O)        0.320     9.633 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.278    10.911    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.326    11.237 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.237    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.750 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.750    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.867    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.984    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.101    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.218    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.555 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[1]
                         net (fo=19, routed)          3.806    16.361    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][22]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.306    16.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.798    17.466    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.590 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_2/O
                         net (fo=4, routed)           1.018    18.608    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.732 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=15, routed)          1.195    19.927    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[25]
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    20.051 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=2, routed)           0.791    20.842    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    20.966 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           0.795    21.761    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.885 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.518    22.403    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    22.527 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.573    23.101    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    23.225 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.998    26.223    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    26.347 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.126    27.473    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124    27.597 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           1.209    28.806    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_289
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    28.930 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.622    29.553    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    29.677 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.275    29.951    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    30.075 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.569    30.644    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.124    30.768 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.916    31.685    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.124    31.809 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.948    35.756    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I0_O)        0.124    35.880 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.957    37.837    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y2          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.652ns  (logic 5.834ns (15.494%)  route 31.818ns (84.506%))
  Logic Levels:           33  (CARRY4=6 FDRE=1 LUT2=5 LUT3=1 LUT5=3 LUT6=17)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.351     1.807    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.931 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.342     3.273    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.974     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.175     5.671    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.816     6.610    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.150     6.760 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.211    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.205     8.742    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.152     8.894 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.419     9.313    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I2_O)        0.320     9.633 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.278    10.911    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.326    11.237 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.237    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.750 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.750    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.867    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.984    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.101    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.218    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.555 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[1]
                         net (fo=19, routed)          3.806    16.361    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][22]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.306    16.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.798    17.466    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.590 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_2/O
                         net (fo=4, routed)           1.018    18.608    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.732 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=15, routed)          1.195    19.927    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[25]
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    20.051 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=2, routed)           0.791    20.842    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    20.966 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           0.795    21.761    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.885 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.518    22.403    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    22.527 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.573    23.101    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    23.225 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.998    26.223    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    26.347 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.126    27.473    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124    27.597 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           1.209    28.806    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_289
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    28.930 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.622    29.553    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    29.677 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.662    30.338    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/illegal_csr_insn_id
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124    30.462 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[31]_i_20/O
                         net (fo=1, routed)           0.714    31.176    MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_4_1
    SLICE_X40Y5          LUT6 (Prop_lut6_I4_O)        0.124    31.300 r  MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_12/O
                         net (fo=1, routed)           0.279    31.580    MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_12_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.704 r  MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_4/O
                         net (fo=3, routed)           1.604    33.308    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/id_in_ready
    SLICE_X39Y25         LUT6 (Prop_lut6_I4_O)        0.124    33.432 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[31]_i_1/O
                         net (fo=86, routed)          2.327    35.759    MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/p_1_in_1
    SLICE_X43Y10         LUT2 (Prop_lut2_I1_O)        0.124    35.883 r  MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_addr_q[31]_i_1/O
                         net (fo=31, routed)          1.770    37.652    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]_0[0]
    SLICE_X56Y23         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.652ns  (logic 5.834ns (15.494%)  route 31.818ns (84.506%))
  Logic Levels:           33  (CARRY4=6 FDRE=1 LUT2=5 LUT3=1 LUT5=3 LUT6=17)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.351     1.807    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.931 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.342     3.273    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.974     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.175     5.671    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.816     6.610    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.150     6.760 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.211    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.205     8.742    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.152     8.894 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.419     9.313    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I2_O)        0.320     9.633 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.278    10.911    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.326    11.237 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.237    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.750 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.750    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.867    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.984    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.101    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.218    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.555 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[1]
                         net (fo=19, routed)          3.806    16.361    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][22]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.306    16.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.798    17.466    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.590 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_2/O
                         net (fo=4, routed)           1.018    18.608    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.732 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=15, routed)          1.195    19.927    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[25]
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    20.051 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=2, routed)           0.791    20.842    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    20.966 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           0.795    21.761    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.885 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.518    22.403    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    22.527 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.573    23.101    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    23.225 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.998    26.223    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    26.347 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.126    27.473    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124    27.597 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           1.209    28.806    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_289
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    28.930 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.622    29.553    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    29.677 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.662    30.338    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/illegal_csr_insn_id
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124    30.462 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[31]_i_20/O
                         net (fo=1, routed)           0.714    31.176    MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_4_1
    SLICE_X40Y5          LUT6 (Prop_lut6_I4_O)        0.124    31.300 r  MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_12/O
                         net (fo=1, routed)           0.279    31.580    MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_12_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.704 r  MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_4/O
                         net (fo=3, routed)           1.604    33.308    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/id_in_ready
    SLICE_X39Y25         LUT6 (Prop_lut6_I4_O)        0.124    33.432 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[31]_i_1/O
                         net (fo=86, routed)          2.327    35.759    MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/p_1_in_1
    SLICE_X43Y10         LUT2 (Prop_lut2_I1_O)        0.124    35.883 r  MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_addr_q[31]_i_1/O
                         net (fo=31, routed)          1.770    37.652    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]_0[0]
    SLICE_X56Y23         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.652ns  (logic 5.834ns (15.494%)  route 31.818ns (84.506%))
  Logic Levels:           33  (CARRY4=6 FDRE=1 LUT2=5 LUT3=1 LUT5=3 LUT6=17)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.351     1.807    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.931 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.342     3.273    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.974     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.175     5.671    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.816     6.610    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.150     6.760 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.211    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.205     8.742    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.152     8.894 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.419     9.313    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I2_O)        0.320     9.633 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.278    10.911    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.326    11.237 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.237    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.750 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.750    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.867    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.984    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.101    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.218    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.555 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[1]
                         net (fo=19, routed)          3.806    16.361    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][22]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.306    16.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.798    17.466    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.590 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_2/O
                         net (fo=4, routed)           1.018    18.608    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.732 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=15, routed)          1.195    19.927    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[25]
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    20.051 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=2, routed)           0.791    20.842    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    20.966 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           0.795    21.761    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.885 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.518    22.403    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    22.527 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.573    23.101    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    23.225 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.998    26.223    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    26.347 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.126    27.473    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124    27.597 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           1.209    28.806    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_289
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    28.930 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.622    29.553    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    29.677 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.662    30.338    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/illegal_csr_insn_id
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124    30.462 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[31]_i_20/O
                         net (fo=1, routed)           0.714    31.176    MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_4_1
    SLICE_X40Y5          LUT6 (Prop_lut6_I4_O)        0.124    31.300 r  MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_12/O
                         net (fo=1, routed)           0.279    31.580    MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_12_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.704 r  MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_rdata_id_o[31]_i_4/O
                         net (fo=3, routed)           1.604    33.308    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/id_in_ready
    SLICE_X39Y25         LUT6 (Prop_lut6_I4_O)        0.124    33.432 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_rdata_id_o[31]_i_1/O
                         net (fo=86, routed)          2.327    35.759    MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/p_1_in_1
    SLICE_X43Y10         LUT2 (Prop_lut2_I1_O)        0.124    35.883 r  MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/instr_addr_q[31]_i_1/O
                         net (fo=31, routed)          1.770    37.652    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]_0[0]
    SLICE_X56Y23         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[8].mcounters_variable_i/counter_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.631ns  (logic 5.834ns (15.503%)  route 31.797ns (84.497%))
  Logic Levels:           33  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT5=5 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.351     1.807    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.931 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.342     3.273    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.974     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.175     5.671    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.816     6.610    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.150     6.760 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.211    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.205     8.742    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.152     8.894 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.419     9.313    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I2_O)        0.320     9.633 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.278    10.911    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.326    11.237 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.237    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.750 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.750    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.867    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.984    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.101    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.218    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.555 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[1]
                         net (fo=19, routed)          3.806    16.361    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][22]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.306    16.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.798    17.466    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.590 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_2/O
                         net (fo=4, routed)           1.018    18.608    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.732 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=15, routed)          1.195    19.927    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[25]
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    20.051 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=2, routed)           0.791    20.842    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    20.966 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           0.795    21.761    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.885 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.518    22.403    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    22.527 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.573    23.101    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    23.225 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.998    26.223    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    26.347 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.126    27.473    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124    27.597 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           1.209    28.806    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_289
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    28.930 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.622    29.553    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    29.677 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.275    29.951    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    30.075 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.569    30.644    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.124    30.768 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.916    31.685    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.124    31.809 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         1.633    33.442    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.124    33.566 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__0/O
                         net (fo=42, routed)          1.418    34.984    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[8].mcounters_variable_i/we
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.124    35.108 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__9/O
                         net (fo=32, routed)          2.523    37.631    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[8].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X56Y0          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[8].mcounters_variable_i/counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[8].mcounters_variable_i/counter_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.631ns  (logic 5.834ns (15.503%)  route 31.797ns (84.497%))
  Logic Levels:           33  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT5=5 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.351     1.807    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.931 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.342     3.273    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.974     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.175     5.671    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.816     6.610    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.150     6.760 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.211    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.205     8.742    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.152     8.894 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.419     9.313    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I2_O)        0.320     9.633 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.278    10.911    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.326    11.237 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.237    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.750 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.750    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.867    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.984    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.101    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.218    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.555 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[1]
                         net (fo=19, routed)          3.806    16.361    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][22]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.306    16.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.798    17.466    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.590 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_2/O
                         net (fo=4, routed)           1.018    18.608    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.732 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=15, routed)          1.195    19.927    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[25]
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    20.051 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=2, routed)           0.791    20.842    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    20.966 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           0.795    21.761    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.885 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.518    22.403    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    22.527 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.573    23.101    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    23.225 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.998    26.223    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    26.347 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.126    27.473    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124    27.597 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           1.209    28.806    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_289
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    28.930 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.622    29.553    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    29.677 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.275    29.951    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    30.075 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.569    30.644    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.124    30.768 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.916    31.685    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.124    31.809 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         1.633    33.442    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.124    33.566 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__0/O
                         net (fo=42, routed)          1.418    34.984    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[8].mcounters_variable_i/we
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.124    35.108 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__9/O
                         net (fo=32, routed)          2.523    37.631    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[8].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X56Y0          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[8].mcounters_variable_i/counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[8].mcounters_variable_i/counter_q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.631ns  (logic 5.834ns (15.503%)  route 31.797ns (84.497%))
  Logic Levels:           33  (CARRY4=6 FDRE=1 LUT2=4 LUT3=1 LUT5=5 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.351     1.807    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.931 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.342     3.273    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.397 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.974     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.175     5.671    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.816     6.610    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I1_O)        0.150     6.760 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     7.211    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.537 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           1.205     8.742    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I2_O)        0.152     8.894 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.419     9.313    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I2_O)        0.320     9.633 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_19/O
                         net (fo=5, routed)           1.278    10.911    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I3_O)        0.326    11.237 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.237    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.750 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.750    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.867    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.984    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.101    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.218    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.555 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[1]
                         net (fo=19, routed)          3.806    16.361    MCU/IBEX/IBEX_VER_1/if_stage_i/AHB_hwdata_o_reg[31][22]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.306    16.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.798    17.466    MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_3_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.590 r  MCU/IBEX/IBEX_VER_1/if_stage_i/stored_addr_q[24]_i_2/O
                         net (fo=4, routed)           1.018    18.608    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[28]_0[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.732 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=15, routed)          1.195    19.927    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[25]
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    20.051 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=2, routed)           0.791    20.842    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_2
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    20.966 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_5/O
                         net (fo=1, routed)           0.795    21.761    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.885 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           0.518    22.403    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.124    22.527 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4/O
                         net (fo=2, routed)           0.573    23.101    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_4_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    23.225 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.998    26.223    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    26.347 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.126    27.473    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X39Y6          LUT6 (Prop_lut6_I4_O)        0.124    27.597 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           1.209    28.806    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_289
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    28.930 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.622    29.553    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.124    29.677 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.275    29.951    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    30.075 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.569    30.644    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.124    30.768 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.916    31.685    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.124    31.809 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         1.633    33.442    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.124    33.566 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__0/O
                         net (fo=42, routed)          1.418    34.984    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[8].mcounters_variable_i/we
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.124    35.108 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__9/O
                         net (fo=32, routed)          2.523    37.631    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[8].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X56Y0          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[8].mcounters_variable_i/counter_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxShifter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RegRXDATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.670%)  route 0.125ns (49.330%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxShifter_reg[4]/C
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MCU/periphs/U_UART1/RxShifter_reg[4]/Q
                         net (fo=3, routed)           0.125     0.253    MCU/periphs/U_UART1/RxShifter__0[4]
    SLICE_X32Y39         FDCE                                         r  MCU/periphs/U_UART1/RegRXDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/cs_registers_i/dcsr_q_reg[prv][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/priv_lvl_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDPE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/cs_registers_i/dcsr_q_reg[prv][1]/C
    SLICE_X57Y15         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/cs_registers_i/dcsr_q_reg[prv][1]/Q
                         net (fo=2, routed)           0.068     0.209    MCU/IBEX/IBEX_VER_1/cs_registers_i/dcsr_q_reg[prv][1]
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.254 r  MCU/IBEX/IBEX_VER_1/cs_registers_i/priv_lvl_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.254    MCU/IBEX/IBEX_VER_1/cs_registers_i/priv_lvl_q[1]_i_1_n_0
    SLICE_X56Y15         FDPE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/priv_lvl_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxShifter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RegRXDATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (54.981%)  route 0.115ns (45.019%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxShifter_reg[3]/C
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RxShifter_reg[3]/Q
                         net (fo=3, routed)           0.115     0.256    MCU/periphs/U_UART1/RxShifter__0[3]
    SLICE_X32Y39         FDCE                                         r  MCU/periphs/U_UART1/RegRXDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/bridge/AHB_hwdata_o_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_MY_PERIPH/Reg1_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.737%)  route 0.129ns (50.263%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE                         0.000     0.000 r  MCU/periphs/bridge/AHB_hwdata_o_reg[22]/C
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MCU/periphs/bridge/AHB_hwdata_o_reg[22]/Q
                         net (fo=11, routed)          0.129     0.257    MCU/periphs/U_MY_PERIPH/Q[22]
    SLICE_X44Y29         FDCE                                         r  MCU/periphs/U_MY_PERIPH/Reg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RegTXDATA_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/TxShifter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RegTXDATA_reg[2]/C
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_UART1/RegTXDATA_reg[2]/Q
                         net (fo=1, routed)           0.050     0.214    MCU/periphs/U_UART1/RegTXDATA[2]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  MCU/periphs/U_UART1/TxShifter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.259    MCU/periphs/U_UART1/TxShifter[2]_i_1_n_0
    SLICE_X31Y43         FDCE                                         r  MCU/periphs/U_UART1/TxShifter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxStep_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RxCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.669%)  route 0.077ns (29.331%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxStep_reg[1]/C
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RxStep_reg[1]/Q
                         net (fo=8, routed)           0.077     0.218    MCU/periphs/U_UART1/RxStep[1]
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.263 r  MCU/periphs/U_UART1/RxCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.263    MCU/periphs/U_UART1/RxCounter[0]_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  MCU/periphs/U_UART1/RxCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RegCLKEN_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/SlaveOut_reg[HREADYOUT]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RegCLKEN_reg[4]/C
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MCU/periphs/U_RSTCLK/RegCLKEN_reg[4]/Q
                         net (fo=38, routed)          0.135     0.263    MCU/periphs/U_UART1/counter_reg[0]_0[0]
    SLICE_X42Y34         FDPE                                         r  MCU/periphs/U_UART1/SlaveOut_reg[HREADYOUT]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RegCLKEN_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/SlaveOut_reg[HRESP]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RegCLKEN_reg[4]/C
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MCU/periphs/U_RSTCLK/RegCLKEN_reg[4]/Q
                         net (fo=38, routed)          0.135     0.263    MCU/periphs/U_UART1/counter_reg[0]_0[0]
    SLICE_X42Y34         FDCE                                         r  MCU/periphs/U_UART1/SlaveOut_reg[HRESP]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.135     0.263    POR/RST
    SLICE_X37Y33         FDRE                                         r  POR/R_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.135     0.263    POR/RST
    SLICE_X37Y33         FDRE                                         r  POR/R_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.521ns  (logic 4.654ns (44.236%)  route 5.867ns (55.764%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.518     3.982    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X8Y78          LUT3 (Prop_lut3_I0_O)        0.124     4.106 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           1.580     5.686    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     5.810 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.768     8.578    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.102 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.102    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.267ns  (logic 4.887ns (47.601%)  route 5.380ns (52.399%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.596     1.596    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.478 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.376     3.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][1]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.152     4.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.445     5.451    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[5]
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.348     5.799 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.559     8.359    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.864 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.864    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.172ns  (logic 4.862ns (47.803%)  route 5.309ns (52.197%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.596     1.596    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     2.478 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.536     4.015    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][7]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.150     4.165 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.940     5.104    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[11]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.328     5.432 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.834     8.266    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.768 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.768    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.123ns  (logic 4.659ns (46.025%)  route 5.464ns (53.975%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.390     3.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X8Y78          LUT3 (Prop_lut3_I0_O)        0.124     3.978 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.356     5.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[6]
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124     5.458 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.717     8.175    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.704 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.704    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.085ns  (logic 4.655ns (46.153%)  route 5.431ns (53.847%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.591     1.591    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     2.473 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.855     4.329    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[0]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.829     5.282    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue[3]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.124     5.406 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.746     8.152    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.677 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.677    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.070ns  (logic 4.651ns (46.187%)  route 5.419ns (53.813%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.596     1.596    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.478 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.084     3.563    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][0]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.124     3.687 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.588     5.275    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[4]
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.124     5.399 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.746     8.145    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.666 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.666    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.036ns  (logic 4.654ns (46.368%)  route 5.383ns (53.632%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.401     3.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X8Y78          LUT3 (Prop_lut3_I0_O)        0.124     3.988 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.423     5.411    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[8]
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.124     5.535 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.559     8.094    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.618 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.618    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.852ns  (logic 4.633ns (47.030%)  route 5.219ns (52.970%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.591     1.591    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.473 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.625     4.099    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_1_1[1]
    SLICE_X11Y60         LUT4 (Prop_lut4_I1_O)        0.124     4.223 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.824     5.047    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_2_n_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.124     5.171 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.769     7.940    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.443 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.443    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.821ns  (logic 4.912ns (50.019%)  route 4.909ns (49.981%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.596     1.596    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     2.478 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.447     3.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][5]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.156     4.082 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           1.037     5.119    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[9]
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.355     5.474 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.424     7.898    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.417 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.417    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.656ns  (logic 4.625ns (47.903%)  route 5.030ns (52.097%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.591     1.591    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.473 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.810     4.283    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_1_1[0]
    SLICE_X10Y60         LUT4 (Prop_lut4_I1_O)        0.124     4.407 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.685     5.092    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.124     5.216 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.536     7.752    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.247 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.247    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.428ns (58.809%)  route 1.000ns (41.191%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.219     0.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.045     0.967 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.056     1.022    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I4_O)        0.045     1.067 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.725     1.793    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.989 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.989    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.457ns (59.446%)  route 0.994ns (40.554%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.100     0.803    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y60          LUT4 (Prop_lut4_I2_O)        0.045     0.848 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.056     0.904    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][3]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.045     0.949 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.837     1.786    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.012 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.012    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.453ns (57.868%)  route 1.058ns (42.132%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.165     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y61          LUT4 (Prop_lut4_I2_O)        0.045     0.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.056     0.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][4]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.837     1.850    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.072 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.072    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.462ns (58.185%)  route 1.051ns (41.815%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.210     0.913    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.045     0.958 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.224     1.182    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][7]
    SLICE_X8Y59          LUT6 (Prop_lut6_I4_O)        0.045     1.227 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.617     1.844    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.075 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.075    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.436ns (57.051%)  route 1.081ns (42.949%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.169     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y58          LUT4 (Prop_lut4_I2_O)        0.045     0.917 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.056     0.972    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][1]
    SLICE_X8Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.017 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.856     1.873    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.078 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.078    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.461ns (57.735%)  route 1.070ns (42.265%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.098     0.801    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y60          LUT4 (Prop_lut4_I2_O)        0.045     0.846 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.159     1.005    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][6]
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.050 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.812     1.862    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.092 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.092    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.456ns (55.951%)  route 1.146ns (44.049%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.163     0.865    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y61          LUT4 (Prop_lut4_I2_O)        0.045     0.910 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.224     1.134    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][8]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.179 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.759     1.939    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.163 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.163    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.451ns (55.333%)  route 1.171ns (44.667%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.167     0.870    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y58          LUT4 (Prop_lut4_I2_O)        0.045     0.915 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.224     1.139    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][2]
    SLICE_X8Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.184 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.780     1.964    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.184 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.184    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.438ns (54.242%)  route 1.213ns (45.758%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y60          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     0.703 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.233     0.936    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.045     0.981 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.220     1.201    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][5]
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.246 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.759     2.005    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.212 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.212    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.474ns (54.980%)  route 1.207ns (45.020%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.592     0.592    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.352     1.148    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.193 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.855     2.048    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.273 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.273    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.899ns  (logic 5.325ns (38.313%)  route 8.574ns (61.687%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.419     1.965 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.417     3.382    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.323     3.705 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.055     4.760    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I2_O)        0.328     5.088 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.500     5.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.712 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.837     6.549    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.152     6.701 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.243     7.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]_3
    SLICE_X10Y60         LUT4 (Prop_lut4_I0_O)        0.326     8.270 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.805     9.075    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen[2]
    SLICE_X9Y60          LUT6 (Prop_lut6_I5_O)        0.124     9.199 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.717    11.916    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.445 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.445    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.808ns  (logic 5.091ns (36.868%)  route 8.717ns (63.132%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.419     1.965 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.417     3.382    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.323     3.705 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.055     4.760    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I2_O)        0.328     5.088 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.500     5.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.977     6.689    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.193     8.006    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1
    SLICE_X11Y60         LUT4 (Prop_lut4_I2_O)        0.124     8.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.829     8.959    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue[3]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.124     9.083 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.746    11.829    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.354 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.354    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.805ns  (logic 5.069ns (36.722%)  route 8.735ns (63.278%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.419     1.965 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.417     3.382    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.323     3.705 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.055     4.760    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I2_O)        0.328     5.088 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.500     5.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.977     6.689    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.193     8.006    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/hcs_reg[7]
    SLICE_X11Y60         LUT4 (Prop_lut4_I2_O)        0.124     8.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.824     8.954    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_2_n_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.124     9.078 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.769    11.847    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.351 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.351    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.676ns  (logic 5.068ns (37.062%)  route 8.607ns (62.938%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.419     1.965 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.417     3.382    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.323     3.705 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.055     4.760    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I2_O)        0.328     5.088 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.500     5.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.977     6.689    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.157     7.970    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1
    SLICE_X9Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.094 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.667     8.761    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3]_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.834    11.719    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.222 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.222    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.667ns  (logic 5.087ns (37.220%)  route 8.580ns (62.780%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.419     1.965 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.417     3.382    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.323     3.705 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.055     4.760    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I2_O)        0.328     5.088 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.500     5.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.977     6.689    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.155     7.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1
    SLICE_X9Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.092 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.729     8.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen[0]
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.124     8.946 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.746    11.692    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.213 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.213    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.650ns  (logic 5.085ns (37.252%)  route 8.565ns (62.748%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.419     1.965 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.417     3.382    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.323     3.705 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.055     4.760    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I2_O)        0.328     5.088 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.500     5.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.977     6.689    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.192     8.005    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/hcs_reg[7]
    SLICE_X11Y60         LUT4 (Prop_lut4_I2_O)        0.124     8.129 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.812     8.941    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_2_n_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.124     9.065 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.612    11.677    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    15.196 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.196    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.622ns  (logic 5.320ns (39.054%)  route 8.302ns (60.946%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.419     1.965 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.417     3.382    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.323     3.705 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.055     4.760    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I2_O)        0.328     5.088 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.500     5.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.712 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.837     6.549    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.152     6.701 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.254     7.956    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]_3
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.326     8.282 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.470     8.752    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[2]
    SLICE_X9Y61          LUT6 (Prop_lut6_I5_O)        0.124     8.876 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.768    11.644    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.168 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.168    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.593ns  (logic 5.320ns (39.134%)  route 8.274ns (60.866%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.419     1.965 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.417     3.382    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.323     3.705 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.055     4.760    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I2_O)        0.328     5.088 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.500     5.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.712 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.837     6.549    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.152     6.701 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.237     7.939    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]_3
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.326     8.265 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.668     8.932    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[0]
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.056 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.559    11.616    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.139 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.139    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.574ns  (logic 5.291ns (38.980%)  route 8.283ns (61.020%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.419     1.965 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.417     3.382    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.323     3.705 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.055     4.760    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I2_O)        0.328     5.088 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.500     5.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.712 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.837     6.549    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.152     6.701 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.253     7.954    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_1_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I3_O)        0.326     8.280 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.685     8.965    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.536    11.625    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    15.120 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.120    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.344ns  (logic 5.301ns (39.728%)  route 8.043ns (60.272%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.419     1.965 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.417     3.382    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X12Y64         LUT5 (Prop_lut5_I3_O)        0.323     3.705 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.055     4.760    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I2_O)        0.328     5.088 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.500     5.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.712 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.837     6.549    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.152     6.701 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.245     7.947    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]_3
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.326     8.273 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.429     8.701    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen[1]
    SLICE_X9Y60          LUT6 (Prop_lut6_I5_O)        0.124     8.825 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.559    11.385    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.890 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.890    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.390ns (51.797%)  route 1.294ns (48.203%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=25, routed)          0.204     0.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X13Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.948 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.090     2.039    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.243 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.243    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.407ns (52.110%)  route 1.293ns (47.890%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=26, routed)          0.317     1.041    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[5]
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.086 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.976     2.062    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.259 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.259    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.501ns (49.962%)  route 1.503ns (50.038%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.228     0.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X29Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.971 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.281     1.252    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.297 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.234     1.531    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.576 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.759     2.336    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.560 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.560    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.116ns  (logic 1.578ns (50.651%)  route 1.538ns (49.349%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.228     0.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X29Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.971 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.281     1.252    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.049     1.301 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.412     1.712    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.112     1.824 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.617     2.441    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.673 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.673    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.144ns  (logic 1.496ns (47.598%)  route 1.647ns (52.402%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.228     0.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X29Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.971 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.281     1.252    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.297 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.419     1.716    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.719     2.480    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.700 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.700    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.156ns  (logic 1.506ns (47.712%)  route 1.650ns (52.288%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.228     0.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X29Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.971 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.281     1.252    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.297 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.329     1.626    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.045     1.671 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.812     2.483    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.713 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.713    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.165ns  (logic 1.498ns (47.330%)  route 1.667ns (52.670%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.228     0.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X29Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.971 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.281     1.252    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.297 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.320     1.617    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.662 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.837     2.500    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.721 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.721    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.229ns  (logic 1.496ns (46.319%)  route 1.734ns (53.681%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.228     0.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X29Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.971 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.281     1.252    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.297 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.444     1.741    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.780     2.566    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.786 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.786    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.250ns  (logic 1.483ns (45.612%)  route 1.768ns (54.388%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.228     0.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X29Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.971 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.281     1.252    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.297 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.499     1.796    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.759     2.601    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.807 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.807    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.265ns  (logic 1.501ns (45.975%)  route 1.764ns (54.025%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.228     0.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X29Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.971 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.281     1.252    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.297 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.399     1.696    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.741 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.855     2.596    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.821 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.821    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_VGA_Clock_Multi

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.467ns  (logic 5.583ns (53.338%)  route 4.884ns (46.662%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/Q
                         net (fo=17, routed)          1.415     1.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.995 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.400     3.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.124     3.518 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.518    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.051    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     5.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     9.165 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[8]
                         net (fo=3, routed)           1.302    10.467    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.422ns  (logic 5.583ns (53.571%)  route 4.839ns (46.429%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/Q
                         net (fo=17, routed)          1.415     1.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.995 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.400     3.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.124     3.518 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.518    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.051    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     5.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     9.165 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[1]
                         net (fo=3, routed)           1.257    10.422    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.418ns  (logic 5.583ns (53.591%)  route 4.835ns (46.409%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/Q
                         net (fo=17, routed)          1.415     1.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.995 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.400     3.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.124     3.518 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.518    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.051    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     5.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     9.165 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[7]
                         net (fo=3, routed)           1.253    10.418    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.379ns  (logic 5.583ns (53.789%)  route 4.796ns (46.211%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/Q
                         net (fo=17, routed)          1.415     1.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.995 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.400     3.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.124     3.518 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.518    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.051    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     5.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.023     9.165 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[2]
                         net (fo=3, routed)           1.214    10.379    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.370ns  (logic 5.583ns (53.837%)  route 4.787ns (46.163%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/Q
                         net (fo=17, routed)          1.415     1.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.995 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.400     3.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.124     3.518 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.518    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.051    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     5.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.023     9.165 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[0]
                         net (fo=3, routed)           1.205    10.370    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.368ns  (logic 5.583ns (53.848%)  route 4.785ns (46.152%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/Q
                         net (fo=17, routed)          1.415     1.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.995 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.400     3.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.124     3.518 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.518    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.051    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     5.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      4.023     9.165 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[3]
                         net (fo=3, routed)           1.203    10.368    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.364ns  (logic 5.583ns (53.870%)  route 4.781ns (46.130%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/Q
                         net (fo=17, routed)          1.415     1.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.995 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.400     3.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.124     3.518 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.518    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.051    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     5.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.023     9.165 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[6]
                         net (fo=3, routed)           1.199    10.364    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.363ns  (logic 5.583ns (53.872%)  route 4.780ns (46.128%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/Q
                         net (fo=17, routed)          1.415     1.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.995 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.400     3.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.124     3.518 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.518    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.051    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     5.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      4.023     9.165 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[4]
                         net (fo=3, routed)           1.198    10.363    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.358ns  (logic 5.583ns (53.902%)  route 4.775ns (46.098%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/Q
                         net (fo=17, routed)          1.415     1.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.995 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.400     3.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.124     3.518 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.518    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.051    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     5.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[11])
                                                      4.023     9.165 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[11]
                         net (fo=3, routed)           1.193    10.358    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.355ns  (logic 5.583ns (53.914%)  route 4.772ns (46.086%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/C
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[1]/Q
                         net (fo=17, routed)          1.415     1.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[1]
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.124     1.995 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10__0/O
                         net (fo=7, routed)           1.400     3.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.124     3.518 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.518    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.051    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.767     5.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[9])
                                                      4.023     9.165 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[9]
                         net (fo=3, routed)           1.190    10.355    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          1.474     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.621ns (39.095%)  route 0.967ns (60.905%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/Q
                         net (fo=16, routed)          0.335     0.476    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/_inferred__1/i__carry__1[4]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.521 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.521    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_4[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.586 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     0.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[4])
                                                      0.370     1.292 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[4]
                         net (fo=3, routed)           0.297     1.588    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.621ns (39.056%)  route 0.969ns (60.944%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/Q
                         net (fo=16, routed)          0.335     0.476    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/_inferred__1/i__carry__1[4]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.521 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.521    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_4[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.586 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     0.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[0])
                                                      0.370     1.292 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[0]
                         net (fo=3, routed)           0.298     1.590    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.621ns (38.804%)  route 0.979ns (61.196%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/Q
                         net (fo=16, routed)          0.335     0.476    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/_inferred__1/i__carry__1[4]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.521 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.521    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_4[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.586 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     0.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[6])
                                                      0.370     1.292 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[6]
                         net (fo=3, routed)           0.309     1.600    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.621ns (38.770%)  route 0.981ns (61.230%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/Q
                         net (fo=16, routed)          0.335     0.476    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/_inferred__1/i__carry__1[4]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.521 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.521    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_4[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.586 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     0.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[10])
                                                      0.370     1.292 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[10]
                         net (fo=3, routed)           0.310     1.602    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.621ns (38.770%)  route 0.981ns (61.230%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/Q
                         net (fo=16, routed)          0.335     0.476    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/_inferred__1/i__carry__1[4]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.521 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.521    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_4[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.586 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     0.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[2])
                                                      0.370     1.292 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[2]
                         net (fo=3, routed)           0.310     1.602    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.621ns (38.769%)  route 0.981ns (61.231%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/Q
                         net (fo=16, routed)          0.335     0.476    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/_inferred__1/i__carry__1[4]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.521 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.521    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_4[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.586 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     0.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[1])
                                                      0.370     1.292 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[1]
                         net (fo=3, routed)           0.310     1.602    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.621ns (38.755%)  route 0.981ns (61.245%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/Q
                         net (fo=16, routed)          0.335     0.476    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/_inferred__1/i__carry__1[4]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.521 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.521    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_4[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.586 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     0.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[12])
                                                      0.370     1.292 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[12]
                         net (fo=4, routed)           0.311     1.602    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.621ns (38.589%)  route 0.988ns (61.411%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/Q
                         net (fo=16, routed)          0.335     0.476    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/_inferred__1/i__carry__1[4]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.521 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.521    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_4[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.586 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     0.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[6])
                                                      0.370     1.292 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[6]
                         net (fo=3, routed)           0.318     1.609    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.621ns (38.536%)  route 0.990ns (61.464%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/Q
                         net (fo=16, routed)          0.335     0.476    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/_inferred__1/i__carry__1[4]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.521 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.521    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_4[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.586 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     0.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[0])
                                                      0.370     1.292 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[0]
                         net (fo=3, routed)           0.320     1.611    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.621ns (38.480%)  route 0.993ns (61.520%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/C
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X2POS_reg[4]/Q
                         net (fo=16, routed)          0.335     0.476    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/_inferred__1/i__carry__1[4]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.521 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.521    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_4[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.586 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0/O[1]
                         net (fo=1, routed)           0.336     0.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix2_carry__0_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[5]_P[8])
                                                      0.370     1.292 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[8]
                         net (fo=3, routed)           0.322     1.614    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=20, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_VGA_Clock_Multi

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.812ns  (logic 0.642ns (3.819%)  route 16.170ns (96.181%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          2.312     2.830    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.954 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1977, routed)       13.858    16.812    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.430     1.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.812ns  (logic 0.642ns (3.819%)  route 16.170ns (96.181%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          2.312     2.830    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.954 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1977, routed)       13.858    16.812    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.430     1.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.746ns  (logic 0.642ns (3.834%)  route 16.104ns (96.166%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          2.312     2.830    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.954 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1977, routed)       13.792    16.746    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X12Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.429     1.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.746ns  (logic 0.642ns (3.834%)  route 16.104ns (96.166%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          2.312     2.830    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.954 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1977, routed)       13.792    16.746    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X12Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.429     1.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.706ns  (logic 0.642ns (3.843%)  route 16.064ns (96.157%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          2.312     2.830    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.954 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1977, routed)       13.752    16.706    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X15Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.428     1.428    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.664ns  (logic 0.642ns (3.853%)  route 16.022ns (96.147%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          2.312     2.830    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.954 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1977, routed)       13.710    16.664    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X12Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.435     1.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.533ns  (logic 0.642ns (3.883%)  route 15.891ns (96.117%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          2.312     2.830    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.954 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1977, routed)       13.579    16.533    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X13Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.384ns  (logic 0.642ns (3.918%)  route 15.742ns (96.082%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          2.312     2.830    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.954 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1977, routed)       13.431    16.384    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.434     1.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.384ns  (logic 0.642ns (3.918%)  route 15.742ns (96.082%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          2.312     2.830    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.954 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1977, routed)       13.431    16.384    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.434     1.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.384ns  (logic 0.642ns (3.918%)  route 15.742ns (96.082%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          2.312     2.830    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.954 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1977, routed)       13.431    16.384    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/AR[0]
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.434     1.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.209ns (18.668%)  route 0.911ns (81.332%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.765     0.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.145     1.120    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827     0.827    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.209ns (18.668%)  route 0.911ns (81.332%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.765     0.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.145     1.120    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827     0.827    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.209ns (17.796%)  route 0.965ns (82.204%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.765     0.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.200     1.174    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.209ns (17.796%)  route 0.965ns (82.204%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.765     0.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.200     1.174    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.209ns (17.796%)  route 0.965ns (82.204%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.765     0.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.200     1.174    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X29Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.209ns (16.856%)  route 1.031ns (83.144%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.765     0.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.266     1.240    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.828    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.209ns (16.856%)  route 1.031ns (83.144%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.765     0.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.266     1.240    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.828    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.209ns (16.856%)  route 1.031ns (83.144%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.765     0.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.266     1.240    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.828    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.209ns (16.856%)  route 1.031ns (83.144%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.765     0.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.266     1.240    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.828    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.209ns (16.856%)  route 1.031ns (83.144%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=19, routed)          0.765     0.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1/O
                         net (fo=10, routed)          0.266     1.240    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828     0.828    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X30Y58         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C





