{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750845894305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750845894313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 18:04:54 2025 " "Processing started: Wed Jun 25 18:04:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750845894313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845894313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845894313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750845894840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750845894840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM/ROM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ROM/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845906167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845906171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845906175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906175 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(212) " "Verilog HDL Module Instantiation warning at CU.v(212): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 212 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750845906180 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(221) " "Verilog HDL Module Instantiation warning at CU.v(221): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 221 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750845906180 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(229) " "Verilog HDL Module Instantiation warning at CU.v(229): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 229 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750845906181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/cu/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/cu/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845906182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845906187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906187 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.v(63) " "Verilog HDL Module Instantiation warning at CPU.v(63): ignored dangling comma in List of Port Connections" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 63 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750845906191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750845906192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750845906224 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR CPU.v(31) " "Verilog HDL Always Construct warning at CPU.v(31): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] CPU.v(31) " "Inferred latch for \"IR\[0\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] CPU.v(31) " "Inferred latch for \"IR\[1\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] CPU.v(31) " "Inferred latch for \"IR\[2\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] CPU.v(31) " "Inferred latch for \"IR\[3\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] CPU.v(31) " "Inferred latch for \"IR\[4\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] CPU.v(31) " "Inferred latch for \"IR\[5\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] CPU.v(31) " "Inferred latch for \"IR\[6\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] CPU.v(31) " "Inferred latch for \"IR\[7\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] CPU.v(31) " "Inferred latch for \"IR\[8\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] CPU.v(31) " "Inferred latch for \"IR\[9\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] CPU.v(31) " "Inferred latch for \"IR\[10\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] CPU.v(31) " "Inferred latch for \"IR\[11\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] CPU.v(31) " "Inferred latch for \"IR\[12\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] CPU.v(31) " "Inferred latch for \"IR\[13\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] CPU.v(31) " "Inferred latch for \"IR\[14\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] CPU.v(31) " "Inferred latch for \"IR\[15\]\" at CPU.v(31)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906227 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm_inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm_inst\"" {  } { { "CPU.v" "fsm_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750845906229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.v(58) " "Verilog HDL assignment warning at FSM.v(58): truncated value with size 32 to match size of target (8)" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750845906230 "|CPU|FSM:fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:cu_inst " "Elaborating entity \"CU\" for hierarchy \"CU:cu_inst\"" {  } { { "CPU.v" "cu_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750845906232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CU:cu_inst\|ROM:rom_inst " "Elaborating entity \"ROM\" for hierarchy \"CU:cu_inst\|ROM:rom_inst\"" {  } { { "../CU/CU.v" "rom_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750845906236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CU:cu_inst\|RAM:ram_inst " "Elaborating entity \"RAM\" for hierarchy \"CU:cu_inst\|RAM:ram_inst\"" {  } { { "../CU/CU.v" "ram_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750845906247 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out RAM.v(12) " "Verilog HDL Always Construct warning at RAM.v(12): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750845906249 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RAM.v(12) " "Inferred latch for \"data_out\[0\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906249 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RAM.v(12) " "Inferred latch for \"data_out\[1\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906249 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RAM.v(12) " "Inferred latch for \"data_out\[2\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906249 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RAM.v(12) " "Inferred latch for \"data_out\[3\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906249 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RAM.v(12) " "Inferred latch for \"data_out\[4\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RAM.v(12) " "Inferred latch for \"data_out\[5\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RAM.v(12) " "Inferred latch for \"data_out\[6\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RAM.v(12) " "Inferred latch for \"data_out\[7\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] RAM.v(12) " "Inferred latch for \"data_out\[8\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] RAM.v(12) " "Inferred latch for \"data_out\[9\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] RAM.v(12) " "Inferred latch for \"data_out\[10\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] RAM.v(12) " "Inferred latch for \"data_out\[11\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] RAM.v(12) " "Inferred latch for \"data_out\[12\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] RAM.v(12) " "Inferred latch for \"data_out\[13\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] RAM.v(12) " "Inferred latch for \"data_out\[14\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] RAM.v(12) " "Inferred latch for \"data_out\[15\]\" at RAM.v(12)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845906250 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CU:cu_inst\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"CU:cu_inst\|ALU:alu_inst\"" {  } { { "../CU/CU.v" "alu_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750845906252 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[10\] IR\[9\] " "Duplicate LATCH primitive \"IR\[10\]\" merged with LATCH primitive \"IR\[9\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750845906946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[11\] IR\[9\] " "Duplicate LATCH primitive \"IR\[11\]\" merged with LATCH primitive \"IR\[9\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750845906946 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1750845906946 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rom_data\[4\] GND " "Pin \"rom_data\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750845907167 "|CPU|rom_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rom_data\[5\] GND " "Pin \"rom_data\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750845907167 "|CPU|rom_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_read_addr\[4\] GND " "Pin \"ram_read_addr\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750845907167 "|CPU|ram_read_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_read_addr\[5\] GND " "Pin \"ram_read_addr\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750845907167 "|CPU|ram_read_addr[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750845907167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1373 " "Implemented 1373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750845907554 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750845907554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1247 " "Implemented 1247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750845907554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750845907554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750845907652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 18:05:07 2025 " "Processing ended: Wed Jun 25 18:05:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750845907652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750845907652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750845907652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750845907652 ""}
