set SynModuleInfo {
  {SRCNAME fir_optimized MODELNAME fir_optimized RTLNAME fir_optimized IS_TOP 1
    SUBMODULES {
      {MODELNAME fir_optimized_mul_32s_9s_32_2_1 RTLNAME fir_optimized_mul_32s_9s_32_2_1 BINDTYPE op TYPE mul IMPL auto LATENCY 1 ALLOW_PRAGMA 1}
      {MODELNAME fir_optimized_mul_32s_8s_32_2_1 RTLNAME fir_optimized_mul_32s_8s_32_2_1 BINDTYPE op TYPE mul IMPL auto LATENCY 1 ALLOW_PRAGMA 1}
      {MODELNAME fir_optimized_mul_32s_11s_32_2_1 RTLNAME fir_optimized_mul_32s_11s_32_2_1 BINDTYPE op TYPE mul IMPL auto LATENCY 1 ALLOW_PRAGMA 1}
      {MODELNAME fir_optimized_mul_32s_12s_32_2_1 RTLNAME fir_optimized_mul_32s_12s_32_2_1 BINDTYPE op TYPE mul IMPL auto LATENCY 1 ALLOW_PRAGMA 1}
      {MODELNAME fir_optimized_mul_32s_10s_32_2_1 RTLNAME fir_optimized_mul_32s_10s_32_2_1 BINDTYPE op TYPE mul IMPL auto LATENCY 1 ALLOW_PRAGMA 1}
    }
  }
}
