<?xml version="1.0" encoding="utf-8"?>
<!-- File naming: <part/series name>.svd -->
<!--
  Copyright (C) 2012-2014 ARM Limited. All rights reserved.

  Purpose: System Viewer Description (SVD) Example (Schema Version 1.1)
           This is a description of a none-existent and incomplete device
		   for demonstration purposes only.
		   
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
   - Redistributions of source code must retain the above copyright
     notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
     notice, this list of conditions and the following disclaimer in the
     documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be used 
     to endorse or promote products derived from this software without 
     specific prior written permission.

  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
 -->
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <vendor>ABOV Semiconductor Co., Ltd.</vendor>
  <!-- device vendor name -->
  <vendorID>ABOV</vendorID>
  <!-- device vendor short name -->
  <name>A31G11x_series</name>
  <!-- name of part-->
  <series>A31G11x_series</series>
  <!-- device series the device belongs to -->
  <version>1.0</version>
  <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
  <description>ARM 32-bit Cortex-M0+ Microcontroller based device, CPU clock up to 40MHz, etc. </description>
  <licenseText>
    <!-- this license text will appear in header file. \n force line breaks -->
    ARM Limited (ARM) is supplying this software for use with Cortex-M\n
    processor based microcontroller, but can be equally used for other\n
    suitable  processor architectures. This file can be freely distributed.\n
    Modifications to this file shall be clearly marked.\n
    \n
    THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED\n
    OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF\n
    MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.\n
    ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR\n
    CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  </licenseText>
  <cpu>
    <!-- details about the cpu embedded in the device -->
    <name>CM0PLUS</name>
    <revision>r0p1</revision>
    <endian>little</endian>
    <mpuPresent>false</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <vtorPresent>true</vtorPresent>
    <nvicPrioBits>2</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <!-- byte addressable memory -->
  <width>32</width>
  <!-- bus width is 32 bits -->
  <!-- default settings implicitly inherited by subsequent sections -->
  <size>32</size>
  <!-- this is the default size (number of bits) of all peripherals
                                                                       and register that do not define "size" themselves -->
  <access>read-write</access>
  <!-- default access permission for all subsequent registers -->
  <resetValue>0x00000000</resetValue>
  <!-- by default all bits of the registers are initialized to 0 on reset -->
  <resetMask>0xFFFFFFFF</resetMask>
  <!-- by default all 32Bits of the registers are used -->
  <peripherals>
    <peripheral>
      <name>xSysTick</name>
      <version>1.0</version>
      <description>SYSTEM TIMER</description>
      <groupName>xSCS</groupName>
      <baseAddress>0xe000e010</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x010</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SYST_CSR</name>
          <description>SysTick Control and Status Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00010007</resetMask>
          <fields>
            <field>
              <name>COUNTFLAG</name>
              <description>Returns 1 if timer counted to 0 since the last read of this register</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
              </enumeratedValues>
            </field>
            <field>
              <name>CLKSOURCE</name>
              <description>Selects the SysTick timer clock source</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EXT_REF_CLK</name>
                  <description>External reference clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PROCESSOR_CLK</name>
                  <description>Processor clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TICKINT</name>
              <description>Enable SysTick exception request</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_SYSTICK_EXCEPTION</name>
                  <description>Counting down to zero does not assert the SysTick exception request</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_SYSTICK_EXCEPTION</name>
                  <description>Counting down to zero to asserts the SysTick exception request</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENABLE</name>
              <description>Enable the counter</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_COUNTER</name>
                  <description>Counter disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_COUNTER</name>
                  <description>Counter enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYST_RVR</name>
          <description>SysTick Reload Value Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00ffffff</resetMask>
          <fields>
            <field>
              <name>RELOAD</name>
              <description>Value to load into the SYST_CVR when the counter is enabled and when it reaches 0. The range is 0x000001 to 0xFFFFFF.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SYST_CVR</name>
          <description>SysTick Current Value Register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00ffffff</resetMask>
          <fields>
            <field>
              <name>CURRENT</name>
              <description>Reads return the current value of the SysTick counter. A write of any value clears the field to 0, and also clears the SYST_CSR.COUNTFLAG bit to 0.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SYST_CALIB</name>
          <description>SysTick Calibration Value Register</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xc0ffffff</resetMask>
          <fields>
            <field>
              <name>NOREF</name>
              <description>Indicates whether the device provides a reference clock to the processor</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PROVIDE_REF_CLK</name>
                  <description>Reference clock provided</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PROVIDE_NO_REF_CLK</name>
                  <description>No reference clock provided</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SKEW</name>
              <description>Indicates whether the TENMS value is exact</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EXACT</name>
                  <description>TENMS value is exact</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INEXACT</name>
                  <description>TENMS value is inexact, or not given.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TENMS</name>
              <description>Reload value for 10ms (100Hz) timing, subject to system clock skew errors. If the value reads as zero, the calibration value is not known.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>xNVIC</name>
      <version>1.0</version>
      <description>NESTED VECTORED INTERRUPT CONTROLLER</description>
      <groupName>xSCS</groupName>
      <baseAddress>0xe000e100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>ISER</name>
          <description>Interrupt Set-enable Register</description>
          <addressOffset>0x000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
          </fields>
        </register>
        <register>
          <name>ICER</name>
          <description>Interrupt Clear-enable Register</description>
          <addressOffset>0x080</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
        </register>
        <register>
          <name>ISPR</name>
          <description>Interrupt Set-pending Register</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
        </register>
        <register>
          <name>ICPR</name>
          <description>Interrupt Clear-pending Register</description>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
        </register>
        <register>
          <name>IPR0</name>
          <description>Interrupt Priority Register 0</description>
          <addressOffset>0x300</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xc0c0c0c0</resetMask>
          <fields>
            <field>
              <name>PRI_03</name>
              <description>IRQ 03 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_02</name>
              <description>IRQ 02 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_01</name>
              <description>IRQ 01 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_00</name>
              <description>IRQ 00 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[08:07]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IPR1</name>
          <description>Interrupt Priority Register 1</description>
          <addressOffset>0x304</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xc0c0c0c0</resetMask>
          <fields>
            <field>
              <name>PRI_07</name>
              <description>IRQ 07 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_06</name>
              <description>IRQ 06 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_05</name>
              <description>IRQ 05 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_04</name>
              <description>IRQ 04 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[08:07]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IPR2</name>
          <description>Interrupt Priority Register 2</description>
          <addressOffset>0x308</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xc0c0c0c0</resetMask>
          <fields>
            <field>
              <name>PRI_11</name>
              <description>IRQ 11 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_10</name>
              <description>IRQ 10 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_09</name>
              <description>IRQ 09 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_08</name>
              <description>IRQ 08 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[08:07]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IPR3</name>
          <description>Interrupt Priority Register 3</description>
          <addressOffset>0x30c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xc0c0c0c0</resetMask>
          <fields>
            <field>
              <name>PRI_15</name>
              <description>IRQ 15 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_14</name>
              <description>IRQ 14 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_13</name>
              <description>IRQ 13 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_12</name>
              <description>IRQ 12 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[08:07]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IPR4</name>
          <description>Interrupt Priority Register 4</description>
          <addressOffset>0x310</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xc0c0c0c0</resetMask>
          <fields>
            <field>
              <name>PRI_19</name>
              <description>IRQ 19 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_18</name>
              <description>IRQ 18 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_17</name>
              <description>IRQ 17 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_16</name>
              <description>IRQ 16 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[08:07]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IPR5</name>
          <description>Interrupt Priority Register 5</description>
          <addressOffset>0x314</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xc0c0c0c0</resetMask>
          <fields>
            <field>
              <name>PRI_23</name>
              <description>IRQ 23 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_22</name>
              <description>IRQ 22 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_21</name>
              <description>IRQ 21 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_20</name>
              <description>IRQ 20 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[08:07]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IPR6</name>
          <description>Interrupt Priority Register 6</description>
          <addressOffset>0x318</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xc0c0c0c0</resetMask>
          <fields>
            <field>
              <name>PRI_27</name>
              <description>IRQ 27 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_26</name>
              <description>IRQ 26 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_25</name>
              <description>IRQ 25 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_24</name>
              <description>IRQ 24 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[08:07]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IPR7</name>
          <description>Interrupt Priority Register 7</description>
          <addressOffset>0x31c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xc0c0c0c0</resetMask>
          <fields>
            <field>
              <name>PRI_31</name>
              <description>IRQ 31 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_30</name>
              <description>IRQ 30 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_29</name>
              <description>IRQ 29 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_28</name>
              <description>IRQ 28 Priority. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[08:07]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>xSCB</name>
      <version>1.0</version>
      <description>SYSTEM CONTROL BLOCK</description>
      <groupName>xSCS</groupName>
      <baseAddress>0xe000ed00</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x030</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CPUID</name>
          <description>CPU ID Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x410cc601</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>Implementer</name>
              <description>Implementer Code (0x41 corresponds to ARM)</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Variant</name>
              <description>Major revision number n in the rnpm revision status</description>
              <bitRange>[23:20]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Constant</name>
              <description>Constant that defines the architecture of the processor (0xC corresponds to ARMv6-M architecture)</description>
              <bitRange>[19:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PartNo</name>
              <description>Part number of the processor (0xC60 corresponds to Cortex-M0)</description>
              <bitRange>[15:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>Revision</name>
              <description>Minor revision number m in the rnpm revision status (0x1 corresponds to patch 1)</description>
              <bitRange>[03:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ICSR</name>
          <description>Interrupt Control and State Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x9e03f000</resetMask>
        </register>
        <register>
          <name>VTOR</name>
          <description>Vector Table Offset Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffff80</resetMask>
        </register>
        <register>
          <name>AIRCR</name>
          <description>Application Interrupt and Reset Control Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffff8006</resetMask>
        </register>
        <register>
          <name>SCR</name>
          <description>System Control Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000016</resetMask>
          <fields>
            <field>
              <name>SEVONPEND</name>
              <description>Send Event on Pending bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEPDEEP</name>
              <description>Controls whether the processor uses sleep or deep sleep as its low power mode</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLEEPONEXIT</name>
              <description>Indicates sleep-on-exit when returning from Handler mode to Thread mode</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CCR</name>
          <description>Configuration and Control Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000208</resetMask>
        </register>
        <register>
          <name>SHPR2</name>
          <description>System Handler Priority Register 2</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xc0000000</resetMask>
          <fields>
            <field>
              <name>PRI_SVCall</name>
              <description>Priority of System Handler 11, SVCall. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SHPR3</name>
          <description>System Handler Priority Register 3</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xc0c00000</resetMask>
          <fields>
            <field>
              <name>PRI_SysTick</name>
              <description>Priority of System Handler 15, SysTick. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PRI_PendSV</name>
              <description>Priority of System Handler 14, PendSV. The lower the value, the greater the priority of the corresponding interrupt.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PA</name>
      <version>1.0</version>
      <description>General Port A</description>
      <groupName>GPIO</groupName>
      <baseAddress>0x30000000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>Pn_MOD</name>
          <description>Port n Mode Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>MODE7</name>
              <description>Pin 7 Mode Selection bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE6</name>
              <description>Pin 6 Mode Selection bits</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE5</name>
              <description>Pin 5 Mode Selection bits</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE4</name>
              <description>Pin 4 Mode Selection bits</description>
              <bitRange>[09:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE3</name>
              <description>Pin 3 Mode Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE2</name>
              <description>Pin 2 Mode Selection bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE1</name>
              <description>Pin 1 Mode Selection bits</description>
              <bitRange>[03:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE0</name>
              <description>Pin 0 Mode Selection bits</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Pn_TYP</name>
          <description>Port n Output Type Selection Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>TYP7</name>
              <description>Pin 7 Output Type Selection bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP6</name>
              <description>Pin 6 Output Type Selection bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP5</name>
              <description>Pin 5 Output Type Selection bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP4</name>
              <description>Pin 4 Output Type Selection bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP3</name>
              <description>Pin 3 Output Type Selection bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP2</name>
              <description>Pin 2 Output Type Selection bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP1</name>
              <description>Pin 1 Output Type Selection bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP0</name>
              <description>Pin 0 Output Type Selection bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Pn_AFSR1</name>
          <description>Port n Alternative Function Selection Register 1</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>AFSR7</name>
              <description>Pin 7 Alternative Function Selection bits</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR6</name>
              <description>Pin 6 Alternative Function Selection bits</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR5</name>
              <description>Pin 5 Alternative Function Selection bits</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR4</name>
              <description>Pin 4 Alternative Function Selection bits</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR3</name>
              <description>Pin 3 Alternative Function Selection bits</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR2</name>
              <description>Pin 2 Alternative Function Selection bits</description>
              <bitRange>[11:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR1</name>
              <description>Pin 1 Alternative Function Selection bits</description>
              <bitRange>[07:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR0</name>
              <description>Pin 0 Alternative Function Selection bits</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Pn_PUPD</name>
          <description>Port n Pull-up/down Resistor Selection Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>PUPD7</name>
              <description>Pin 7 Pull-up/down Resistor Selection bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD6</name>
              <description>Pin 6 Pull-up/down Resistor Selection bits</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD5</name>
              <description>Pin 5 Pull-up/down Resistor Selection bits</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD4</name>
              <description>Pin 4 Pull-up/down Resistor Selection bits</description>
              <bitRange>[09:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD3</name>
              <description>Pin 3 Pull-up/down Resistor Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD2</name>
              <description>Pin 2 Pull-up/down Resistor Selection bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD1</name>
              <description>Pin 1 Pull-up/down Resistor Selection bits</description>
              <bitRange>[03:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD0</name>
              <description>Pin 0 Pull-up/down Resistor Selection bits</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Pn_INDR</name>
          <description>Port n Input Data Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>INDR7</name>
              <description>Pin 7 Input Data bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR6</name>
              <description>Pin 6 Input Data bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR5</name>
              <description>Pin 5 Input Data bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR4</name>
              <description>Pin 4 Input Data bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR3</name>
              <description>Pin 3 Input Data bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR2</name>
              <description>Pin 2 Input Data bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR1</name>
              <description>Pin 1 Input Data bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR0</name>
              <description>Pin 0 Input Data bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Pn_OUTDR</name>
          <description>Port n Output Data Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>OUTDR7</name>
              <description>Pin 7 Output Data bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR6</name>
              <description>Pin 6 Output Data bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR5</name>
              <description>Pin 5 Output Data bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR4</name>
              <description>Pin 4 Output Data bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR3</name>
              <description>Pin 3 Output Data bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR2</name>
              <description>Pin 2 Output Data bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR1</name>
              <description>Pin 1 Output Data bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR0</name>
              <description>Pin 0 Output Data bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Pn_BSR</name>
          <description>Port n Output Bit Set Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>BSR7</name>
              <description>Pin 7 Output Set bit. This bit is always read to 0</description>
              <bitRange>[07:07]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR6</name>
              <description>Pin 6 Output Set bit. This bit is always read to 0</description>
              <bitRange>[06:06]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR5</name>
              <description>Pin 5 Output Set bit. This bit is always read to 0</description>
              <bitRange>[05:05]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR4</name>
              <description>Pin 4 Output Set bit. This bit is always read to 0</description>
              <bitRange>[04:04]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR3</name>
              <description>Pin 3 Output Set bit. This bit is always read to 0</description>
              <bitRange>[03:03]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR2</name>
              <description>Pin 2 Output Set bit. This bit is always read to 0</description>
              <bitRange>[02:02]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR1</name>
              <description>Pin 1 Output Set bit. This bit is always read to 0</description>
              <bitRange>[01:01]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR0</name>
              <description>Pin 0 Output Set bit. This bit is always read to 0</description>
              <bitRange>[00:00]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Pn_BCR</name>
          <description>Port n Output Bit Clear Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>BCR7</name>
              <description>Pin 7 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[07:07]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR6</name>
              <description>Pin 6 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[06:06]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR5</name>
              <description>Pin 5 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[05:05]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR4</name>
              <description>Pin 4 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[04:04]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR3</name>
              <description>Pin 3 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[03:03]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR2</name>
              <description>Pin 2 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[02:02]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR1</name>
              <description>Pin 1 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[01:01]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR0</name>
              <description>Pin 0 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[00:00]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Pn_OUTDMSK</name>
          <description>Port n Output Data Mask Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>OUTDMSK7</name>
              <description>Pin 7 Output Data Mask bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK6</name>
              <description>Pin 6 Output Data Mask bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK5</name>
              <description>Pin 5 Output Data Mask bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK4</name>
              <description>Pin 4 Output Data Mask bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK3</name>
              <description>Pin 3 Output Data Mask bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK2</name>
              <description>Pin 2 Output Data Mask bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK1</name>
              <description>Pin 1 Output Data Mask bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK0</name>
              <description>Pin 0 Output Data Mask bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Pn_DBCR</name>
          <description>Port n Debounce Control Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000700ff</resetMask>
          <fields>
            <field>
              <name>DBCLK</name>
              <description>Port n Debounce Filter Sampling Clock Selection bits</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN7</name>
              <description>Pin 7 Debounce Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN6</name>
              <description>Pin 6 Debounce Enable bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN5</name>
              <description>Pin 5 Debounce Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN4</name>
              <description>Pin 4 Debounce Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN3</name>
              <description>Pin 3 Debounce Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN2</name>
              <description>Pin 2 Debounce Enable bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN1</name>
              <description>Pin 1 Debounce Enable bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN0</name>
              <description>Pin 0 Debounce Enable bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="PA">
      <name>PB</name>
      <version>1.0</version>
      <description>General Port B</description>
      <groupName>GPIO</groupName>
      <baseAddress>0x30000100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
      </registers>
    </peripheral>
    <peripheral derivedFrom="PA">
      <name>PC</name>
      <version>1.0</version>
      <description>General Port C</description>
      <groupName>GPIO</groupName>
      <baseAddress>0x30000200</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
      </registers>
    </peripheral>
    <peripheral derivedFrom="PA">
      <name>PD</name>
      <version>1.0</version>
      <description>General Port D</description>
      <groupName>GPIO</groupName>
      <baseAddress>0x30000300</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
      </registers>
    </peripheral>
    <peripheral derivedFrom="PA">
      <name>PE</name>
      <version>1.0</version>
      <description>General Port E</description>
      <groupName>GPIO</groupName>
      <baseAddress>0x30000400</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
      </registers>
    </peripheral>
    <peripheral derivedFrom="PA">
      <name>PF</name>
      <version>1.0</version>
      <description>General Port F</description>
      <groupName>GPIO</groupName>
      <baseAddress>0x30000500</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
      </registers>
    </peripheral>
    <peripheral>
      <name>CRC</name>
      <version>1.0</version>
      <description>CYCLIC REDUNDANCY CHECK AND CHECKSUM</description>
      <groupName>CRC</groupName>
      <baseAddress>0x30001000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x020</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CRC_CR</name>
          <description>CRC/Checksum Control Register. Notes: 1. The CRCRLT register and the CRC/Checksum block should be initialized by writing "1b" to the RLTCLR bit before a new CRC/Checksum calculation. 2. The CRCRUN bit should be set to "1b" last time after setting appropriate values to the registers. 3. On the user mode, it will be calculated every writing data to the CRCIN register during CRCRUN==1. 4. On the user mode with SARINC==0, the block is finished by writing "0b" to the CRCRUN bit. 4. It is prohibited writing any data to the CRCIN register during CRCRUN==0. 5. The checksum is calculated by byte unit. Ex) On 0x34A7E991, CRCRLT = 0x34 + 0xA7 + 0xE9 + 0x91.</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000fb</resetMask>
          <fields>
            <field>
              <name>MODS</name>
              <description>User/Auto Mode Selection bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
              </enumeratedValues>
            </field>
            <field>
              <name>RLTCLR</name>
              <description>CRC/Checksum Result Data Register (CRCRLT) Initialization bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MDSEL</name>
              <description>CRC/Checksum Selection bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>POLYS</name>
              <description>Polynomial Selection bit (CRC only)</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SARINC</name>
              <description>CRC/Checksum Start Address Auto Increment Control bit (User mode only)</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIRSTBS</name>
              <description>First Shifted-in Selection bit (CRC only)</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CRCRUN</name>
              <description>CRC/Checksum Start Control and Busy bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CRC_IN</name>
          <description>CRC/Checksum Input Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
          </fields>
        </register>
        <register>
          <name>CRC_RLT</name>
          <description>CRC/Checksum Result Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
          </fields>
        </register>
        <register>
          <name>CRC_INIT</name>
          <description>CRC/Checksum Initial Data Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
          </fields>
        </register>
        <register>
          <name>CRC_SADR</name>
          <description>CRC/Checksum Start Address Register. Note: The LSB-7bits of the start address should be "0x00" on the "Auto mode".</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x10000000</resetValue>
          <resetMask>0xfffffffc</resetMask>
          <fields>
          </fields>
        </register>
        <register>
          <name>CRC_EADR</name>
          <description>CRC/Checksum End Address Register. Note: The LSB-7bits of the end address should be "0x7c" on the "Auto mode".</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x10007ffc</resetValue>
          <resetMask>0xfffffffc</resetMask>
          <fields>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>INT</name>
      <version>1.0</version>
      <description>Interrupt</description>
      <groupName>INT</groupName>
      <baseAddress>0x40001000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x500</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>INTC_PBTRIG</name>
          <description>Port B Interrupt Trigger Selection Register</description>
          <addressOffset>0x004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>ITRIG7</name>
              <description>Pin 7 Interrupt Trigger Selection bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG6</name>
              <description>Pin 6 Interrupt Trigger Selection bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG5</name>
              <description>Pin 5 Interrupt Trigger Selection bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG4</name>
              <description>Pin 4 Interrupt Trigger Selection bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG3</name>
              <description>Pin 3 Interrupt Trigger Selection bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG2</name>
              <description>Pin 2 Interrupt Trigger Selection bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG1</name>
              <description>Pin 1 Interrupt Trigger Selection bit</description>
              <bitRange>[01:01</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG0</name>
              <description>Pin 0 Interrupt Trigger Selection bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_PCTRIG</name>
          <description>Port C Interrupt Trigger Selection Register</description>
          <addressOffset>0x008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000000f</resetMask>
          <fields>
            <field>
              <name>ITRIG7</name>
              <description>Pin 7 Interrupt Trigger Selection bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG6</name>
              <description>Pin 6 Interrupt Trigger Selection bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG5</name>
              <description>Pin 5 Interrupt Trigger Selection bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG4</name>
              <description>Pin 4 Interrupt Trigger Selection bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG3</name>
              <description>Pin 3 Interrupt Trigger Selection bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG2</name>
              <description>Pin 2 Interrupt Trigger Selection bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG1</name>
              <description>Pin 1 Interrupt Trigger Selection bit</description>
              <bitRange>[01:01</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG0</name>
              <description>Pin 0 Interrupt Trigger Selection bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_PETRIG</name>
          <description>Port E Interrupt Trigger Selection Register</description>
          <addressOffset>0x010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000000f</resetMask>
          <fields>
            <field>
              <name>ITRIG7</name>
              <description>Pin 7 Interrupt Trigger Selection bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG6</name>
              <description>Pin 6 Interrupt Trigger Selection bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG5</name>
              <description>Pin 5 Interrupt Trigger Selection bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG4</name>
              <description>Pin 4 Interrupt Trigger Selection bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG3</name>
              <description>Pin 3 Interrupt Trigger Selection bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG2</name>
              <description>Pin 2 Interrupt Trigger Selection bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG1</name>
              <description>Pin 1 Interrupt Trigger Selection bit</description>
              <bitRange>[01:01</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITRIG0</name>
              <description>Pin 0 Interrupt Trigger Selection bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_PBCR</name>
          <description>Port B Interrupt Control Register</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>INTCTL7</name>
              <description>Pin 7 Interrupt Control bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL6</name>
              <description>Pin 6 Interrupt Control bits</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL5</name>
              <description>Pin 5 Interrupt Control bits</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL4</name>
              <description>Pin 4 Interrupt Control bits</description>
              <bitRange>[09:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL3</name>
              <description>Pin 3 Interrupt Control bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL2</name>
              <description>Pin 2 Interrupt Control bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL1</name>
              <description>Pin 1 Interrupt Control bits</description>
              <bitRange>[03:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL0</name>
              <description>Pin 0 Interrupt Control bits</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_PCCR</name>
          <description>Port C Interrupt Control Register</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>INTCTL7</name>
              <description>Pin 7 Interrupt Control bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL6</name>
              <description>Pin 6 Interrupt Control bits</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL5</name>
              <description>Pin 5 Interrupt Control bits</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL4</name>
              <description>Pin 4 Interrupt Control bits</description>
              <bitRange>[09:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL3</name>
              <description>Pin 3 Interrupt Control bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL2</name>
              <description>Pin 2 Interrupt Control bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL1</name>
              <description>Pin 1 Interrupt Control bits</description>
              <bitRange>[03:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL0</name>
              <description>Pin 0 Interrupt Control bits</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_PECR</name>
          <description>Port E Interrupt Control Register</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>INTCTL7</name>
              <description>Pin 7 Interrupt Control bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL6</name>
              <description>Pin 6 Interrupt Control bits</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL5</name>
              <description>Pin 5 Interrupt Control bits</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL4</name>
              <description>Pin 4 Interrupt Control bits</description>
              <bitRange>[09:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL3</name>
              <description>Pin 3 Interrupt Control bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL2</name>
              <description>Pin 2 Interrupt Control bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL1</name>
              <description>Pin 1 Interrupt Control bits</description>
              <bitRange>[03:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTCTL0</name>
              <description>Pin 0 Interrupt Control bits</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_PBFLAG</name>
          <description>Port B Interrupt Flag Register</description>
          <addressOffset>0x204</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>FLAG7</name>
              <description>Pin 7 Interrupt Flag bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG6</name>
              <description>Pin 6 Interrupt Flag bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG5</name>
              <description>Pin 5 Interrupt Flag bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG4</name>
              <description>Pin 4 Interrupt Flag bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG3</name>
              <description>Pin 3 Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG2</name>
              <description>Pin 2 Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG1</name>
              <description>Pin 1 Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG0</name>
              <description>Pin 0 Interrupt Flag bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_PCFLAG</name>
          <description>Port C Interrupt Flag Register</description>
          <addressOffset>0x208</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000000f</resetMask>
          <fields>
            <field>
              <name>FLAG7</name>
              <description>Pin 7 Interrupt Flag bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG6</name>
              <description>Pin 6 Interrupt Flag bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG5</name>
              <description>Pin 5 Interrupt Flag bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG4</name>
              <description>Pin 4 Interrupt Flag bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG3</name>
              <description>Pin 3 Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG2</name>
              <description>Pin 2 Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG1</name>
              <description>Pin 1 Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG0</name>
              <description>Pin 0 Interrupt Flag bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_PEFLAG</name>
          <description>Port E Interrupt Flag Register</description>
          <addressOffset>0x210</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000000f</resetMask>
          <fields>
            <field>
              <name>FLAG7</name>
              <description>Pin 7 Interrupt Flag bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG6</name>
              <description>Pin 6 Interrupt Flag bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG5</name>
              <description>Pin 5 Interrupt Flag bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG4</name>
              <description>Pin 4 Interrupt Flag bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG3</name>
              <description>Pin 3 Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG2</name>
              <description>Pin 2 Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG1</name>
              <description>Pin 1 Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG0</name>
              <description>Pin 0 Interrupt Flag bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_EINT0CONF1</name>
          <description>External Interrupt 0 Configuration Register 1</description>
          <addressOffset>0x300</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CONF7</name>
              <description>Pin 7 Configuration bits for External Interrupt Group</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF6</name>
              <description>Pin 6 Configuration bits for External Interrupt Group</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF5</name>
              <description>Pin 5 Configuration bits for External Interrupt Group</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF4</name>
              <description>Pin 4 Configuration bits for External Interrupt Group</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF3</name>
              <description>Pin 3 Configuration bits for External Interrupt Group</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF2</name>
              <description>Pin 2 Configuration bits for External Interrupt Group</description>
              <bitRange>[11:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF1</name>
              <description>Pin 1 Configuration bits for External Interrupt Group</description>
              <bitRange>[07:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF0</name>
              <description>Pin 0 Configuration bits for External Interrupt Group</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_EINT1CONF1</name>
          <description>External Interrupt Configuration Register 1</description>
          <addressOffset>0x304</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CONF7</name>
              <description>Pin 7 Configuration bits for External Interrupt Group</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF6</name>
              <description>Pin 6 Configuration bits for External Interrupt Group</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF5</name>
              <description>Pin 5 Configuration bits for External Interrupt Group</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF4</name>
              <description>Pin 4 Configuration bits for External Interrupt Group</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF3</name>
              <description>Pin 3 Configuration bits for External Interrupt Group</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF2</name>
              <description>Pin 2 Configuration bits for External Interrupt Group</description>
              <bitRange>[11:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF1</name>
              <description>Pin 1 Configuration bits for External Interrupt Group</description>
              <bitRange>[07:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF0</name>
              <description>Pin 0 Configuration bits for External Interrupt Group</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_EINT2CONF1</name>
          <description>External Interrupt Configuration Register 1</description>
          <addressOffset>0x308</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CONF7</name>
              <description>Pin 7 Configuration bits for External Interrupt Group</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF6</name>
              <description>Pin 6 Configuration bits for External Interrupt Group</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF5</name>
              <description>Pin 5 Configuration bits for External Interrupt Group</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF4</name>
              <description>Pin 4 Configuration bits for External Interrupt Group</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF3</name>
              <description>Pin 3 Configuration bits for External Interrupt Group</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF2</name>
              <description>Pin 2 Configuration bits for External Interrupt Group</description>
              <bitRange>[11:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF1</name>
              <description>Pin 1 Configuration bits for External Interrupt Group</description>
              <bitRange>[07:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF0</name>
              <description>Pin 0 Configuration bits for External Interrupt Group</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_EINT3CONF1</name>
          <description>External Interrupt Configuration Register 1</description>
          <addressOffset>0x30c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CONF7</name>
              <description>Pin 7 Configuration bits for External Interrupt Group</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF6</name>
              <description>Pin 6 Configuration bits for External Interrupt Group</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF5</name>
              <description>Pin 5 Configuration bits for External Interrupt Group</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF4</name>
              <description>Pin 4 Configuration bits for External Interrupt Group</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF3</name>
              <description>Pin 3 Configuration bits for External Interrupt Group</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF2</name>
              <description>Pin 2 Configuration bits for External Interrupt Group</description>
              <bitRange>[11:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF1</name>
              <description>Pin 1 Configuration bits for External Interrupt Group</description>
              <bitRange>[07:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONF0</name>
              <description>Pin 0 Configuration bits for External Interrupt Group</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTC_MSK</name>
          <description>Interrupt Source Mask Register</description>
          <addressOffset>0x400</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>IMSK31</name>
              <description>INT 31 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <description>Unmask</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IMSK30</name>
              <description>INT 30 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK29</name>
              <description>INT 29 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK28</name>
              <description>INT 28 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK27</name>
              <description>INT 27 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK26</name>
              <description>INT 26 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK25</name>
              <description>INT 25 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK24</name>
              <description>INT 24 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK23</name>
              <description>INT 23 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK22</name>
              <description>INT 22 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK21</name>
              <description>INT 21 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK20</name>
              <description>INT 20 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK19</name>
              <description>INT 19 Wake-up Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK18</name>
              <description>INT 18 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK17</name>
              <description>INT 17 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK16</name>
              <description>INT 16 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK15</name>
              <description>INT 15 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK14</name>
              <description>INT 14 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK13</name>
              <description>INT 13 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK12</name>
              <description>INT 12 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK11</name>
              <description>INT 11 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK10</name>
              <description>INT 10 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK09</name>
              <description>INT 9 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK08</name>
              <description>INT 8 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK07</name>
              <description>INT 7 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK06</name>
              <description>INT 6 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK05</name>
              <description>INT 5 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK04</name>
              <description>INT 4 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK03</name>
              <description>INT 3 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK02</name>
              <description>INT 2 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK01</name>
              <description>INT 1 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMSK00</name>
              <description>INT 0 Interrupt Source Mask bit from "Sleep"/"Deep Sleep" mode</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
      <interrupt>
        <name>EINT0</name>
        <value>03</value>
      </interrupt>
      <interrupt>
        <name>EINT1</name>
        <value>04</value>
      </interrupt>
      <interrupt>
        <name>EINT2</name>
        <value>05</value>
      </interrupt>
      <interrupt>
        <name>EINT3</name>
        <value>06</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>SCUCG</name>
      <version>1.0</version>
      <description>CLCOK GENERATION</description>
      <groupName>SCU</groupName>
      <baseAddress>0x40001800</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SCU_SCCR</name>
          <description>System Clock Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffff0003</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0x570A to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>MCLKSEL</name>
              <description>Main Clock Selection bits, MCLK</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MCLK_HIRC</name>
                  <description>High frequency Internal RC oscillator (40MHz), HIRC</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCLK_XMOSC</name>
                  <description>External main oscillator (2 - 40MHz), XMOSC</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCLK_XSOSC</name>
                  <description>External sub oscillator (32.768kHz), XSOSC</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCLK_WDTRC</name>
                  <description>Internal watch-dog timer RC oscillator (40kHz), WDTRC</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_CLKSRCR</name>
          <description>Clock Source Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000c</resetValue>
          <resetMask>0xffff310f</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0xA507 to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>HIRCSEL</name>
              <description>HIRC Frequency Selection bits</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIRC_40MHz</name>
                  <description>40MHz HIRC</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIRC_20MHz</name>
                  <description>20MHz HIRC</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIRC_10MHz</name>
                  <description>10MHz HIRC</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIRC_5MHz</name>
                  <description>5MHz HIRC</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XMFRNG</name>
              <description>External Main Oscillator Frequency Range Selection bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>XMOSC_XTAL</name>
                  <description>x-tal for XMOSC, 2 to 16MHz</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>XMOSC_EXTCLK</name>
                  <description>External clock for XMOSC, 2MHz to 40MHz</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WDTRCEN</name>
              <description>WDTRC Enable bit, Watch-dog timer RC oscillator</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_WDTRC</name>
                  <description>Disable WDTRC</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_WDTRC</name>
                  <description>Enable WDTRC</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIRCEN</name>
              <description>HIRC Enable bit, High frequency internal RC oscillator</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_HIRC</name>
                  <description>Disable HIRC</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_HIRC</name>
                  <description>Enable HIRC</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XMOSCEN</name>
              <description>XMOSC Enable bit, External main oscillator</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_XMOSC</name>
                  <description>Disable XMOSC</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_XMOSC</name>
                  <description>Enable XMOSC</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XSOSCEN</name>
              <description>XSOSC Enable bit, External sub oscillator</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_XSOSC</name>
                  <description>Disable XSOSC</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_XSOSC</name>
                  <description>Enable XSOSC</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_SCDIVR1</name>
          <description>System Clock Divide Register 1</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000077</resetMask>
          <fields>
            <field>
              <name>WLDIV</name>
              <description>Clock Divide bits for Watch Timer and LCD Driver, Divider 2</description>
              <bitRange>[06:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>MCLK/64</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>MCLK/128</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>010</name>
                  <description>MCLK/256</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>011</name>
                  <description>MCLK/512</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>100</name>
                  <description>MCLK/1024</description>
                  <value>4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HDIV</name>
              <description>Clock Divide bits for HCLK, Divider 0</description>
              <bitRange>[02:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>MCLK/16</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>MCLK/8</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>010</name>
                  <description>MCLK/4</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>011</name>
                  <description>MCLK/2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>100</name>
                  <description>MCLK/1</description>
                  <value>4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_SCDIVR2</name>
          <description>System Clock Divide Register 2</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000033</resetMask>
          <fields>
            <field>
              <name>SYSTDIV</name>
              <description>Clock Divide bits for SysTick Timer, Divider 3</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>HCLK/1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>HCLK/2</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>HCLK/4</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>11</name>
                  <description>HCLK/8</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PDIV</name>
              <description>Clock Divide bits for PCLK, Divider 1</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>HCLK/1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>HCLK/2</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>HCLK/4</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>11</name>
                  <description>HCLK/8</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_CLKOCR</name>
          <description>Clock Output Control Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>CLKOEN</name>
              <description>Clock Output Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>POLSEL</name>
              <description>Clock Output Polarity Selection bit when disable</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLKODIV</name>
              <description>Output Clock Divide bits, Divider 4</description>
              <bitRange>[05:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLKOS</name>
              <description>Clock Output Selection bits</description>
              <bitRange>[02:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_CMONCR</name>
          <description>Clock Monitoring Control Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>MONEN</name>
              <description>Clock Monitoring Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MACTS</name>
              <description>Clock Monitoring Action Selection bits</description>
              <bitRange>[06:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MONFLAG</name>
              <description>Clock Monitoring Result Flag bit (Except the MCLK is selected for monitoring)</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NMINTFG</name>
              <description>Clock Monitoring Interrupt Flag bit (only during the MCLK is selected for monitoring)</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MONCS</name>
              <description>Monitored Clock Selection bits</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_PPCLKEN1</name>
          <description>Peripheral Clock Enable Register 1</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000002</resetValue>
          <resetMask>0x003f003f</resetMask>
          <fields>
            <field>
              <name>T21CLKE</name>
              <description>Timer 21 Clock Enable bit</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T20CLKE</name>
              <description>Timer 20 Clock Enable bit</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CLKE</name>
              <description>Timer 30 Clock Enable bit</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T12CLKE</name>
              <description>Timer 12 Clock Enable bit</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T11CLKE</name>
              <description>Timer 11 Clock Enable bit</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T10CLKE</name>
              <description>Timer 10 Clock Enable bit</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PFCLKE</name>
              <description>Port F Clock Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PECLKE</name>
              <description>Port E Clock Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDCLKE</name>
              <description>Port D Clock Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PCCLKE</name>
              <description>Port C Clock Enable bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PBCLKE</name>
              <description>Port B Clock Enable bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PACLKE</name>
              <description>Port A Clock Enable bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_PPCLKEN2</name>
          <description>Peripheral Clock Enable Register 2</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00020000</resetValue>
          <resetMask>0x000f34cf</resetMask>
          <fields>
            <field>
              <name>FMCLKE</name>
              <description>Flash Memory Control Clock Enable bit</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVICLKE</name>
              <description>LVI (Low Voltage Indicator) Clock Enable bit</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTCLKE</name>
              <description>WDT (Watch-dog Timer) Clock Enable bit</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WTCLKE</name>
              <description>WT (Watch Timer) Clock Enable bit</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LCDCLKE</name>
              <description>LCD Controller Clock Enable bit</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CRCLKE</name>
              <description>CRC (Cyclic Redundancy Check) Clock Enable bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADCLKE</name>
              <description>A/DC (Analog to Digital Converter) Clock Enable bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1CLKE</name>
              <description>I2C1 (Inter-integrated Circuit) Clock Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0CLKE</name>
              <description>I2C0 (Inter-integrated Circuit) Clock Enable bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UT1CLKE</name>
              <description>UART1 Clock Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UT0CLKE</name>
              <description>UART0 Clock Enable bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UST11CLKE</name>
              <description>USART11 Clock Enable bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UST10CLKE</name>
              <description>USART10 Clock Enable bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_PPCLKSR</name>
          <description>Peripheral Clock Selection Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x001200d9</resetMask>
          <fields>
            <field>
              <name>T20CLK</name>
              <description>Timer 20 Clock Selection bit</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CLK</name>
              <description>Timer 30 Clock Selection bit</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LCDCLK</name>
              <description>LCD Driver Clock Selection bit</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WTCLK</name>
              <description>Watch Timer Clock Selection bit</description>
              <bitRange>[04:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTCLK</name>
              <description>Watch-dog Timer Clock Selection bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_PPRST1</name>
          <description>Peripheral Reset Register 1</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x003f003f</resetMask>
          <fields>
            <field>
              <name>T21RST</name>
              <description>Timer 21 Reset bit</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T20RST</name>
              <description>Timer 20 Reset bit</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30RST</name>
              <description>Timer 30 Reset bit</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T12RST</name>
              <description>Timer 12 Reset bit</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T11RST</name>
              <description>Timer 11 Reset bit</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T10RST</name>
              <description>Timer 10 Reset bit</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PFRST</name>
              <description>Port F Reset bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PERST</name>
              <description>Port E Reset bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PDRST</name>
              <description>Port D Reset bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PCRST</name>
              <description>Port C Reset bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PBRST</name>
              <description>Port B Reset bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PARST</name>
              <description>Port A Reset bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_PPRST2</name>
          <description>Peripheral Reset Register 2</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000d34cf</resetMask>
          <fields>
            <field>
              <name>FMCRST</name>
              <description>Flash Memory Control Reset bit</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVIRST</name>
              <description>LVI (Low Voltage Indicator) Reset bit</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WTRST</name>
              <description>WT (Watch Timer) Reset bit</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LCDRST</name>
              <description>LCD Controller Reset bit</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CRRST</name>
              <description>CRC (Cyclic Redundancy Check) Reset bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADRST</name>
              <description>A/DC (Analog to Digital Converter) Reset bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1RST</name>
              <description>I2C1 (Inter-integrated Circuit) Reset bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0RST</name>
              <description>I2C0 (Inter-integrated Circuit) Reset bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UT1RST</name>
              <description>UART1 Reset bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UT0RST</name>
              <description>UART0 Reset bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UST11RST</name>
              <description>USART11 Reset bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UST10RST</name>
              <description>USART10 Reset bit</description>
              <bitRange>[00:00]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_XTFLSR</name>
          <description>X-tal Filter Selection Register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000005</resetValue>
          <resetMask>0xffff0007</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0x9B37 to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>XRNS</name>
              <description>External Main Oscillator Filter Selection bits.</description>
              <bitRange>[02:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>WDT</name>
      <version>1.0</version>
      <description>WATCH-DOG TIMER</description>
      <groupName>WDT</groupName>
      <baseAddress>0x40001a00</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x020</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>WDT_CR</name>
          <description>Watch-dog Timer Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0x5A69 to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RSTEN</name>
              <description>Watch-dog Timer Reset Enable bits</description>
              <bitRange>[15:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_WDT_RST</name>
                  <description>Disable watch-dog timer reset</description>
                  <value>0x25</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_WDT_RST</name>
                  <description>Enable watch-dog timer reset</description>
                  <value>0x00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTEN</name>
              <description>Watch-dog Timer Counter Enable bits</description>
              <bitRange>[09:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_WDT_CNT</name>
                  <description>Disable watch-dog timer counter</description>
                  <value>0x1a</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_WDT_CNT</name>
                  <description>Enable watch-dog timer counter</description>
                  <value>0x00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WINMIEN</name>
              <description>Watch-dog Timer Window Match Interrupt Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_WDT_WDM_INT</name>
                  <description>Disable window data match interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_WDT_WDM_INT</name>
                  <description>Enable window data match interrupt</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UNFIEN</name>
              <description>Watch-dog Timer Underflow Interrupt Enable bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_WDT_UDF_INT</name>
                  <description>Disable watch-dog timer underflow interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_WDT_UDF_INT</name>
                  <description>Enable watch-dog timer underflow interrupt</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLKDIV</name>
              <description>Watch-dog Timer Clock Divider bits, The clock which is selected by PPCLKSR[0]</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WDT_CLK_DIVIDER_4</name>
                  <description>fWDT/4</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_CLK_DIVIDER_16</name>
                  <description>fWDT/16</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_CLK_DIVIDER_64</name>
                  <description>fWDT/64</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_CLK_DIVIDER_256</name>
                  <description>fWDT/256</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDT_SR</name>
          <description>Watch-dog Timer Status Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x0000083</resetMask>
          <fields>
            <field>
              <name>DBGCNTEN</name>
              <description>Watch-dog Timer Counter Enable bit. When the core is halted in the debug mode. Note: This bit is cleared to "0b" only by POR reset.</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RUN_CORE_HALTED</name>
                  <description>The watch-dog timer counter continues even if the core is halted.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP_CORE_HALTED</name>
                  <description>The watch-dog timer counter is stopped when the core is halted.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WINMIFLAG</name>
              <description>Watch-dog Timer Window Match Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WDT_WDM_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_WDM_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UNFIFLAG</name>
              <description>Watch-dog Timer Underflow Interrupt Flag bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WDT_UDF_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_UDF_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDT_DR</name>
          <description>Watch-dog Timer Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00ffffff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>Watch-dog Timer Data bits. The range is 0x000000 to 0xFFFFFF.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDT_CNT</name>
          <description>Watch-dog Timer Counter Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00ffffff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Watch-dog Timer Counter bits.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDT_WINDR</name>
          <description>Watch-dog Timer Window Data Register (Note: Once any value is written to this window data register, the register can't be changed until a system reset.)</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00001fff</resetValue>
          <resetMask>0x00ffffff</resetMask>
          <fields>
            <field>
              <name>WDATA</name>
              <description>Watch-dog Timer Window Data bits. The range is 0x000000 to 0xFFFFFF.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDT_CNTR</name>
          <description>Watch-dog Timer Counter Reload Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>CNTR</name>
              <description>Watch-dog Timer Counter Reload bits.</description>
              <bitRange>[07:00]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RELOAD_WDTDR</name>
                  <description>Reload the WDTDR value to watch-dog timer counter and re-start. (Automatically cleared to "0x00" after operation)</description>
                  <value>0x6a</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNLOAD_WDTDR</name>
                  <description>No effect</description>
                  <value>0x00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
      <interrupt>
        <name>WDT</name>
        <value>02</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>FMC</name>
      <version>1.0</version>
      <description>FLASH MEMORY CONTROLLER</description>
      <groupName>FMC</groupName>
      <baseAddress>0x40001b00</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x180</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>FMC_ADR</name>
          <description>Flash Memory Address Register. Note: The LSB-2bits of the target flash address is always considered to "00b".</description>
          <addressOffset>0x000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x5fffff80</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADDR</name>
              <description>Flash Memory Address Pointer. This register is reset to 0x5FFFFF80 immediately after one time operation.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMC_IDR1</name>
          <description>Flash Memory Identification Register 1</description>
          <addressOffset>0x004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ID0</name>
              <description>Flash Memory Identification 0</description>
              <bitRange>[31:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMC_IDR2</name>
          <description>Flash Memory Identification Register 2. Notes: 1. The FMIDR0/1 registers are automatically cleared to logic 0x00000000 immediately after one time operation except "flash page buffer reset mode". 2. The FMIDR0/1 registers should be written with correct values in turn. 3. If incorrect values are written to the FMIDR0/1 registers, the registers are cleared to logic 0x00000000.</description>
          <addressOffset>0x008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ID1</name>
              <description>Flash Memory Identification 1</description>
              <bitRange>[31:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMC_CR</name>
          <description>Flash Memory Control Register. Notes: 1. During a flash memory operation mode, the all interrupts are on disable state regardless of enable bits. 2. The FMKEY[7:0] and FMOD[3:0] bits are automatically cleared to logic "0x00" immediately after one time operation.</description>
          <addressOffset>0x00c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffff8f</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0x6C93 to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FMKEY</name>
              <description>Flash Memory Operation Area Selection bits</description>
              <bitRange>[15:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FMBUSY</name>
              <description>Flash Memory Operation Mode Busy bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FMOD</name>
              <description>Flash Memory Operation Mode Selection bits</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMC_BCR</name>
          <description>Flash Memory Configure Area Bulk Erase Control Register. Note: This register is automatically cleared to logic "0x00" immediately after one time operation.</description>
          <addressOffset>0x010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffff0fff</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0xC1BE to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>CNF3BEN</name>
              <description>Configure Option Page 3 Bulk Erase Enable bits.</description>
              <bitRange>[11:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CNF2BEN</name>
              <description>Configure Option Page 2 Bulk Erase Enable bits.</description>
              <bitRange>[07:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CNF1BEN</name>
              <description>Configure Option Page 1 Bulk Erase Enable bits.</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMC_ERFLAG</name>
          <description>Flash Memory Hard Fault Flag</description>
          <addressOffset>0x014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>INSTFLAG</name>
              <description>Don't care</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
              </enumeratedValues>
            </field>
            <field>
              <name>FMOPFLAG</name>
              <description>Error bit of Flash Memory Operation Procedure. This bit is set to logic 1 if there is a wrong procedure for flash memory operation.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FMC_PAGEBUF</name>
          <description>Flash Memory Page Buffer Area</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <fields>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>WT</name>
      <version>1.0</version>
      <description>WATCH TIMER</description>
      <groupName>WT</groupName>
      <baseAddress>0x40002000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x010</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>WT_CR</name>
          <description>Watch Timer Control Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000bb</resetMask>
          <fields>
            <field>
              <name>WTEN</name>
              <description>Watch Timer Operation Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_WT</name>
                  <description>Disable watch timer operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_WT</name>
                  <description>Enable watch timer operation</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTINTV</name>
              <description>Watch Timer Interval Selection bits.</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_7</name>
                  <description>fWT/2^7</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_13</name>
                  <description>fWT/2^13</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_14</name>
                  <description>fWT/2^14</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_14_</name>
                  <description>fWT/(2^14x(WTDR value + 1))</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTIEN</name>
              <description>Watch Timer Interrupt Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_WT_INT</name>
                  <description>Disable watch timer interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_WT_INT</name>
                  <description>Enable watch timer interrupt</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTIFLAG</name>
              <description>Watch Timer Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WT_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTCLR</name>
              <description>Watch Timer Counter and Divider Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LET_WT_CNT_BE</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLEAR_WT_CNT</name>
                  <description>Clear the counter and divider (Automatically cleared to "0b" after operation)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WT_DR</name>
          <description>Watch Timer Data Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>WTDATA</name>
              <description>Watch Timer Data bits. The range is 0x001 to 0xFFF.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WT_CNT</name>
          <description>Watch Timer Counter Register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Watch Timer Counter bits.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
      <interrupt>
        <name>WT</name>
        <value>12</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>T10</name>
      <version>1.0</version>
      <description>TIMER COUNTER 10/11/12</description>
      <groupName>TC</groupName>
      <baseAddress>0x40002100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>TIMERn_CR</name>
          <description>Timer/Counter n Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000f9ff</resetMask>
          <fields>
            <field>
              <name>TnEN</name>
              <description>Timer n Operation Enable bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
              </enumeratedValues>
            </field>
            <field>
              <name>TnCLK</name>
              <description>Timer n Clock Selection bit (Note: This bit should be changed during TnEN bit is "0b".)</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMS</name>
              <description>Timer n Operation Mode Selection bits (Note: These bits should be changed during TnEN bit is "0b".)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnECE</name>
              <description>Timer n External Clock Edge Selection bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnOPOL</name>
              <description>TnOUT Polarity Selection bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCPOL</name>
              <description>Timer n Capture Polarity Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMIEN</name>
              <description>Timer n Match Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCIEN</name>
              <description>Timer n Capture Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMIFLAG</name>
              <description>Timer n Match Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCIFLAG</name>
              <description>Timer n Capture Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnPAU</name>
              <description>Timer n Counter Temporary Pause Control bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCLR</name>
              <description>Timer n Counter and Prescaler Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERn_ADR</name>
          <description>Timer/Counter n A Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>ADATA</name>
              <description>Timer/Counter n A Data bits. The range is 0x0000 to 0xFFFF. Note: Do not write "0000H" in the TnADR register when PPG mode.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERn_BDR</name>
          <description>Timer/Counter n B Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>Timer/Counter n B Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERn_CAPDR</name>
          <description>Timer/Counter n Capture Data Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CAPD</name>
              <description>Timer/Counter n Capture Data bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERn_PREDR</name>
          <description>Timer/Counter n Prescaler Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>PRED</name>
              <description>Timer/Counter n Prescaler Data bits.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERn_CNT</name>
          <description>Timer/Counter n Counter Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Timer/Counter n Counter bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
      <interrupt>
        <name>TIMER10</name>
        <value>07</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="T10">
      <name>T11</name>
      <version>1.0</version>
      <description>TIMER COUNTER 10/11/12</description>
      <groupName>TC</groupName>
      <baseAddress>0x40002200</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER11</name>
        <value>08</value>
      </interrupt>
      <registers>
      </registers>
    </peripheral>
    <peripheral derivedFrom="T10">
      <name>T12</name>
      <version>1.0</version>
      <description>TIMER COUNTER 10/11/12</description>
      <groupName>TC</groupName>
      <baseAddress>0x40002300</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER12</name>
        <value>09</value>
      </interrupt>
      <registers>
      </registers>
    </peripheral>
    <peripheral>
      <name>T30</name>
      <version>1.0</version>
      <description>TIMER COUNTER 30</description>
      <groupName>TC</groupName>
      <baseAddress>0x40002400</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x040</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>TIMER30_CR</name>
          <description>Timer/Counter 30 Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>T30EN</name>
              <description>Timer 30 Operation Enable bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_T30</name>
                  <description>Disable timer 30 operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_T30</name>
                  <description>Enable timer 30 operation (Counter clear and start)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T30CLK</name>
              <description>Timer 30 Clock Selection bit (Note: This bit should be changed during T30EN bit is "0b".)</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SELECT_INTERNAL_CLK</name>
                  <description>Select an internal prescaler clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SELECT_EXTERNAL_CLK</name>
                  <description>Select an external clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T30MS</name>
              <description>Timer 30 Operation Mode Selection bits (Note: These bits should be changed during T30EN bit is "0b".)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTERVAL_MODE</name>
                  <description>Interval mode (All match interrupts can occur)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAPTURE_MODE</name>
                  <description>Capture mode (The Period-match interrupt can occur)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BACK_TO_BACK_MODE</name>
                  <description>Back-to-back mode (All interrupts can occur)</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T30ECE</name>
              <description>Timer 30 External Clock Edge Selection bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FORCA</name>
              <description>Timer 30 Output Mode Selection bit. This bit should be changed when the T30EN is "0b". Note: If this bit is changed on operation, it shall apply from the next period.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DLYEN</name>
              <description>Delay Time Insertion Enable bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DLYPOS</name>
              <description>Delay Time Insertion Position</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CPOL</name>
              <description>Timer 30 Capture Polarity Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UPDT</name>
              <description>Data Reload Time Selection bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PMOC</name>
              <description>Period Match Interrupt Occurrence Selection (Note: A period match counter is cleared as 0x00 when the T3nCLR bit is set or the PMOC[2:0] bits are changed.)</description>
              <bitRange>[03:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CLR</name>
              <description>Timer 30 Counter and Prescaler Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LET_T30_CNT_BE</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLEAR_T30_CNT</name>
                  <description>Clear timer 30 counter and prescaler (Automatically cleared to "0b" after operation)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_PDR</name>
          <description>Timer/Counter 30 Period Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>PDATA</name>
              <description>Timer/Counter 30 Period Data bits. The range is 0x0002 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_ADR</name>
          <description>Timer/Counter 30 A Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>ADATA</name>
              <description>Timer/Counter 30 A Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_BDR</name>
          <description>Timer/Counter 30 B Data Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>Timer/Counter 30 B Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_CDR</name>
          <description>Timer/Counter 30 C Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CDATA</name>
              <description>Timer/Counter 30 C Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_CAPDR</name>
          <description>Timer/Counter 30 Capture Data Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CAPD</name>
              <description>Timer/Counter 30 Capture Data bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_PREDR</name>
          <description>Timer/Counter 30 Prescaler Data Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>PRED</name>
              <description>Timer/Counter 30 Prescaler Data bits.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_CNT</name>
          <description>Timer/Counter 30 Counter Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Timer/Counter 30 Counter bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_OUTCR</name>
          <description>Timer/Counter 30 Output Control Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ff77</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0xE06C to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>POLB</name>
              <description>PWM30xB Output Polarity Selection bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>POLA</name>
              <description>PWM30xA Output Polarity Selection bit</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PABOE</name>
              <description>PWM30AB Output Enable bit</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PBBOE</name>
              <description>PWM30BB Output Enable bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PCBOE</name>
              <description>PWM30CB Output Enable bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PAAOE</name>
              <description>PWM30AA Output Enable bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PBAOE</name>
              <description>PWM30BA Output Enable bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PCAOE</name>
              <description>PWM30CA Output Enable bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLAB</name>
              <description>Configure PWM30AB output When Disable</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLBB</name>
              <description>Configure PWM30BB output When Disable</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLCB</name>
              <description>Configure PWM30CB output When Disable</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLAA</name>
              <description>Configure PWM30AA output When Disable</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLBA</name>
              <description>Configure PWM30BA output When Disable</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLCA</name>
              <description>Configure PWM30CA output When Disable</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_DLY</name>
          <description>Timer/Counter 30 PWM Output Delay Data Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000003ff</resetMask>
          <fields>
            <field>
              <name>DLY</name>
              <description>Timer/Counter 30 PWM Delay Data bits. Delay time: DLY[9:0]/fT30</description>
              <bitRange>[09:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_INTCR</name>
          <description>Timer/Counter 30 Interrupt Control Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000007f</resetMask>
          <fields>
            <field>
              <name>HIZIEN</name>
              <description>Timer 30 Output High-Impedance Interrupt Enable bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CIEN</name>
              <description>Timer 30 Capture Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30BTIEN</name>
              <description>Timer 30 Bottom Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30PMIEN</name>
              <description>Timer 30 Period Match Interrupt Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30AMIEN</name>
              <description>Timer 30 A-ch Match Interrupt Enable bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30BMIEN</name>
              <description>Timer 30 B-ch Match Interrupt Enable bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CMIEN</name>
              <description>Timer 30 C-ch Match Interrupt Enable bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_INTFLAG</name>
          <description>Timer/Counter 30 Interrupt Flag Register</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000007f</resetMask>
          <fields>
            <field>
              <name>HIZIFLAG</name>
              <description>Timer 30 Output High-Impedance Interrupt Flag bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CIFLAG</name>
              <description>Timer 30 Capture Interrupt Flag bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30BTIFLAG</name>
              <description>Timer 30 Bottom Interrupt Flag bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30PMIFLAG</name>
              <description>Timer 30 Period Match Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30AMIFLAG</name>
              <description>Timer 30 A-ch Match Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30BMIFLAG</name>
              <description>Timer 30 B-ch Match Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CMIFLAG</name>
              <description>Timer 30 C-ch Match Interrupt Flag bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_HIZCR</name>
          <description>Timer/Counter 30 High-Impedance Control Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000097</resetMask>
          <fields>
            <field>
              <name>HIZEN</name>
              <description>PWM30xA/PWM30xB Output High-Impedance Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HIZSW</name>
              <description>High-Impedance Output Software Setting</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HEDGE</name>
              <description>High-Impedance Edge Selection</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HIZSTA</name>
              <description>High-Impedance Status</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>HIZCLR</name>
              <description>High-Impedance Output Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_ADTCR</name>
          <description>Timer/Counter 30 A/DC Trigger Control Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000001f</resetMask>
          <fields>
            <field>
              <name>T30BTTG</name>
              <description>Select Timer 30 Bottom for A/DC Trigger Signal Generator</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30PMTG</name>
              <description>Select Timer 30 Period Match for A/DC Trigger Signal Generator</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30AMTG</name>
              <description>Select Timer 30 A-ch Match for A/DC Trigger Signal Generator</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30BMTG</name>
              <description>Select Timer 30 B-ch Match for A/DC Trigger Signal Generator</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CMTG</name>
              <description>Select Timer 30 C-ch Match for A/DC Trigger Signal Generator</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER30_ADTDR</name>
          <description>Timer/Counter 30 A/DC Trigger Generator Data Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00003fff</resetMask>
          <fields>
            <field>
              <name>ADTDATA</name>
              <description>Timer/Counter 30 A/DC Trigger Generation Data bits.</description>
              <bitRange>[13:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
      <interrupt>
        <name>TIMER30</name>
        <value>13</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>T20</name>
      <version>1.0</version>
      <description>TIMER COUNTER 20/21</description>
      <groupName>TC</groupName>
      <baseAddress>0x40002500</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x020</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>TIMER2n_CR</name>
          <description>Timer/Counter 2n Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>TnEN</name>
              <description>Timer n Operation Enable bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
              </enumeratedValues>
            </field>
            <field>
              <name>TnCLK</name>
              <description>Timer n Clock Selection bit (Note: This bit should be changed during TnEN bit is "0b".)</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMS</name>
              <description>Timer n Operation Mode Selection bits (Note: These bits should be changed during TnEN bit is "0b".)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnECE</name>
              <description>Timer n External Clock Edge Selection bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnOPOL</name>
              <description>TnOUT Polarity Selection bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCPOL</name>
              <description>Timer n Capture Polarity Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMIEN</name>
              <description>Timer n Match Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCIEN</name>
              <description>Timer n Capture Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMIFLAG</name>
              <description>Timer n Match Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCIFLAG</name>
              <description>Timer n Capture Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnPAU</name>
              <description>Timer n Counter Temporary Pause Control bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCLR</name>
              <description>Timer n Counter and Prescaler Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER2n_ADR</name>
          <description>Timer/Counter 2n A Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xffffffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADATA</name>
              <description>Timer/Counter n A Data bits. The range is 0x00000000 to 0xFFFFFFFF. Note: Do not write "00000000H" in the TnADR register when PPG mode.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER2n_BDR</name>
          <description>Timer/Counter 2n B Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xffffffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>Timer/Counter n B Data bits. The range is 0x00000000 to 0xFFFFFFFF.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER2n_CAPDR</name>
          <description>Timer/Counter 2n Capture Data Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CAPD</name>
              <description>Timer/Counter n Capture Data bits.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER2n_PREDR</name>
          <description>Timer/Counter 2n Prescaler Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>PRED</name>
              <description>Timer/Counter n Prescaler Data bits.P</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER2n_CNT</name>
          <description>Timer/Counter 2n Counter Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Timer/Counter n Counter bits.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
      <interrupt>
        <name>TIMER20</name>
        <value>15</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="T20">
      <name>T21</name>
      <version>1.0</version>
      <description>TIMER COUNTER 20/21</description>
      <groupName>TC</groupName>
      <baseAddress>0x40002600</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x020</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER21</name>
        <value>16</value>
      </interrupt>
      <registers>
      </registers>
    </peripheral>
    <peripheral>
      <name>ADC</name>
      <version>1.0</version>
      <description>12-BIT A/D CONVERTER</description>
      <groupName>ADC</groupName>
      <baseAddress>0x40003000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x010</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>ADC_CR</name>
          <description>A/D Converter Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000bd3f</resetMask>
          <fields>
            <field>
              <name>ADCEN</name>
              <description>A/DC Module Enable bit (The A/DC is automatically disabled at power down mode)</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_ADC</name>
                  <description>Disable A/DC module operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_ADC</name>
                  <description>Enable A/DC module operation</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRIG</name>
              <description>A/DC Trigger Signal Selection bits</description>
              <bitRange>[13:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADST</name>
                  <description>ADST</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T10_A_MATCH</name>
                  <description>Timer 10 A-match signal</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T11_A_MATCH</name>
                  <description>Timer 11 A-match signal</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T12_A_MATCH</name>
                  <description>Timer 12 A-match signal</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T30_SIGNAL</name>
                  <description>A/DC trigger signal from timer 30</description>
                  <value>4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>REFSEL</name>
              <description>A/DC Reference Selection bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VDD</name>
                  <description>Select analog power (VDD)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AVREF</name>
                  <description>Select external reference (AVREF)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADST</name>
              <description>A/DC Conversion Start bit. This bit is automatically cleared to "0b" after operation</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NONE</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>START_AD_CONVERSION</name>
                  <description>Trigger signal generation for conversion start</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADCIEN</name>
              <description>A/DC Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_ADC_INT</name>
                  <description>Disable A/DC interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_ADC_INT</name>
                  <description>Enable A/DC interrupt</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADCIFLAG</name>
              <description>A/DC Interrupt Flag bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADSEL</name>
              <description>A/D Converter Channel Selection bits</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AN0</name>
                  <description>AN0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN1</name>
                  <description>AN1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN2</name>
                  <description>AN2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN3</name>
                  <description>AN3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN4</name>
                  <description>AN4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN5</name>
                  <description>AN5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN6</name>
                  <description>AN6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN7</name>
                  <description>AN7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN8</name>
                  <description>AN8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN9</name>
                  <description>AN9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN10</name>
                  <description>AN10</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDD18</name>
                  <description>VDD15</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ADC_DR</name>
          <description>A/D Converter Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>ADDATA</name>
              <description>A/D Converter Result Data bits</description>
              <bitRange>[11:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADC_PREDR</name>
          <description>A/D Converter Prescaler Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000f</resetValue>
          <resetMask>0x0000001f</resetMask>
          <fields>
            <field>
              <name>PRED</name>
              <description>A/D Converter Prescaler Data bits.</description>
              <bitRange>[04:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
      <interrupt>
        <name>ADC</name>
        <value>18</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>USART10</name>
      <version>1.0</version>
      <description>USART 10 (UART + SPI)</description>
      <groupName>USART</groupName>
      <baseAddress>0x40003800</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>USART10</name>
        <value>11</value>
      </interrupt>
      <registers>
        <register>
          <name>USARTn_CR1</name>
          <description>USARTn Control Register 1</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>USTnMS</name>
              <description>USARTn Operation Mode Selection bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASYNC</name>
                  <description>Asynchronous Mode (UART)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYNC</name>
                  <description>Synchronous Mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI</name>
                  <description>SPI mode</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USTnP</name>
              <description>Selects Parity Generation and Check method (only UART mode)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PARITY</name>
                  <description>No parity</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EVEN</name>
                  <description>Even parity</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ODD</name>
                  <description>Odd parity</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USTnS</name>
              <description>Selects the length of data bit in a frame when Asynchronous or Synchronous mode</description>
              <bitRange>[11:09]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>5BIT</name>
                  <description>5 bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>6BIT</name>
                  <description>6 bit</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>7BIT</name>
                  <description>7 bit</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>8BIT</name>
                  <description>8 bit</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>9BIT</name>
                  <description>9 bit</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ORDn</name>
              <description>Selects the first data bit to be transmitted (only SPI mode)</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LSB_FIRST</name>
                  <description>LSB-first</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MSB_FIRST</name>
                  <description>MSB-first</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CPOLn</name>
              <description>Selects the clock polarity of ACK in synchronous or SPI mode</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CHANGE_AT_FALLING_EDGE</name>
                  <description>TXD Change @Rising Edge, RXD Change @Falling Edge</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE_AT_RISING_EDGE</name>
                  <description>TXD Change @Falling Edge, RXD Change @Rising Edge</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CPHAn</name>
              <description>(null)The CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK (only SPI mode)</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPL_STP</name>
                  <description>Sample / Setup</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STP_SPL</name>
                  <description>Setup / Sample</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DRIEn</name>
              <description>Transmit Data Register Empty Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXCIEn</name>
              <description>Transmit Complete Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXCIEn</name>
              <description>Receive Complete Interrupt Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEIEn</name>
              <description>Asynchronous Wake-up Interrupt Enable bit in Deep Sleep Mode. When device is in deep sleep mode, if RXD goes to low level, an interrupt can be requested to wake-up system (only UART mode)</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXEn</name>
              <description>Enables the Transmitter unit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXEn</name>
              <description>enabled
[0]
RXEn
Enables the Receiver unit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USARTn_CR2</name>
          <description>USARTn Control Register 2</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000003ff</resetMask>
          <fields>
            <field>
              <name>USTnEN</name>
              <description>(nActivate USARTn Block by supplyingull)</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBLSn</name>
              <description>Selects receiver sampling rate (only UART mode)</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MASTERn</name>
              <description>Selects master or slave in SPI or Synchronous mode and controls the direction of SCK pin</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LOOPSn</name>
              <description>Control the Loop Back mode of USARTn for test mode</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DISSCKn</name>
              <description>In synchronous mode operation, selects the waveform of SCK output</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USTnSSEN</name>
              <description>This bit controls the SS pin operation (only SPI mode)</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FXCHn</name>
              <description>SPI port function exchange control bit (only SPI mode)</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USTnSB</name>
              <description>Selects the length of stop bit in Asynchronous or Synchronous mode</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USTnTX8</name>
              <description>The ninth bit of data frame in Asynchronous or Synchronous mode of operation. Write this bit first before loading the USTnDR register</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USTnRX8</name>
              <description>The ninth bit of data frame in Asynchronous or Synchronous mode of operation. Read this bit first before reading the receive buffer (only UART mode)</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USARTn_ST</name>
          <description>USARTn Status Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x000000f7</resetMask>
          <fields>
            <field>
              <name>DREn</name>
              <description>Transmit Data Register Empty Interrupt Flag</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXCn</name>
              <description>Transmit Complete Interrupt Flag</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXCn</name>
              <description>Receive Complete Interrupt Flag</description>
              <bitRange>[05:05]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEn</name>
              <description>Asynchronous Wake-up Interrupt Flag</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DORn</name>
              <description>This bit is set if data OverRun occurs</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FEn</name>
              <description>This bit is set if the first stop bit of next character in the receive buffer is detected as '0'. This bit is valid until the receive buffer is read (only UART mode)</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEn</name>
              <description>This bit is set if the next character in the receive buffer has a Parity Error while parity is checked. This bit is valid until the receive buffer is read (only UART mode)</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USARTn_BDR</name>
          <description>USARTn Baud Rate Generation Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000FFF</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>The value in this register is used to generate internal baud rate in UART mode or to generate SCK clock in SPI mode. To prevent malfunction, do not write '0' in UART mode and do not write '0' or '1' in synchronous or SPI mode.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USARTn_DR</name>
          <description>USARTn Data Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>The USART Transmit buffer and Receive buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the USTnDR register. Reading the USTnDR register returns the contents of the Receive Buffer. Write to this register only when the DRE flag is set. In SPI master mode, the SCK clock is generated when data are written to this register.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="USART10">
      <name>USART11</name>
      <version>1.0</version>
      <description>USART 11 (UART + SPI)</description>
      <groupName>USART</groupName>
      <baseAddress>0x40003900</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>USART11</name>
        <value>17</value>
      </interrupt>
      <registers>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART0</name>
      <version>1.0</version>
      <description>UART 0</description>
      <groupName>UART</groupName>
      <baseAddress>0x40004000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <registers>
        <register>
          <name>UARTn_RBR</name>
          <description>UARTn Receive Data Buffer Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>DATA</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTn_THR</name>
          <description>UARTn Transmit Data Hold Register</description>
          <alternateRegister>UARTnRBR</alternateRegister>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>DATA</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTn_IER</name>
          <description>UARTn Interrupt Enable Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000000f</resetMask>
          <fields>
            <field>
              <name>TXEIE</name>
              <description>Transmit Empty Interrupt Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RLSIE</name>
              <description>Receiver Line Status Interrupt Enable bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>THREIE</name>
              <description>Transmit Holding Register Empty Interrupt Enable bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DRIE</name>
              <description>Data Receive Interrupt Enable bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTn_IIR</name>
          <description>UARTn Interrupt ID Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x00000017</resetMask>
          <fields>
            <field>
              <name>TXE</name>
              <description>Transmit Complete Interrupt Source ID bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>IID</name>
              <description>UARTn Interrupt ID bits. Note: The UARTn supports 3-priority interrupt generation and the interrupt source ID register shows one interrupt source which has highest priority among pending interrupts. The priority is defined as below. - Receive line status interrupt - Receive data ready interrupt and Character timeout interrupt - Transmit hold register empty interrupt</description>
              <bitRange>[02:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>IPEN</name>
              <description>Interrupt Pending bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTn_LCR</name>
          <description>UARTn Line Control Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000007f</resetMask>
          <fields>
            <field>
              <name>BREAK</name>
              <description>Transfer Break Control bit. The TXDn pin will be driven at low state in order to notice</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STICKP</name>
              <description>Force Parity bit. This bit is effective when the PEN bit is set to "1b"</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PARITY</name>
              <description>Parity Mode and Parity Stuck Selection bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Bit Transfer Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STOPBIT</name>
              <description>Stop Bit Length Selection bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DLEN</name>
              <description>Data Length Selection bits</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTn_DCR</name>
          <description>UARTn Data Control Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000001c</resetMask>
          <fields>
            <field>
              <name>LBON</name>
              <description>Local Loopback Test Mode Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXINV</name>
              <description>Receive Data Inversion Selection bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXINV</name>
              <description>Transmit Data Inversion Selection bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTn_LSR</name>
          <description>UARTn Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000060</resetValue>
          <resetMask>0x0000007f</resetMask>
          <fields>
            <field>
              <name>TEMT</name>
              <description>Transmit Empty bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>Transmit Holding Empty bit. Note: This bit will be set to "1b" when it starts transmit.</description>
              <bitRange>[05:05]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Condition Indication bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Frame Error Indicator bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error Indicator bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error Indicator bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>DR</name>
              <description>Data Receive Indicator bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTn_BDR</name>
          <description>UARTn Baud Rate Divisor Latch Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>BDR</name>
              <description>Baud Rate Divider Latch Value. Baud rate = fUARTnCLK/(16 x BDR[15:0] x 2). Note: The UART block won't work if the BDR[15:0] == 0x0000.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTn_BFR</name>
          <description>UARTn Baud Rate Fractional Counter Value</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>BFR</name>
              <description>Fraction Counter value. 0 = Disable fraction counter N = Fraction compensation mode is operating. Fraction counter is incremented by FCNT. FCNT = Float * 256 Note: 8-bit fractional counter will count up by FCNT value every (baud rate)/16 period and whenever fractional counter overflow is happen, the divisor value will increment by 1. So this period will be compensated. Then next period, the divisor value will return to original set value.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_FRACTION_COUNTER</name>
                  <description>Disable fraction counter</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTn_IDTR</name>
          <description>UARTn Inter-frame Delay Time Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000c00</resetValue>
          <resetMask>0x000000c7</resetMask>
          <fields>
            <field>
              <name>SMS</name>
              <description>Start Bit Multi Sampling Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMS</name>
              <description>Data Bit Multi sampling enable</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAITVAL</name>
              <description>Wait Time Value. Dummy delay can be inserted between 2 Continuous Transmits. Wait Time = WAITVAL[2:0]/(Baud Rate)</description>
              <bitRange>[02:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART0</name>
        <value>19</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="UART0">
      <name>UART1</name>
      <version>1.0</version>
      <description>UART 1</description>
      <groupName>UART</groupName>
      <baseAddress>0x40004100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART1</name>
        <value>20</value>
      </interrupt>
      <registers>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C0</name>
      <version>1.0</version>
      <description>I2C 0</description>
      <groupName>I2C</groupName>
      <baseAddress>0x40004800</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>I2Cn_CR</name>
          <description>I2Cn Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>I2CnEN</name>
              <description>Activate I2Cn Block by supplying</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXDLYENBn</name>
              <description>I2CnSDHR Register Control bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2CnIEN</name>
              <description>I2Cn Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2CnIFLAG</name>
              <description>I2Cn Interrupt Flag bit. This bit is cleared when write any values in the I2CnST register.</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ACKnEN</name>
              <description>Controls ACK signal generation at ninth SCL period. Notes) ACK signal is output (SDA = 0) for the following 3 cases. Where x = 0 and 1. 1. When received address packet equals to SLAx[6:0] bits in I2CnSARx register. 2. When received address packet equals to value 0x00 with GCALLn enabled. 3. When I2Cn operates as a receiver (master or slave)</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMASTERn</name>
              <description>Represent Operation Mode of I2Cn</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>STOPCn</name>
              <description>STOP Condition Generation When I2Cn is master.</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STARTCn</name>
              <description>START Condition Generation When I2Cn is master.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2Cn_ST</name>
          <description>I2Cn Status Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>GCALLn</name>
              <description>This bit has different meaning depending on whether I2C is master or slave. When I2C is a master, this bit represents whether it received AACK (address ACK) from slave.</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TENDn</name>
              <description>This bit is set when 1-byte of data is transferred completely.</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STOPDn</name>
              <description>This bit is set when a STOP condition is detected.</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSELn</name>
              <description>This bit is set when I2C is addressed by other master.</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MLOSTn</name>
              <description>This bit represents the result of bus arbitration in master mode.</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BUSYn</name>
              <description>This bit reflects bus status.</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TMODEn</name>
              <description>This bit is used to indicate whether I2C is transmitter or receiver.</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXACKn</name>
              <description>This bit shows the state of ACK signal.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2Cn_SAR1</name>
          <description>I2Cn Slave Address Register 1</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>SLAn</name>
              <description>These bits configure the slave address 0 in slave mode.</description>
              <bitRange>[07:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GCALLnEN</name>
              <description>This bit decides whether I2Cn allows general call address 0 or not in I2Cn slave mode.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2Cn_SAR2</name>
          <description>I2Cn Slave Address Register 2</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>SLAn</name>
              <description>These bits configure the slave address 1 in slave mode.</description>
              <bitRange>[07:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GCALLnEN</name>
              <description>This bit decides whether I2Cn allows general call address 1 or not in I2Cn slave mode.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2Cn_DR</name>
          <description>I2Cn Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>The I2CnDR Transmit buffer and Receive buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the I2CnDR register. Reading the I2CnDR register returns the contents of the Receive Buffer.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2Cn_SDHR</name>
          <description>I2Cn SDA Hold Time Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>HLDT</name>
              <description>This register is used to control SDA output timing from the falling edge of SCL. Note that SDA is changed after tPCLK X (I2CnSDHR+2). In master mode, load half the value of I2CnSCLR to this register to make SDA change in the middle of SCL. In slave mode, configure this register regarding the frequency of SCL from master. The SDA is changed after tPCLK X (I2CnSDHR+2) in master mode. So, to insure operation in slave mode, the value tPCLK X (I2CnSDHR + 2) must be smaller than the period of SCL.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2Cn_SCLR</name>
          <description>I2Cn SCL Low Period Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000003f</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>SCLL</name>
              <description>This register defines the low period of SCL in master mode. The base clock is PCLK and the period is calculated by the formula: tPCLK X (4 X I2CnSCLR + 2) where tPCLK is the period of PCLK.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2Cn_SCHR</name>
          <description>I2Cn SCL High Period Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000003f</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>SCLH</name>
              <description>This register defines the high period of SCL in master mode. The base clock is PCLK and the period is calculated by the formula: tPCLK X (4 X I2CnSCHR + 2) where tPCLK is the period of PCLK.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
      <interrupt>
        <name>I2C0</name>
        <value>10</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="I2C0">
      <name>I2C1</name>
      <version>1.0</version>
      <description>I2C 1</description>
      <groupName>I2C</groupName>
      <baseAddress>0x40004900</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>I2C1</name>
        <value>14</value>
      </interrupt>
      <registers>
      </registers>
    </peripheral>
    <peripheral>
      <name>LCD</name>
      <version>1.0</version>
      <description>LCD DRIVER/CONTROLLER</description>
      <groupName>LCD</groupName>
      <baseAddress>0x40005000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x030</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>LCD_CR</name>
          <description>LCD Driver Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>IRSEL</name>
              <description>Internal LCD Bias Dividing Resistor Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RLCD3</name>
                  <description>RLCD3: 105/105/80[kohm] @(1/2)/(1/3)/(1/4) bias</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RLCD1</name>
                  <description>RLCD1: 10/10/10[kohm] @(1/2)/(1/3)/(1/4) bias</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RLCD2</name>
                  <description>RLCD2: 66/66/50[kohm] @(1/2)/(1/3)/(1/4) bias</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RLCD4</name>
                  <description>RLCD4: 320/320/240[kohm] @(1/2)/(1/3)/(1/4) bias</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBS</name>
              <description>LCD Duty and Bias Selection bits</description>
              <bitRange>[05:03]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DUTY8_BIAS4</name>
                  <description>1/8 duty, 1/4 bias</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DUTY6_BIAS4</name>
                  <description>1/6 duty, 1/4 bias</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DUTY5_BIAS3</name>
                  <description>1/5 duty, 1/3 bias</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DUTY4_BIAS3</name>
                  <description>1/4 duty, 1/3 bias</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DUTY3_BIAS3</name>
                  <description>1/3 duty, 1/3 bias</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DUTY3_BIAS2</name>
                  <description>1/3 duty, 1/2 bias</description>
                  <value>5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCLK</name>
              <description>LCD Clock Selection bits (When fLCD = 32.768kHz)</description>
              <bitRange>[02:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fLCD_128Hz</name>
                  <description>128Hz</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fLCD_256Hz</name>
                  <description>256Hz</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fLCD_512Hz</name>
                  <description>512Hz</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fLCD_1024Hz</name>
                  <description>1024Hz</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DISP</name>
              <description>LCD Display Control bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISPLAY_OFF</name>
                  <description>Display off</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISPLAY_ON</name>
                  <description>Normal display on</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_BCCR</name>
          <description>LCD Automatic Bias and Contrast Control Register. Notes: 1. The above LCD contrast step is based on 1/3 bias with 66kohm RLCD and on 1/4 bias with 50kohm RLCD 2. The "LCD driver contrast control" is disabled during the LCDABC bit (LCD automatic bias) is set to "1b".</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000172f</resetMask>
          <fields>
            <field>
              <name>LCDABC</name>
              <description>LCD Automatic Bias Control bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LCD_AUTO_BIAS_OFF</name>
                  <description>LCD automatic bias is off</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCD_AUTO_BIAS_ON</name>
                  <description>LCD automatic bias is on</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BMSEL</name>
              <description>"Bias Mode A" fsTime Selection bits</description>
              <bitRange>[10:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>"Bias Mode A" for 1-clock of fLCD</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>"Bias Mode A" for 2-clock of fLCD</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>010</name>
                  <description>"Bias Mode A" for 3-clock of fLCD</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>011</name>
                  <description>"Bias Mode A" for 4-clock of fLCD</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>100</name>
                  <description>"Bias Mode A" for 5-clock of fLCD</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>101</name>
                  <description>"Bias Mode A" for 6-clock of fLCD</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>110</name>
                  <description>"Bias Mode A" for 7-clock of fLCD</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>111</name>
                  <description>"Bias Mode A" for 8-clock of fLCD</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCTEN</name>
              <description>LCD Driver Contrast Control bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Disable LCD driver contrast</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Enable LCD driver contrast</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VLCD</name>
              <description>VLC0 Voltage Control when the contrast is enabled</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0000</name>
                  <description>VDD x 16/31 step</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0001</name>
                  <description>VDD x 16/30 step</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0010</name>
                  <description>VDD x 16/29 step</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0011</name>
                  <description>VDD x 16/28 step</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0100</name>
                  <description>VDD x 16/27 step</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0101</name>
                  <description>VDD x 16/26 step</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0110</name>
                  <description>VDD x 16/25 step</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0111</name>
                  <description>VDD x 16/24 step</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1000</name>
                  <description>VDD x 16/23 step</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1001</name>
                  <description>VDD x 16/22 step</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1010</name>
                  <description>VDD x 16/21 step</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1011</name>
                  <description>VDD x 16/20 step</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1100</name>
                  <description>VDD x 16/19 step</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1101</name>
                  <description>VDD x 16/18 step</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1110</name>
                  <description>VDD x 16/17 step</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1111</name>
                  <description>VDD x 16/16 step</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_DR0</name>
          <description>LCD Display Data Register 0</description>
          <addressOffset>0x10</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
          <fields>
          </fields>
        </register>
        <register>
          <name>LCD_DR1</name>
          <description>LCD Display Data Register 1</description>
          <addressOffset>0x11</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR2</name>
          <description>LCD Display Data Register 2</description>
          <addressOffset>0x12</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR3</name>
          <description>LCD Display Data Register 3</description>
          <addressOffset>0x13</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR4</name>
          <description>LCD Display Data Register 4</description>
          <addressOffset>0x14</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR5</name>
          <description>LCD Display Data Register 5</description>
          <addressOffset>0x15</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR6</name>
          <description>LCD Display Data Register 6</description>
          <addressOffset>0x16</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR7</name>
          <description>LCD Display Data Register 7</description>
          <addressOffset>0x17</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR8</name>
          <description>LCD Display Data Register 8</description>
          <addressOffset>0x18</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR9</name>
          <description>LCD Display Data Register 9</description>
          <addressOffset>0x19</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR10</name>
          <description>LCD Display Data Register 10</description>
          <addressOffset>0x1a</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR11</name>
          <description>LCD Display Data Register 11</description>
          <addressOffset>0x1b</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR12</name>
          <description>LCD Display Data Register 12</description>
          <addressOffset>0x1c</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR13</name>
          <description>LCD Display Data Register 13</description>
          <addressOffset>0x1d</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR14</name>
          <description>LCD Display Data Register 14</description>
          <addressOffset>0x1e</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR15</name>
          <description>LCD Display Data Register 15</description>
          <addressOffset>0x1f</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR16</name>
          <description>LCD Display Data Register 16</description>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR17</name>
          <description>LCD Display Data Register 17</description>
          <addressOffset>0x21</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR18</name>
          <description>LCD Display Data Register 18</description>
          <addressOffset>0x22</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR19</name>
          <description>LCD Display Data Register 19</description>
          <addressOffset>0x23</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR20</name>
          <description>LCD Display Data Register 20</description>
          <addressOffset>0x24</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR21</name>
          <description>LCD Display Data Register 21</description>
          <addressOffset>0x25</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR22</name>
          <description>LCD Display Data Register 22</description>
          <addressOffset>0x26</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR23</name>
          <description>LCD Display Data Register 23</description>
          <addressOffset>0x27</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR24</name>
          <description>LCD Display Data Register 24</description>
          <addressOffset>0x28</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR25</name>
          <description>LCD Display Data Register 25</description>
          <addressOffset>0x29</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR26</name>
          <description>LCD Display Data Register 26</description>
          <addressOffset>0x2a</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCD_DR27</name>
          <description>LCD Display Data Register 27</description>
          <addressOffset>0x2b</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SCULV</name>
      <version>1.0</version>
      <description>LOW VOLTAGE INDICATOR(LVI) AND LOW VOLTAGE RESET(LVR)</description>
      <groupName>SCU</groupName>
      <baseAddress>0x40005100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x010</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SCU_LVICR</name>
          <description>Low Voltage Indicator Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000bf</resetMask>
          <fields>
            <field>
              <name>LVIEN</name>
              <description>LVI Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_LVI</name>
                  <description>Disable low voltage indicator</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_LVI</name>
                  <description>Enable low voltage indicator</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LVINTEN</name>
              <description>LVI Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_LVI_INT</name>
                  <description>Disable low voltage indicator interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_LVI_INT</name>
                  <description>Enable low voltage indicator interrupt</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LVIFLAG</name>
              <description>LVI Interrupt Flag bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LVI_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVI_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LVIVS</name>
              <description>LVI Voltage Selection bits</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1_88</name>
                  <description>1.88V</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_00</name>
                  <description>2.00V</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_13</name>
                  <description>2.13V</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_28</name>
                  <description>2.28V</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_46</name>
                  <description>2.46V</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_67</name>
                  <description>2.67V</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>3_04</name>
                  <description>3.04V</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>3_20</name>
                  <description>3.20V</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>3_55</name>
                  <description>3.55V</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>3_75</name>
                  <description>3.75V</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>3_99</name>
                  <description>3.99V</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>4_25</name>
                  <description>4.25V</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>4_55</name>
                  <description>4.55V</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_LVRCR</name>
          <description>Low Voltage Reset Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>LVREN</name>
              <description>LVR Enable bits</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_LVR</name>
                  <description>Disable low voltage reset</description>
                  <value>0x55</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_LVR</name>
                  <description>Enable low voltage reset</description>
                  <value>0x00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
      <interrupt>
        <name>LVI</name>
        <value>00</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>SCUCC</name>
      <version>1.0</version>
      <description>CHIP CONFIGURATION</description>
      <groupName>SCU</groupName>
      <baseAddress>0x4000f000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <registers>
        <register>
          <name>SCU_VENDORID</name>
          <description>Vendor Identification Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x41424f56</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>VENDID</name>
              <description>Vendor Identification bits</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_CHIPID</name>
          <description>Chip Identification Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x4d31f000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CHIPID</name>
              <description>Chip Identification bits. 0x4D31F000: 32k bytes flash memory for program 0x4D31F001: 16k bytes flash memory for program</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REVNR</name>
          <description>Revision Number Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>REVNO</name>
              <description>Chip Revision Number. These bits are fixed by manufacturer.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_PMREMAP</name>
          <description>Program Memory Remap Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0xE2F1 to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
              </enumeratedValues>
            </field>
            <field>
              <name>nPMREM</name>
              <description>Write Complement Key. On writes, write the complement value of PMREM[7:0], otherwise the write is ignored.</description>
              <bitRange>[15:08]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REMAP_BOOTROM</name>
                  <description>Boot ROM is re-mapped to address 0x00000000.</description>
                  <value>0x96</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REMAP_FLASH</name>
                  <description>Flash memory is re-mapped to address 0x00000000.</description>
                  <value>0x00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PMREM</name>
              <description>Program Memory Remap bits</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REMAP_BOOTROM</name>
                  <description>Boot ROM is re-mapped to address 0x00000000.</description>
                  <value>0x69</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REMAP_FLASH</name>
                  <description>Flash memory is re-mapped to address 0x00000000.</description>
                  <value>0x00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_BTPSCR</name>
          <description>Boot Pin Status and Control Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetMask>0x00000061</resetMask>
          <fields>
            <field>
              <name>BFIND</name>
              <description>BOOT Pin Function Indicator bits. The BFIND[1:0] bits are cleared to "00b" by POR, the BFIND[1] bit is cleared to "0b" by nRESET, and the bits are not cleared by other system reset. One of the two of the following must be set in the BFIND[1:0] bits to check whether ISP is needed or not.</description>
              <bitRange>[06:05]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CHK_NRST_POR</name>
                  <description>Check the BOOT pin when a system reset occurs by nRESET including POR.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHK_POR_ONLY</name>
                  <description>Check the BOOT pin when a system reset occurs only by POR.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BTPSTA</name>
              <description>BOOT Pin Status bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOW_LEVEL_BOOT_PIN</name>
                  <description>The BOOT pin is low level.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH_LEVEL_BOOT_PIN</name>
                  <description>The BOOT pin is high level.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_RSTSSR</name>
          <description>Reset Source Status Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetMask>0x0000003f</resetMask>
          <fields>
            <field>
              <name>MONSTA</name>
              <description>Clock Monitoring Reset Status bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SWSTA</name>
              <description>Software Reset Status bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EXTSTA</name>
              <description>External Pin Reset Status bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTSTA</name>
              <description>Watch-dog Timer Reset Status bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVRSTA</name>
              <description>LVR Reset Status bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORSTA</name>
              <description>POR Reset Status bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_NMISRCR</name>
          <description>NMI Source Selection Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000df</resetMask>
          <fields>
            <field>
              <name>NMICON</name>
              <description>Non-Maskable Interrupt (NMI) Control bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MONINT</name>
              <description>Clock Monitoring Interrupt Selection bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NMISRC</name>
              <description>Non-Maskable Interrupt Source Selection bits. Select one of the priority levels 0 to 31 for NMI source.</description>
              <bitRange>[04:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_SWRSTR</name>
          <description>Software Reset Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffff00ff</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key
On writes, write 0x9EB3 to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>SWRST</name>
              <description>Software Reset bits (System Reset)
0x2D = A software reset will be generated for all peripheral and core.
Others = No effect</description>
              <bitRange>[07:00]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_SRSTVR</name>
          <description>System Reset Validation Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000055</resetValue>
          <resetMask>0x0000ff</resetMask>
          <fields>
            <field>
              <name>VALID</name>
              <description>System Reset Validation bits</description>
              <bitRange>[07:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_WUTCR</name>
          <description>Wake-up Timer Control Register</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000083</resetMask>
          <fields>
            <field>
              <name>WUTIEN</name>
              <description>Wake-up Timer Interrupt Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CNTRLD</name>
              <description>Counter Reload bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WUTIFLAG</name>
              <description>Wake-up Timer Interrupt Flag bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_WUTDR</name>
          <description>Wake-up Timer Data Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000138</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>Wake-up Timer Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_CNFWP0</name>
          <description>Configure Option Erase/Write Protection 0 Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000006</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
          </fields>
        </register>
        <register>
          <name>SCU_CNFRDP</name>
          <description>Read Protection Configure Register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetMask>0x00000003</resetMask>
        </register>
        <register>
          <name>SCU_CNFWDT</name>
          <description>Watch-dog Timer Configure Register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetMask>0x0000fff7</resetMask>
        </register>
        <register>
          <name>SCU_CNFLVR</name>
          <description>Low Voltage Reset Configure Register</description>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetMask>0x0000ff0f</resetMask>
        </register>
        <register>
          <name>SCU_CNFWP1</name>
          <description>Configure Option Erase/Write Protection 1 Register</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetMask>0x00000007</resetMask>
        </register>
        <register>
          <name>SCU_CNFFMWP1</name>
          <description>Flash Memory Erase/Write Protection Configure Register 1</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetMask>0x0000ffff</resetMask>
        </register>
        <register>
          <name>SCU_HIRCTRM</name>
          <description>High Frequency Internal RC Trim Register (HIRCNFIG)</description>
          <addressOffset>0xa8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0xA6B5 to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>nTRMH</name>
              <description>Write Complement Key. On writes, write the complement value of LSB, otherwise the write is ignored.</description>
              <bitRange>[15:08]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>CTRMH</name>
              <description>Factory HIRC Coarse Trim bits. These bits are fixed by manufacturer and read from "Configure Option Page 0" when a system reset occurs.</description>
              <bitRange>[07:05]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FTRMH</name>
              <description>Factory HIRC Fine Trim bits. These bits are fixed by manufacturer and read from "Configure Option Page 0" when a system reset occurs. These bits provide a user-programmable trimming value on operation. The range is -16 to +15, the FTRMH[4] is sign bit, and the frequency is changed by 140kHz step-by-step.</description>
              <bitRange>[04:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_WDTRCTRM</name>
          <description>Watch-dog Timer RC Trim Register (WDTRCNFIG)</description>
          <addressOffset>0xac</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetMask>0xfffffff7</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0x4C3D to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>nTRMW</name>
              <description>Write Complement Key. On writes, write the complement value of TRMW[7:0], otherwise the write is ignored.</description>
              <bitRange>[15:08]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>CTRMW</name>
              <description>Factory WDTRC Coarse Trim bits. These bits are fixed by manufacturer and read from "Configure Option Page 0" when a system reset occurs. These bits provide a user-programmable trimming value on operation. The range is -8 to +7, the CTRMW[3] is sign bit, and the frequency is changed by 3.2kHz step-by-step.</description>
              <bitRange>[07:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FTRMW</name>
              <description>Factory WDTRC Fine Trim bits. These bits are fixed by manufacturer and read from "Configure Option Page 0" when a system reset occurs. These bits provide a userprogrammable trimming value on operation. The range is -4 to +3, the FTRMW[2] is sign bit, and the frequency is changed by 800Hz step-by-step.</description>
              <bitRange>[02:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
      <addressBlock>
        <offset>0</offset>
        <size>0x0d0</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>WUT</name>
        <value>01</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>CFGOPT0</name>
      <version>1.0</version>
      <description>CONFIGURE OPTION AREA</description>
      <groupName>CFGOPT</groupName>
      <baseAddress>0x1ffff000</baseAddress>
      <size>32</size>
      <access>read-only</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x80</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>HIRCNFIG</name>
          <description>Trim Value for High Frequency Internal RC Oscillator (HIRC)</description>
          <addressOffset>0x008</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>nTRMH</name>
              <description>Complement Value for TRMH[7:0]</description>
              <bitRange>[15:08]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRMH</name>
              <description>High Frequency Internal RC Oscillator Trimming Value.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDTRCNFIG</name>
          <description>Trim Value for Watch-dog Timer RC Oscillator (WDTRC)</description>
          <addressOffset>0x00c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>nTRMW</name>
              <description>Complement Value for TRMW[7:0]</description>
              <bitRange>[15:08]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRMW</name>
              <description>Watch-dog Timer RC Oscillator Trimming Value.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>MF0CNFIG</name>
          <description>Manufacture Information 0</description>
          <addressOffset>0x06c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>XYCDN</name>
              <description>X and Y Coordinates</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>MF1CNFIG</name>
          <description>Manufacture Information 1</description>
          <addressOffset>0x070</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>WAFNO</name>
              <description>Wafer Number</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>LOTNO</name>
              <description>Lot Number: LOTNO[55:32]</description>
              <bitRange>[23:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>MF2CNFIG</name>
          <description>Manufacture Information 2</description>
          <addressOffset>0x074</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>LOTNO</name>
              <description>Lot Number: LOTNO[31:0]</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>VAL0CNFIG</name>
          <description>Validation 0 for System</description>
          <addressOffset>0x078</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x5661B396</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>VALID0</name>
              <description>Validation 0 Data for System</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>VAL1CNFIG</name>
          <description>Validation 1 for System</description>
          <addressOffset>0x07c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x4461ab9a</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>VALID1</name>
              <description>Validation 1 Data for System</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CFGOPT1</name>
      <version>1.0</version>
      <description>CONFIGURE OPTION AREA</description>
      <groupName>CFGOPT</groupName>
      <baseAddress>0x1ffff200</baseAddress>
      <size>32</size>
      <access>read-only</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x80</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CONF_RPCNFIG</name>
          <description>Configuration for Read Protection. Notes: 1. The read protection level can be changed from lower level to higher level only. 2. The "Configure Option Page 1" can't be erased by page unit on "read protection level 1 and 2". 3. The configure option area may be read even if the "read protection" is on level 1 and 2. 4. A page unit erase/write except a bulk erase isn't executable by "Instruction from RAM" regardless of the FMWTP0 register on read protection level 2. 5. A page unit erase/write except a bulk erase isn't executable by "Debug" regardless of the FMWTP0 register on read protection level 1/2.</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. These bits are the write key for "Read Protection". So, The WTIDKY[27:0] should be kept with the 0x69C8A27. Otherwise, the read protection will be on level 2.</description>
              <bitRange>[31:04]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>READP</name>
              <description>Read Protection for Flash Memory Area.</description>
              <bitRange>[01:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONF_EX1CNFIG</name>
          <description>Extra 1 for User Data</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>nEXD0</name>
              <description>Complement Value for EXD0[15:0]</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>EXD0</name>
              <description>Extra 0 for User Data</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONF_EX2CNFIG</name>
          <description>Extra 2 for User Data</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>nEXD1</name>
              <description>Complement Value for EXD1[15:0]</description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>EXD1</name>
              <description>Extra 1 for User Data</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONF_WDTCNFIG</name>
          <description>Watch-dog Timer Configuration</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>WRCMF</name>
              <description>Watch-dog Timer RC Oscillator Master Configuration 0x96D = The WDTRC oscillation is decided by the WDTRCEN of CLKSRCR register 0x2A7 = Master enable WDTRC but disabled at power-down mode Other values = Master enable WDTRC</description>
              <bitRange>[15:04]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WCLKMF</name>
              <description>Watch-dog Timer Clock Selection Master Configuration</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SELECT_USING_WDTCLK</name>
                  <description>Watch-dog timer clock is selected by the WDTCLK of PPCLKSR register</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SELECT_WDTRC_ONLY</name>
                  <description>Master selection WDTRC for watch-dog timer clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WRSTMF</name>
              <description>Watch-dog Timer Reset Enable Master Configuration</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_WDT_RST_ONLY</name>
                  <description>Master enable WDT reset</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CONTROL_USING_RSTEN</name>
                  <description>Disable/Enable of WDT reset is decided by the RSTEN[5:0] of WDTCR register</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WCNTMF</name>
              <description>Watch-dog Timer Counter Enable Master Configuration</description>
              <bitRange>[00:00]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_WDT_CNT_ONLY</name>
                  <description>Master enable WDT counter</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CONTROL_USING_CNTEN</name>
                  <description>Disable/Enable WDT counter is decided by the CNTEN[5:0] of WDTCR register</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CONF_LVRCNFIG</name>
          <description>Low Voltage Reset Configuration</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>LVRENM</name>
              <description>LVR Reset Operation Control Master bits</description>
              <bitRange>[15:08]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>LVRVS</name>
              <description>LVR Voltage Selection bits</description>
              <bitRange>[03:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONF_CNFIGWTP1</name>
          <description>Configure Option Page Erase/Write Protection 1. Note: The configure option page which is protected can't be erased by page unit.</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>CP3WP</name>
              <description>Configure Option Page 3 Erase/Write Protection</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CP2WP</name>
              <description>Configure Option Page 2 Erase/Write Protection</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CP1WP</name>
              <description>Configure Option Page 1 Erase/Write Protection</description>
              <bitRange>[00:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONF_FMWTP1</name>
          <description>Flash Memory Erase/Write Protection 1</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>SWTP15</name>
              <description>Sector 15 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP14</name>
              <description>Sector 14 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP13</name>
              <description>Sector 13 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP12</name>
              <description>Sector 12 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP11</name>
              <description>Sector 11 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP10</name>
              <description>Sector 10 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP09</name>
              <description>Sector 09 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[09:09]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP08</name>
              <description>Sector 08 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[08:08]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP07</name>
              <description>Sector 07 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[07:07]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP06</name>
              <description>Sector 06 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[06:06]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP05</name>
              <description>Sector 05 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[05:05]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP04</name>
              <description>Sector 04 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[04:04]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP03</name>
              <description>Sector 03 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[03:03]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP02</name>
              <description>Sector 02 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP01</name>
              <description>Sector 01 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SWTP00</name>
              <description>Sector 00 Flash Memory Erase/Write Protection bits</description>
              <bitRange>[00:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CFGOPT2</name>
      <version>1.0</version>
      <description>CONFIGURE OPTION AREA</description>
      <groupName>CFGOPT</groupName>
      <baseAddress>0x1ffff400</baseAddress>
      <size>32</size>
      <access>read-only</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x80</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>USERDATAn</name>
          <description>User Data Area 0</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="CFGOPT2">
      <name>CFGOPT3</name>
      <version>1.0</version>
      <description>CONFIGURE OPTION AREA</description>
      <groupName>CFGOPT</groupName>
      <baseAddress>0x1ffff600</baseAddress>
      <size>32</size>
      <access>read-only</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x80</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
      </registers>
    </peripheral>
  </peripherals>
</device>