#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2778ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2779180 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x276a2d0 .functor NOT 1, L_0x27d6380, C4<0>, C4<0>, C4<0>;
L_0x27d6160 .functor XOR 2, L_0x27d6020, L_0x27d60c0, C4<00>, C4<00>;
L_0x27d6270 .functor XOR 2, L_0x27d6160, L_0x27d61d0, C4<00>, C4<00>;
v0x27cdc40_0 .net *"_ivl_10", 1 0, L_0x27d61d0;  1 drivers
v0x27cdd40_0 .net *"_ivl_12", 1 0, L_0x27d6270;  1 drivers
v0x27cde20_0 .net *"_ivl_2", 1 0, L_0x27d1000;  1 drivers
v0x27cdee0_0 .net *"_ivl_4", 1 0, L_0x27d6020;  1 drivers
v0x27cdfc0_0 .net *"_ivl_6", 1 0, L_0x27d60c0;  1 drivers
v0x27ce0f0_0 .net *"_ivl_8", 1 0, L_0x27d6160;  1 drivers
v0x27ce1d0_0 .net "a", 0 0, v0x27c8820_0;  1 drivers
v0x27ce270_0 .net "b", 0 0, v0x27c88c0_0;  1 drivers
v0x27ce310_0 .net "c", 0 0, v0x27c8960_0;  1 drivers
v0x27ce3b0_0 .var "clk", 0 0;
v0x27ce450_0 .net "d", 0 0, v0x27c8aa0_0;  1 drivers
v0x27ce4f0_0 .net "out_pos_dut", 0 0, L_0x27d5ec0;  1 drivers
v0x27ce590_0 .net "out_pos_ref", 0 0, L_0x27cfac0;  1 drivers
v0x27ce630_0 .net "out_sop_dut", 0 0, L_0x27d0a20;  1 drivers
v0x27ce6d0_0 .net "out_sop_ref", 0 0, L_0x27a2fd0;  1 drivers
v0x27ce770_0 .var/2u "stats1", 223 0;
v0x27ce810_0 .var/2u "strobe", 0 0;
v0x27ce8b0_0 .net "tb_match", 0 0, L_0x27d6380;  1 drivers
v0x27ce980_0 .net "tb_mismatch", 0 0, L_0x276a2d0;  1 drivers
v0x27cea20_0 .net "wavedrom_enable", 0 0, v0x27c8d70_0;  1 drivers
v0x27ceaf0_0 .net "wavedrom_title", 511 0, v0x27c8e10_0;  1 drivers
L_0x27d1000 .concat [ 1 1 0 0], L_0x27cfac0, L_0x27a2fd0;
L_0x27d6020 .concat [ 1 1 0 0], L_0x27cfac0, L_0x27a2fd0;
L_0x27d60c0 .concat [ 1 1 0 0], L_0x27d5ec0, L_0x27d0a20;
L_0x27d61d0 .concat [ 1 1 0 0], L_0x27cfac0, L_0x27a2fd0;
L_0x27d6380 .cmp/eeq 2, L_0x27d1000, L_0x27d6270;
S_0x2779310 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2779180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x276a6b0 .functor AND 1, v0x27c8960_0, v0x27c8aa0_0, C4<1>, C4<1>;
L_0x276aa90 .functor NOT 1, v0x27c8820_0, C4<0>, C4<0>, C4<0>;
L_0x276ae70 .functor NOT 1, v0x27c88c0_0, C4<0>, C4<0>, C4<0>;
L_0x276b0f0 .functor AND 1, L_0x276aa90, L_0x276ae70, C4<1>, C4<1>;
L_0x2783c10 .functor AND 1, L_0x276b0f0, v0x27c8960_0, C4<1>, C4<1>;
L_0x27a2fd0 .functor OR 1, L_0x276a6b0, L_0x2783c10, C4<0>, C4<0>;
L_0x27cef40 .functor NOT 1, v0x27c88c0_0, C4<0>, C4<0>, C4<0>;
L_0x27cefb0 .functor OR 1, L_0x27cef40, v0x27c8aa0_0, C4<0>, C4<0>;
L_0x27cf0c0 .functor AND 1, v0x27c8960_0, L_0x27cefb0, C4<1>, C4<1>;
L_0x27cf180 .functor NOT 1, v0x27c8820_0, C4<0>, C4<0>, C4<0>;
L_0x27cf250 .functor OR 1, L_0x27cf180, v0x27c88c0_0, C4<0>, C4<0>;
L_0x27cf2c0 .functor AND 1, L_0x27cf0c0, L_0x27cf250, C4<1>, C4<1>;
L_0x27cf440 .functor NOT 1, v0x27c88c0_0, C4<0>, C4<0>, C4<0>;
L_0x27cf4b0 .functor OR 1, L_0x27cf440, v0x27c8aa0_0, C4<0>, C4<0>;
L_0x27cf3d0 .functor AND 1, v0x27c8960_0, L_0x27cf4b0, C4<1>, C4<1>;
L_0x27cf640 .functor NOT 1, v0x27c8820_0, C4<0>, C4<0>, C4<0>;
L_0x27cf740 .functor OR 1, L_0x27cf640, v0x27c8aa0_0, C4<0>, C4<0>;
L_0x27cf800 .functor AND 1, L_0x27cf3d0, L_0x27cf740, C4<1>, C4<1>;
L_0x27cf9b0 .functor XNOR 1, L_0x27cf2c0, L_0x27cf800, C4<0>, C4<0>;
v0x2769c00_0 .net *"_ivl_0", 0 0, L_0x276a6b0;  1 drivers
v0x276a000_0 .net *"_ivl_12", 0 0, L_0x27cef40;  1 drivers
v0x276a3e0_0 .net *"_ivl_14", 0 0, L_0x27cefb0;  1 drivers
v0x276a7c0_0 .net *"_ivl_16", 0 0, L_0x27cf0c0;  1 drivers
v0x276aba0_0 .net *"_ivl_18", 0 0, L_0x27cf180;  1 drivers
v0x276af80_0 .net *"_ivl_2", 0 0, L_0x276aa90;  1 drivers
v0x276b200_0 .net *"_ivl_20", 0 0, L_0x27cf250;  1 drivers
v0x27c6d90_0 .net *"_ivl_24", 0 0, L_0x27cf440;  1 drivers
v0x27c6e70_0 .net *"_ivl_26", 0 0, L_0x27cf4b0;  1 drivers
v0x27c6f50_0 .net *"_ivl_28", 0 0, L_0x27cf3d0;  1 drivers
v0x27c7030_0 .net *"_ivl_30", 0 0, L_0x27cf640;  1 drivers
v0x27c7110_0 .net *"_ivl_32", 0 0, L_0x27cf740;  1 drivers
v0x27c71f0_0 .net *"_ivl_36", 0 0, L_0x27cf9b0;  1 drivers
L_0x7f1bdb0ca018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27c72b0_0 .net *"_ivl_38", 0 0, L_0x7f1bdb0ca018;  1 drivers
v0x27c7390_0 .net *"_ivl_4", 0 0, L_0x276ae70;  1 drivers
v0x27c7470_0 .net *"_ivl_6", 0 0, L_0x276b0f0;  1 drivers
v0x27c7550_0 .net *"_ivl_8", 0 0, L_0x2783c10;  1 drivers
v0x27c7630_0 .net "a", 0 0, v0x27c8820_0;  alias, 1 drivers
v0x27c76f0_0 .net "b", 0 0, v0x27c88c0_0;  alias, 1 drivers
v0x27c77b0_0 .net "c", 0 0, v0x27c8960_0;  alias, 1 drivers
v0x27c7870_0 .net "d", 0 0, v0x27c8aa0_0;  alias, 1 drivers
v0x27c7930_0 .net "out_pos", 0 0, L_0x27cfac0;  alias, 1 drivers
v0x27c79f0_0 .net "out_sop", 0 0, L_0x27a2fd0;  alias, 1 drivers
v0x27c7ab0_0 .net "pos0", 0 0, L_0x27cf2c0;  1 drivers
v0x27c7b70_0 .net "pos1", 0 0, L_0x27cf800;  1 drivers
L_0x27cfac0 .functor MUXZ 1, L_0x7f1bdb0ca018, L_0x27cf2c0, L_0x27cf9b0, C4<>;
S_0x27c7cf0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2779180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27c8820_0 .var "a", 0 0;
v0x27c88c0_0 .var "b", 0 0;
v0x27c8960_0 .var "c", 0 0;
v0x27c8a00_0 .net "clk", 0 0, v0x27ce3b0_0;  1 drivers
v0x27c8aa0_0 .var "d", 0 0;
v0x27c8b90_0 .var/2u "fail", 0 0;
v0x27c8c30_0 .var/2u "fail1", 0 0;
v0x27c8cd0_0 .net "tb_match", 0 0, L_0x27d6380;  alias, 1 drivers
v0x27c8d70_0 .var "wavedrom_enable", 0 0;
v0x27c8e10_0 .var "wavedrom_title", 511 0;
E_0x2777960/0 .event negedge, v0x27c8a00_0;
E_0x2777960/1 .event posedge, v0x27c8a00_0;
E_0x2777960 .event/or E_0x2777960/0, E_0x2777960/1;
S_0x27c8020 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27c7cf0;
 .timescale -12 -12;
v0x27c8260_0 .var/2s "i", 31 0;
E_0x2777800 .event posedge, v0x27c8a00_0;
S_0x27c8360 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27c7cf0;
 .timescale -12 -12;
v0x27c8560_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c8640 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27c7cf0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c8ff0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2779180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27cfc70 .functor NOT 1, v0x27c8820_0, C4<0>, C4<0>, C4<0>;
L_0x27cfd00 .functor NOT 1, v0x27c88c0_0, C4<0>, C4<0>, C4<0>;
L_0x27cfea0 .functor AND 1, L_0x27cfc70, L_0x27cfd00, C4<1>, C4<1>;
L_0x27cffb0 .functor AND 1, L_0x27cfea0, v0x27c8960_0, C4<1>, C4<1>;
L_0x27d01b0 .functor NOT 1, v0x27c8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x27d0330 .functor AND 1, L_0x27cffb0, L_0x27d01b0, C4<1>, C4<1>;
L_0x27d0480 .functor AND 1, v0x27c8820_0, v0x27c88c0_0, C4<1>, C4<1>;
L_0x27d0600 .functor AND 1, L_0x27d0480, v0x27c8960_0, C4<1>, C4<1>;
L_0x27d0710 .functor NOT 1, v0x27c8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x27d0780 .functor AND 1, L_0x27d0600, L_0x27d0710, C4<1>, C4<1>;
L_0x27d08f0 .functor OR 1, L_0x27d0330, L_0x27d0780, C4<0>, C4<0>;
L_0x27d09b0 .functor AND 1, v0x27c8820_0, v0x27c88c0_0, C4<1>, C4<1>;
L_0x27d0a90 .functor AND 1, L_0x27d09b0, v0x27c8960_0, C4<1>, C4<1>;
L_0x27d0b50 .functor AND 1, L_0x27d0a90, v0x27c8aa0_0, C4<1>, C4<1>;
L_0x27d0a20 .functor OR 1, L_0x27d08f0, L_0x27d0b50, C4<0>, C4<0>;
L_0x27d0d80 .functor OR 1, v0x27c8820_0, v0x27c88c0_0, C4<0>, C4<0>;
L_0x27d0e80 .functor NOT 1, v0x27c8960_0, C4<0>, C4<0>, C4<0>;
L_0x27d0ef0 .functor OR 1, L_0x27d0d80, L_0x27d0e80, C4<0>, C4<0>;
L_0x27d10a0 .functor OR 1, L_0x27d0ef0, v0x27c8aa0_0, C4<0>, C4<0>;
L_0x27d1160 .functor OR 1, v0x27c8820_0, v0x27c88c0_0, C4<0>, C4<0>;
L_0x27d1280 .functor OR 1, L_0x27d1160, v0x27c8960_0, C4<0>, C4<0>;
L_0x27d1340 .functor NOT 1, v0x27c8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x27d1470 .functor OR 1, L_0x27d1280, L_0x27d1340, C4<0>, C4<0>;
L_0x27d1580 .functor AND 1, L_0x27d10a0, L_0x27d1470, C4<1>, C4<1>;
L_0x27d1760 .functor NOT 1, v0x27c88c0_0, C4<0>, C4<0>, C4<0>;
L_0x27d17d0 .functor OR 1, v0x27c8820_0, L_0x27d1760, C4<0>, C4<0>;
L_0x27d1970 .functor OR 1, L_0x27d17d0, v0x27c8960_0, C4<0>, C4<0>;
L_0x27d1a30 .functor OR 1, L_0x27d1970, v0x27c8aa0_0, C4<0>, C4<0>;
L_0x27d1be0 .functor AND 1, L_0x27d1580, L_0x27d1a30, C4<1>, C4<1>;
L_0x27d1cf0 .functor NOT 1, v0x27c88c0_0, C4<0>, C4<0>, C4<0>;
L_0x27d1e60 .functor OR 1, v0x27c8820_0, L_0x27d1cf0, C4<0>, C4<0>;
L_0x27d1f20 .functor NOT 1, v0x27c8960_0, C4<0>, C4<0>, C4<0>;
L_0x27d20a0 .functor OR 1, L_0x27d1e60, L_0x27d1f20, C4<0>, C4<0>;
L_0x27d21b0 .functor NOT 1, v0x27c8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x27d2340 .functor OR 1, L_0x27d20a0, L_0x27d21b0, C4<0>, C4<0>;
L_0x27d2450 .functor AND 1, L_0x27d1be0, L_0x27d2340, C4<1>, C4<1>;
L_0x27d2690 .functor NOT 1, v0x27c8820_0, C4<0>, C4<0>, C4<0>;
L_0x27d2700 .functor OR 1, L_0x27d2690, v0x27c88c0_0, C4<0>, C4<0>;
L_0x27d2560 .functor OR 1, L_0x27d2700, v0x27c8960_0, C4<0>, C4<0>;
L_0x27d2620 .functor OR 1, L_0x27d2560, v0x27c8aa0_0, C4<0>, C4<0>;
L_0x27d2aa0 .functor AND 1, L_0x27d2450, L_0x27d2620, C4<1>, C4<1>;
L_0x27d2bb0 .functor NOT 1, v0x27c8820_0, C4<0>, C4<0>, C4<0>;
L_0x27d2d80 .functor OR 1, L_0x27d2bb0, v0x27c88c0_0, C4<0>, C4<0>;
L_0x27d2e40 .functor OR 1, L_0x27d2d80, v0x27c8960_0, C4<0>, C4<0>;
L_0x27d3280 .functor NOT 1, v0x27c8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x27d3500 .functor OR 1, L_0x27d2e40, L_0x27d3280, C4<0>, C4<0>;
L_0x27d3790 .functor AND 1, L_0x27d2aa0, L_0x27d3500, C4<1>, C4<1>;
L_0x27d38a0 .functor NOT 1, v0x27c8820_0, C4<0>, C4<0>, C4<0>;
L_0x27d3cb0 .functor NOT 1, v0x27c88c0_0, C4<0>, C4<0>, C4<0>;
L_0x27d3d20 .functor OR 1, L_0x27d38a0, L_0x27d3cb0, C4<0>, C4<0>;
L_0x27d3fd0 .functor OR 1, L_0x27d3d20, v0x27c8960_0, C4<0>, C4<0>;
L_0x27d4090 .functor NOT 1, v0x27c8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x27d42b0 .functor OR 1, L_0x27d3fd0, L_0x27d4090, C4<0>, C4<0>;
L_0x27d43c0 .functor AND 1, L_0x27d3790, L_0x27d42b0, C4<1>, C4<1>;
L_0x27d4690 .functor NOT 1, v0x27c8820_0, C4<0>, C4<0>, C4<0>;
L_0x27d4700 .functor NOT 1, v0x27c88c0_0, C4<0>, C4<0>, C4<0>;
L_0x27d4940 .functor OR 1, L_0x27d4690, L_0x27d4700, C4<0>, C4<0>;
L_0x27d4a50 .functor NOT 1, v0x27c8960_0, C4<0>, C4<0>, C4<0>;
L_0x27d4ca0 .functor OR 1, L_0x27d4940, L_0x27d4a50, C4<0>, C4<0>;
L_0x27d4db0 .functor OR 1, L_0x27d4ca0, v0x27c8aa0_0, C4<0>, C4<0>;
L_0x27d5060 .functor AND 1, L_0x27d43c0, L_0x27d4db0, C4<1>, C4<1>;
L_0x27d5170 .functor NOT 1, v0x27c8820_0, C4<0>, C4<0>, C4<0>;
L_0x27d53e0 .functor NOT 1, v0x27c88c0_0, C4<0>, C4<0>, C4<0>;
L_0x27d5450 .functor OR 1, L_0x27d5170, L_0x27d53e0, C4<0>, C4<0>;
L_0x27d5770 .functor NOT 1, v0x27c8960_0, C4<0>, C4<0>, C4<0>;
L_0x27d57e0 .functor OR 1, L_0x27d5450, L_0x27d5770, C4<0>, C4<0>;
L_0x27d5b10 .functor NOT 1, v0x27c8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x27d5b80 .functor OR 1, L_0x27d57e0, L_0x27d5b10, C4<0>, C4<0>;
L_0x27d5ec0 .functor AND 1, L_0x27d5060, L_0x27d5b80, C4<1>, C4<1>;
v0x27c91b0_0 .net *"_ivl_0", 0 0, L_0x27cfc70;  1 drivers
v0x27c9290_0 .net *"_ivl_10", 0 0, L_0x27d0330;  1 drivers
v0x27c9370_0 .net *"_ivl_100", 0 0, L_0x27d3fd0;  1 drivers
v0x27c9460_0 .net *"_ivl_102", 0 0, L_0x27d4090;  1 drivers
v0x27c9540_0 .net *"_ivl_104", 0 0, L_0x27d42b0;  1 drivers
v0x27c9670_0 .net *"_ivl_106", 0 0, L_0x27d43c0;  1 drivers
v0x27c9750_0 .net *"_ivl_108", 0 0, L_0x27d4690;  1 drivers
v0x27c9830_0 .net *"_ivl_110", 0 0, L_0x27d4700;  1 drivers
v0x27c9910_0 .net *"_ivl_112", 0 0, L_0x27d4940;  1 drivers
v0x27c9a80_0 .net *"_ivl_114", 0 0, L_0x27d4a50;  1 drivers
v0x27c9b60_0 .net *"_ivl_116", 0 0, L_0x27d4ca0;  1 drivers
v0x27c9c40_0 .net *"_ivl_118", 0 0, L_0x27d4db0;  1 drivers
v0x27c9d20_0 .net *"_ivl_12", 0 0, L_0x27d0480;  1 drivers
v0x27c9e00_0 .net *"_ivl_120", 0 0, L_0x27d5060;  1 drivers
v0x27c9ee0_0 .net *"_ivl_122", 0 0, L_0x27d5170;  1 drivers
v0x27c9fc0_0 .net *"_ivl_124", 0 0, L_0x27d53e0;  1 drivers
v0x27ca0a0_0 .net *"_ivl_126", 0 0, L_0x27d5450;  1 drivers
v0x27ca290_0 .net *"_ivl_128", 0 0, L_0x27d5770;  1 drivers
v0x27ca370_0 .net *"_ivl_130", 0 0, L_0x27d57e0;  1 drivers
v0x27ca450_0 .net *"_ivl_132", 0 0, L_0x27d5b10;  1 drivers
v0x27ca530_0 .net *"_ivl_134", 0 0, L_0x27d5b80;  1 drivers
v0x27ca610_0 .net *"_ivl_14", 0 0, L_0x27d0600;  1 drivers
v0x27ca6f0_0 .net *"_ivl_16", 0 0, L_0x27d0710;  1 drivers
v0x27ca7d0_0 .net *"_ivl_18", 0 0, L_0x27d0780;  1 drivers
v0x27ca8b0_0 .net *"_ivl_2", 0 0, L_0x27cfd00;  1 drivers
v0x27ca990_0 .net *"_ivl_20", 0 0, L_0x27d08f0;  1 drivers
v0x27caa70_0 .net *"_ivl_22", 0 0, L_0x27d09b0;  1 drivers
v0x27cab50_0 .net *"_ivl_24", 0 0, L_0x27d0a90;  1 drivers
v0x27cac30_0 .net *"_ivl_26", 0 0, L_0x27d0b50;  1 drivers
v0x27cad10_0 .net *"_ivl_30", 0 0, L_0x27d0d80;  1 drivers
v0x27cadf0_0 .net *"_ivl_32", 0 0, L_0x27d0e80;  1 drivers
v0x27caed0_0 .net *"_ivl_34", 0 0, L_0x27d0ef0;  1 drivers
v0x27cafb0_0 .net *"_ivl_36", 0 0, L_0x27d10a0;  1 drivers
v0x27cb2a0_0 .net *"_ivl_38", 0 0, L_0x27d1160;  1 drivers
v0x27cb380_0 .net *"_ivl_4", 0 0, L_0x27cfea0;  1 drivers
v0x27cb460_0 .net *"_ivl_40", 0 0, L_0x27d1280;  1 drivers
v0x27cb540_0 .net *"_ivl_42", 0 0, L_0x27d1340;  1 drivers
v0x27cb620_0 .net *"_ivl_44", 0 0, L_0x27d1470;  1 drivers
v0x27cb700_0 .net *"_ivl_46", 0 0, L_0x27d1580;  1 drivers
v0x27cb7e0_0 .net *"_ivl_48", 0 0, L_0x27d1760;  1 drivers
v0x27cb8c0_0 .net *"_ivl_50", 0 0, L_0x27d17d0;  1 drivers
v0x27cb9a0_0 .net *"_ivl_52", 0 0, L_0x27d1970;  1 drivers
v0x27cba80_0 .net *"_ivl_54", 0 0, L_0x27d1a30;  1 drivers
v0x27cbb60_0 .net *"_ivl_56", 0 0, L_0x27d1be0;  1 drivers
v0x27cbc40_0 .net *"_ivl_58", 0 0, L_0x27d1cf0;  1 drivers
v0x27cbd20_0 .net *"_ivl_6", 0 0, L_0x27cffb0;  1 drivers
v0x27cbe00_0 .net *"_ivl_60", 0 0, L_0x27d1e60;  1 drivers
v0x27cbee0_0 .net *"_ivl_62", 0 0, L_0x27d1f20;  1 drivers
v0x27cbfc0_0 .net *"_ivl_64", 0 0, L_0x27d20a0;  1 drivers
v0x27cc0a0_0 .net *"_ivl_66", 0 0, L_0x27d21b0;  1 drivers
v0x27cc180_0 .net *"_ivl_68", 0 0, L_0x27d2340;  1 drivers
v0x27cc260_0 .net *"_ivl_70", 0 0, L_0x27d2450;  1 drivers
v0x27cc340_0 .net *"_ivl_72", 0 0, L_0x27d2690;  1 drivers
v0x27cc420_0 .net *"_ivl_74", 0 0, L_0x27d2700;  1 drivers
v0x27cc500_0 .net *"_ivl_76", 0 0, L_0x27d2560;  1 drivers
v0x27cc5e0_0 .net *"_ivl_78", 0 0, L_0x27d2620;  1 drivers
v0x27cc6c0_0 .net *"_ivl_8", 0 0, L_0x27d01b0;  1 drivers
v0x27cc7a0_0 .net *"_ivl_80", 0 0, L_0x27d2aa0;  1 drivers
v0x27cc880_0 .net *"_ivl_82", 0 0, L_0x27d2bb0;  1 drivers
v0x27cc960_0 .net *"_ivl_84", 0 0, L_0x27d2d80;  1 drivers
v0x27cca40_0 .net *"_ivl_86", 0 0, L_0x27d2e40;  1 drivers
v0x27ccb20_0 .net *"_ivl_88", 0 0, L_0x27d3280;  1 drivers
v0x27ccc00_0 .net *"_ivl_90", 0 0, L_0x27d3500;  1 drivers
v0x27ccce0_0 .net *"_ivl_92", 0 0, L_0x27d3790;  1 drivers
v0x27ccdc0_0 .net *"_ivl_94", 0 0, L_0x27d38a0;  1 drivers
v0x27cd2b0_0 .net *"_ivl_96", 0 0, L_0x27d3cb0;  1 drivers
v0x27cd390_0 .net *"_ivl_98", 0 0, L_0x27d3d20;  1 drivers
v0x27cd470_0 .net "a", 0 0, v0x27c8820_0;  alias, 1 drivers
v0x27cd510_0 .net "b", 0 0, v0x27c88c0_0;  alias, 1 drivers
v0x27cd600_0 .net "c", 0 0, v0x27c8960_0;  alias, 1 drivers
v0x27cd6f0_0 .net "d", 0 0, v0x27c8aa0_0;  alias, 1 drivers
v0x27cd7e0_0 .net "out_pos", 0 0, L_0x27d5ec0;  alias, 1 drivers
v0x27cd8a0_0 .net "out_sop", 0 0, L_0x27d0a20;  alias, 1 drivers
S_0x27cda20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2779180;
 .timescale -12 -12;
E_0x275f9f0 .event anyedge, v0x27ce810_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27ce810_0;
    %nor/r;
    %assign/vec4 v0x27ce810_0, 0;
    %wait E_0x275f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c7cf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c8b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c8c30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27c7cf0;
T_4 ;
    %wait E_0x2777960;
    %load/vec4 v0x27c8cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c8b90_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27c7cf0;
T_5 ;
    %wait E_0x2777800;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %wait E_0x2777800;
    %load/vec4 v0x27c8b90_0;
    %store/vec4 v0x27c8c30_0, 0, 1;
    %fork t_1, S_0x27c8020;
    %jmp t_0;
    .scope S_0x27c8020;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c8260_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27c8260_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2777800;
    %load/vec4 v0x27c8260_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c8260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27c8260_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27c7cf0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2777960;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27c8aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %assign/vec4 v0x27c8820_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27c8b90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27c8c30_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2779180;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ce3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ce810_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2779180;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27ce3b0_0;
    %inv;
    %store/vec4 v0x27ce3b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2779180;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c8a00_0, v0x27ce980_0, v0x27ce1d0_0, v0x27ce270_0, v0x27ce310_0, v0x27ce450_0, v0x27ce6d0_0, v0x27ce630_0, v0x27ce590_0, v0x27ce4f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2779180;
T_9 ;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2779180;
T_10 ;
    %wait E_0x2777960;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ce770_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce770_0, 4, 32;
    %load/vec4 v0x27ce8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce770_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ce770_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce770_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27ce6d0_0;
    %load/vec4 v0x27ce6d0_0;
    %load/vec4 v0x27ce630_0;
    %xor;
    %load/vec4 v0x27ce6d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce770_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce770_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27ce590_0;
    %load/vec4 v0x27ce590_0;
    %load/vec4 v0x27ce4f0_0;
    %xor;
    %load/vec4 v0x27ce590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce770_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27ce770_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ce770_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response23/top_module.sv";
