{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603775074417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603775074449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 14:04:34 2020 " "Processing started: Tue Oct 27 14:04:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603775074449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603775074449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MMC31_Slave_R2 -c MMC31_Slave_R2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MMC31_Slave_R2 -c MMC31_Slave_R2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603775074449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603775076662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmc31_slave_r2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mmc31_slave_r2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MMC31_Slave_R2 " "Found entity 1: MMC31_Slave_R2" {  } { { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603775091002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603775091002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emifx_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emifx_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EMIFx_Interface-arch " "Found design unit 1: EMIFx_Interface-arch" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603775091726 ""} { "Info" "ISGN_ENTITY_NAME" "1 EMIFx_Interface " "Found entity 1: EMIFx_Interface" {  } { { "EMIFx_Interface.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/EMIFx_Interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603775091726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603775091726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpiox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpiox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIOx-arch " "Found design unit 1: GPIOx-arch" {  } { { "GPIOx.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/GPIOx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603775091747 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPIOx " "Found entity 1: GPIOx" {  } { { "GPIOx.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/GPIOx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603775091747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603775091747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_data_16mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internal_data_16mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Internal_Data_16Mux-arch " "Found design unit 1: Internal_Data_16Mux-arch" {  } { { "Internal_Data_16Mux.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/Internal_Data_16Mux.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603775091767 ""} { "Info" "ISGN_ENTITY_NAME" "1 Internal_Data_16Mux " "Found entity 1: Internal_Data_16Mux" {  } { { "Internal_Data_16Mux.vhd" "" { Text "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/Internal_Data_16Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603775091767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603775091767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MMC31_Slave_R2 " "Elaborating entity \"MMC31_Slave_R2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603775091896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIOx GPIOx:inst1 " "Elaborating entity \"GPIOx\" for hierarchy \"GPIOx:inst1\"" {  } { { "MMC31_Slave_R2.bdf" "inst1" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 128 1480 1680 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603775091904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EMIFx_Interface EMIFx_Interface:inst " "Elaborating entity \"EMIFx_Interface\" for hierarchy \"EMIFx_Interface:inst\"" {  } { { "MMC31_Slave_R2.bdf" "inst" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 80 800 1048 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603775091912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Internal_Data_16Mux Internal_Data_16Mux:inst9 " "Elaborating entity \"Internal_Data_16Mux\" for hierarchy \"Internal_Data_16Mux:inst9\"" {  } { { "MMC31_Slave_R2.bdf" "inst9" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 344 800 1056 680 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603775091937 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "XF3 GND " "Pin \"XF3\" is stuck at GND" {  } { { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 616 152 328 632 "XF3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603775092581 "|MMC31_Slave_R2|XF3"} { "Warning" "WMLS_MLS_STUCK_PIN" "XF4 GND " "Pin \"XF4\" is stuck at GND" {  } { { "MMC31_Slave_R2.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/MMC31_Slave_FPGA_R2/MMC31_Slave_R2.bdf" { { 640 152 328 656 "XF4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603775092581 "|MMC31_Slave_R2|XF4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603775092581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603775092687 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603775093226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603775093448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603775093448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603775093531 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603775093531 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1603775093531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603775093531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603775093531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603775093556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 14:04:53 2020 " "Processing ended: Tue Oct 27 14:04:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603775093556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603775093556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603775093556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603775093556 ""}
