[2025-09-18 07:12:52] START suite=qualcomm_srv trace=srv605_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv605_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2575472 heartbeat IPC: 3.883 cumulative IPC: 3.883 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4998185 heartbeat IPC: 4.128 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4998185 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4998185 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13169606 heartbeat IPC: 1.224 cumulative IPC: 1.224 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21315447 heartbeat IPC: 1.228 cumulative IPC: 1.226 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29418649 heartbeat IPC: 1.234 cumulative IPC: 1.228 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37504139 heartbeat IPC: 1.237 cumulative IPC: 1.231 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 45556052 heartbeat IPC: 1.242 cumulative IPC: 1.233 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 53692751 heartbeat IPC: 1.229 cumulative IPC: 1.232 (Simulation time: 00 hr 08 min 04 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv605_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 61875017 heartbeat IPC: 1.222 cumulative IPC: 1.231 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 70084445 heartbeat IPC: 1.218 cumulative IPC: 1.229 (Simulation time: 00 hr 10 min 19 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 78294062 heartbeat IPC: 1.218 cumulative IPC: 1.228 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 81502980 cumulative IPC: 1.227 (Simulation time: 00 hr 12 min 35 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 81502980 cumulative IPC: 1.227 (Simulation time: 00 hr 12 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv605_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.227 instructions: 100000001 cycles: 81502980
CPU 0 Branch Prediction Accuracy: 92.55% MPKI: 13.22 Average ROB Occupancy at Mispredict: 29.41
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08586
BRANCH_INDIRECT: 0.3695
BRANCH_CONDITIONAL: 11.39
BRANCH_DIRECT_CALL: 0.4218
BRANCH_INDIRECT_CALL: 0.5457
BRANCH_RETURN: 0.4067


====Backend Stall Breakdown====
ROB_STALL: 31970
LQ_STALL: 0
SQ_STALL: 58968


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 320
REPLAY_LOAD: 275
NON_REPLAY_LOAD: 7.0794444

== Total ==
ADDR_TRANS: 320
REPLAY_LOAD: 550
NON_REPLAY_LOAD: 31100

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 4393

cpu0->cpu0_STLB TOTAL        ACCESS:    2123129 HIT:    2122446 MISS:        683 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2123129 HIT:    2122446 MISS:        683 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 154.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9656704 HIT:    8969318 MISS:     687386 MSHR_MERGE:      41308
cpu0->cpu0_L2C LOAD         ACCESS:    7754649 HIT:    7202582 MISS:     552067 MSHR_MERGE:        462
cpu0->cpu0_L2C RFO          ACCESS:     580534 HIT:     519602 MISS:      60932 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     168523 HIT:     110657 MISS:      57866 MSHR_MERGE:      40846
cpu0->cpu0_L2C WRITE        ACCESS:    1151769 HIT:    1136043 MISS:      15726 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1229 HIT:        434 MISS:        795 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     117674 ISSUED:     109613 USEFUL:       1245 USELESS:       5004
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.81 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15848133 HIT:    7707474 MISS:    8140659 MSHR_MERGE:    2026370
cpu0->cpu0_L1I LOAD         ACCESS:   15848133 HIT:    7707474 MISS:    8140659 MSHR_MERGE:    2026370
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30998036 HIT:   26995314 MISS:    4002722 MSHR_MERGE:    1721590
cpu0->cpu0_L1D LOAD         ACCESS:   16779516 HIT:   14643678 MISS:    2135838 MSHR_MERGE:     495465
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     338548 HIT:     240947 MISS:      97601 MSHR_MERGE:      38608
cpu0->cpu0_L1D WRITE        ACCESS:   13878594 HIT:   12110568 MISS:    1768026 MSHR_MERGE:    1187489
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1378 HIT:        121 MISS:       1257 MSHR_MERGE:         28
cpu0->cpu0_L1D PREFETCH REQUESTED:     534119 ISSUED:     338548 USEFUL:      11313 USELESS:      37687
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12991716 HIT:   10710731 MISS:    2280985 MSHR_MERGE:    1148109
cpu0->cpu0_ITLB LOAD         ACCESS:   12991716 HIT:   10710731 MISS:    2280985 MSHR_MERGE:    1148109
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.018 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29129298 HIT:   27810072 MISS:    1319226 MSHR_MERGE:     328973
cpu0->cpu0_DTLB LOAD         ACCESS:   29129298 HIT:   27810072 MISS:    1319226 MSHR_MERGE:     328973
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.101 cycles
cpu0->LLC TOTAL        ACCESS:     749225 HIT:     737683 MISS:      11542 MSHR_MERGE:        366
cpu0->LLC LOAD         ACCESS:     551605 HIT:     543383 MISS:       8222 MSHR_MERGE:         63
cpu0->LLC RFO          ACCESS:      60932 HIT:      60901 MISS:         31 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17020 HIT:      14001 MISS:       3019 MSHR_MERGE:        303
cpu0->LLC WRITE        ACCESS:     118873 HIT:     118866 MISS:          7 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        795 HIT:        532 MISS:        263 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         86
  ROW_BUFFER_MISS:      11083
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          4
  FULL:          0
Channel 0 REFRESHES ISSUED:       6792

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       537491       544132        55307          608
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           55           50           27
  STLB miss resolved @ L2C                0           53          227          202           41
  STLB miss resolved @ LLC                0           13          247          324           39
  STLB miss resolved @ MEM                0            1           76          122          137

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203639        52603      1553613       117399           19
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            2            6            8
  STLB miss resolved @ L2C                0            0            0            2            0
  STLB miss resolved @ LLC                0            8           17           29            4
  STLB miss resolved @ MEM                0            0           10           24           21
[2025-09-18 07:25:28] END   suite=qualcomm_srv trace=srv605_ap (rc=0)
