-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MatrixMultiplicationKernel_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    aSplit_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_0_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_0_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_0_full_n : IN STD_LOGIC;
    aSplit_0_write : OUT STD_LOGIC;
    aSplit_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_1_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_1_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_1_full_n : IN STD_LOGIC;
    aSplit_1_write : OUT STD_LOGIC;
    aSplit_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_2_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_2_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_2_full_n : IN STD_LOGIC;
    aSplit_2_write : OUT STD_LOGIC;
    aSplit_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_3_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_3_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_3_full_n : IN STD_LOGIC;
    aSplit_3_write : OUT STD_LOGIC;
    aSplit_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_4_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_4_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_4_full_n : IN STD_LOGIC;
    aSplit_4_write : OUT STD_LOGIC;
    aSplit_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_5_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_5_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_5_full_n : IN STD_LOGIC;
    aSplit_5_write : OUT STD_LOGIC;
    aSplit_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_6_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_6_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_6_full_n : IN STD_LOGIC;
    aSplit_6_write : OUT STD_LOGIC;
    aSplit_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_7_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_7_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_7_full_n : IN STD_LOGIC;
    aSplit_7_write : OUT STD_LOGIC;
    aSplit_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_8_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_8_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_8_full_n : IN STD_LOGIC;
    aSplit_8_write : OUT STD_LOGIC;
    aSplit_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_9_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_9_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_9_full_n : IN STD_LOGIC;
    aSplit_9_write : OUT STD_LOGIC;
    aSplit_10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_10_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_10_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_10_full_n : IN STD_LOGIC;
    aSplit_10_write : OUT STD_LOGIC;
    aSplit_11_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_11_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_11_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_11_full_n : IN STD_LOGIC;
    aSplit_11_write : OUT STD_LOGIC;
    aSplit_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_12_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_12_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_12_full_n : IN STD_LOGIC;
    aSplit_12_write : OUT STD_LOGIC;
    aSplit_13_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_13_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_13_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_13_full_n : IN STD_LOGIC;
    aSplit_13_write : OUT STD_LOGIC;
    aSplit_14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_14_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_14_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_14_full_n : IN STD_LOGIC;
    aSplit_14_write : OUT STD_LOGIC;
    aSplit_15_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aSplit_15_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_15_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    aSplit_15_full_n : IN STD_LOGIC;
    aSplit_15_write : OUT STD_LOGIC;
    bound40 : IN STD_LOGIC_VECTOR (82 downto 0);
    bound17 : IN STD_LOGIC_VECTOR (59 downto 0);
    lshr_ln2 : IN STD_LOGIC_VECTOR (27 downto 0);
    bound4 : IN STD_LOGIC_VECTOR (36 downto 0);
    zext_ln109_3 : IN STD_LOGIC_VECTOR (27 downto 0);
    a : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of MatrixMultiplicationKernel_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv62_0 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv83_0 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv83_1 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv62_1 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv11_200 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv38_1 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv28_1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter53 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter54 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter55 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter56 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter57 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter58 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter59 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter60 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter61 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter62 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter63 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter64 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter65 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter66 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter67 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter68 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter69 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter70 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter71 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter72 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter73 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter74 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter75 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter76 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter77 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter78 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter79 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state79_pp0_stage0_iter78 : BOOLEAN;
    signal ap_block_state80_pp0_stage0_iter79 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln115_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gmem0_blk_n_R : STD_LOGIC;
    signal aSplit_0_blk_n : STD_LOGIC;
    signal aSplit_1_blk_n : STD_LOGIC;
    signal aSplit_2_blk_n : STD_LOGIC;
    signal aSplit_3_blk_n : STD_LOGIC;
    signal aSplit_4_blk_n : STD_LOGIC;
    signal aSplit_5_blk_n : STD_LOGIC;
    signal aSplit_6_blk_n : STD_LOGIC;
    signal aSplit_7_blk_n : STD_LOGIC;
    signal aSplit_8_blk_n : STD_LOGIC;
    signal aSplit_9_blk_n : STD_LOGIC;
    signal aSplit_10_blk_n : STD_LOGIC;
    signal aSplit_11_blk_n : STD_LOGIC;
    signal aSplit_12_blk_n : STD_LOGIC;
    signal aSplit_13_blk_n : STD_LOGIC;
    signal aSplit_14_blk_n : STD_LOGIC;
    signal aSplit_15_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln109_3_cast_fu_394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln109_3_cast_reg_1035 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound4_cast_fu_398_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal bound4_cast_reg_1040 : STD_LOGIC_VECTOR (37 downto 0);
    signal bound17_cast_fu_402_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal bound17_cast_reg_1045 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln117_fu_463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_reg_1054 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_reg_1054_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln115_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln115_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_reg_1069 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln115_fu_525_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln115_reg_1074 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_reg_1079 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_reg_1079_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_reg_1079_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln117_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln117_reg_1085 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln117_1_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln117_1_reg_1090 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln117_1_reg_1090_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln117_1_reg_1090_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_154_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_154_reg_1096 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_157_fu_696_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal empty_157_reg_1101 : STD_LOGIC_VECTOR (22 downto 0);
    signal empty_158_fu_700_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_158_reg_1106 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln16_fu_704_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln16_reg_1111 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln119_fu_753_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal select_ln119_reg_1121 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln16_reg_1126 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln8_reg_1131 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln170_fu_810_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln170_reg_1142 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_reg_1147 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_1_reg_1152 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_reg_1157 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_reg_1162 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_4_reg_1167 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_5_reg_1172 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_6_reg_1177 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_7_reg_1182 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_8_reg_1187 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_9_reg_1192 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_10_reg_1197 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_11_reg_1202 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_12_reg_1207 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_13_reg_1212 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_reg_1217 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln64_fu_800_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n2_fu_198 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln99_fu_708_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal n1_fu_202 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal select_ln121_fu_688_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_fu_206 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal select_ln121_1_fu_566_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal k0_fu_210 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    signal indvar_flatten12_fu_214 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    signal select_ln119_1_fu_580_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal indvar_flatten35_fu_218 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000000";
    signal select_ln117_1_fu_474_p3 : STD_LOGIC_VECTOR (61 downto 0);
    signal n0_fu_222 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal select_ln115_1_fu_619_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal indvar_flatten67_fu_226 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal add_ln115_fu_457_p2 : STD_LOGIC_VECTOR (82 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal aSplit_0_write_local : STD_LOGIC;
    signal aSplit_1_write_local : STD_LOGIC;
    signal aSplit_2_write_local : STD_LOGIC;
    signal aSplit_3_write_local : STD_LOGIC;
    signal aSplit_4_write_local : STD_LOGIC;
    signal aSplit_5_write_local : STD_LOGIC;
    signal aSplit_6_write_local : STD_LOGIC;
    signal aSplit_7_write_local : STD_LOGIC;
    signal aSplit_8_write_local : STD_LOGIC;
    signal aSplit_9_write_local : STD_LOGIC;
    signal aSplit_10_write_local : STD_LOGIC;
    signal aSplit_11_write_local : STD_LOGIC;
    signal aSplit_12_write_local : STD_LOGIC;
    signal aSplit_13_write_local : STD_LOGIC;
    signal aSplit_14_write_local : STD_LOGIC;
    signal aSplit_15_write_local : STD_LOGIC;
    signal grp_fu_390_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_390_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln117_fu_468_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln119_fu_515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_1_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln115_1_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln121_1_fu_560_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln119_1_fu_574_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal add_ln115_1_fu_613_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal exitcond_flatten_not_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_mid262_not_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_mid234_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln115_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln117_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal n1_mid26_fu_630_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln99_mid211_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_155_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_156_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln121_fu_664_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal n2_mid2_fu_680_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln117_fu_740_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal k0_2_fu_747_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln119_fu_765_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln16_fu_768_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln2_fu_773_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln64_fu_781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln64_fu_785_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_390_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter40_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter41_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter42_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter43_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter44_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter45_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter46_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter47_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter48_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter49_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter50_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter51_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter52_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter53_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter54_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter55_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter56_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter57_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter58_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter59_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter60_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter61_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter62_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter63_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter64_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter65_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter66_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter67_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter68_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter69_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter70_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter71_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter72_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter73_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter74_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter75_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter76_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter77_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter78_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component MatrixMultiplicationKernel_mul_32s_28ns_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32s_28ns_32_2_1_U3 : component MatrixMultiplicationKernel_mul_32s_28ns_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 28,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_390_p0,
        din1 => grp_fu_390_p1,
        ce => grp_fu_390_ce,
        dout => grp_fu_390_p2);

    flow_control_loop_pipe_sequential_init_U : component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter78_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter52 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter53 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter54 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter55 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter56 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter57 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter58 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter59 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter60 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter61 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter62 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter63 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter64 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter65 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter66 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter67 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter68 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter69 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter70 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter71 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter72 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter73_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter73 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter74_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter74 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter75_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter75 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter76_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter76 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter77_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter77 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter78_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter78 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter79_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter79 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten12_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    indvar_flatten12_fu_214 <= ap_const_lv38_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    indvar_flatten12_fu_214 <= select_ln119_1_fu_580_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten35_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten35_fu_218 <= ap_const_lv62_0;
                elsif (((icmp_ln115_fu_449_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten35_fu_218 <= select_ln117_1_fu_474_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten67_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten67_fu_226 <= ap_const_lv83_0;
                elsif (((icmp_ln115_fu_449_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten67_fu_226 <= add_ln115_fu_457_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    indvar_flatten_fu_206 <= ap_const_lv11_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    indvar_flatten_fu_206 <= select_ln121_1_fu_566_p3;
                end if;
            end if; 
        end if;
    end process;

    k0_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    k0_fu_210 <= ap_const_lv28_0;
                elsif ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then 
                    k0_fu_210 <= select_ln119_fu_753_p3;
                end if;
            end if; 
        end if;
    end process;

    n0_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    n0_fu_222 <= ap_const_lv24_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    n0_fu_222 <= select_ln115_1_fu_619_p3;
                end if;
            end if; 
        end if;
    end process;

    n1_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    n1_fu_202 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    n1_fu_202 <= select_ln121_fu_688_p3;
                end if;
            end if; 
        end if;
    end process;

    n2_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    n2_fu_198 <= ap_const_lv6_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    n2_fu_198 <= add_ln99_fu_708_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln117_1_reg_1090 <= and_ln117_1_fu_543_p2;
                and_ln117_1_reg_1090_pp0_iter3_reg <= and_ln117_1_reg_1090;
                and_ln117_1_reg_1090_pp0_iter4_reg <= and_ln117_1_reg_1090_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
                ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
                ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
                ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
                ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
                ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
                ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
                ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
                ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
                ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
                ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
                ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
                ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
                ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
                ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
                ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
                ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
                ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
                ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
                ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
                ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
                ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
                ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
                ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
                ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
                ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
                ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
                ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
                ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
                ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
                ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
                ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
                ap_loop_exit_ready_pp0_iter75_reg <= ap_loop_exit_ready_pp0_iter74_reg;
                ap_loop_exit_ready_pp0_iter76_reg <= ap_loop_exit_ready_pp0_iter75_reg;
                ap_loop_exit_ready_pp0_iter77_reg <= ap_loop_exit_ready_pp0_iter76_reg;
                ap_loop_exit_ready_pp0_iter78_reg <= ap_loop_exit_ready_pp0_iter77_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                empty_154_reg_1096 <= empty_154_fu_555_p2;
                empty_157_reg_1101 <= empty_157_fu_696_p1;
                empty_158_reg_1106 <= empty_158_fu_700_p1;
                icmp_ln117_reg_1054_pp0_iter2_reg <= icmp_ln117_reg_1054;
                icmp_ln121_reg_1069 <= icmp_ln121_fu_503_p2;
                mul_ln16_reg_1126 <= grp_fu_390_p2;
                or_ln117_reg_1079 <= or_ln117_fu_532_p2;
                or_ln117_reg_1079_pp0_iter3_reg <= or_ln117_reg_1079;
                or_ln117_reg_1079_pp0_iter4_reg <= or_ln117_reg_1079_pp0_iter3_reg;
                p_0_reg_1217 <= m_axi_gmem0_RDATA(511 downto 480);
                p_10_reg_1197 <= m_axi_gmem0_RDATA(383 downto 352);
                p_11_reg_1202 <= m_axi_gmem0_RDATA(415 downto 384);
                p_12_reg_1207 <= m_axi_gmem0_RDATA(447 downto 416);
                p_13_reg_1212 <= m_axi_gmem0_RDATA(479 downto 448);
                p_1_reg_1152 <= m_axi_gmem0_RDATA(95 downto 64);
                p_2_reg_1157 <= m_axi_gmem0_RDATA(127 downto 96);
                p_3_reg_1162 <= m_axi_gmem0_RDATA(159 downto 128);
                p_4_reg_1167 <= m_axi_gmem0_RDATA(191 downto 160);
                p_5_reg_1172 <= m_axi_gmem0_RDATA(223 downto 192);
                p_6_reg_1177 <= m_axi_gmem0_RDATA(255 downto 224);
                p_7_reg_1182 <= m_axi_gmem0_RDATA(287 downto 256);
                p_8_reg_1187 <= m_axi_gmem0_RDATA(319 downto 288);
                p_9_reg_1192 <= m_axi_gmem0_RDATA(351 downto 320);
                p_s_reg_1147 <= m_axi_gmem0_RDATA(63 downto 32);
                select_ln115_reg_1074 <= select_ln115_fu_525_p3;
                select_ln119_reg_1121 <= select_ln119_fu_753_p3;
                trunc_ln16_reg_1111 <= trunc_ln16_fu_704_p1;
                trunc_ln170_reg_1142 <= trunc_ln170_fu_810_p1;
                trunc_ln8_reg_1131 <= add_ln64_fu_785_p2(63 downto 6);
                xor_ln115_reg_1064 <= xor_ln115_fu_498_p2;
                xor_ln117_reg_1085 <= xor_ln117_fu_537_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                    bound17_cast_reg_1045(59 downto 0) <= bound17_cast_fu_402_p1(59 downto 0);
                    bound4_cast_reg_1040(36 downto 0) <= bound4_cast_fu_398_p1(36 downto 0);
                icmp_ln117_reg_1054 <= icmp_ln117_fu_463_p2;
                    zext_ln109_3_cast_reg_1035(27 downto 0) <= zext_ln109_3_cast_fu_394_p1(27 downto 0);
            end if;
        end if;
    end process;
    zext_ln109_3_cast_reg_1035(31 downto 28) <= "0000";
    bound4_cast_reg_1040(37) <= '0';
    bound17_cast_reg_1045(61 downto 60) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    aSplit_0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_0_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_0_blk_n <= aSplit_0_full_n;
        else 
            aSplit_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_0_din <= trunc_ln170_reg_1142;
    aSplit_0_write <= aSplit_0_write_local;

    aSplit_0_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_0_write_local <= ap_const_logic_1;
        else 
            aSplit_0_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_10_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_10_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_10_blk_n <= aSplit_10_full_n;
        else 
            aSplit_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_10_din <= p_9_reg_1192;
    aSplit_10_write <= aSplit_10_write_local;

    aSplit_10_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_10_write_local <= ap_const_logic_1;
        else 
            aSplit_10_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_11_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_11_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_11_blk_n <= aSplit_11_full_n;
        else 
            aSplit_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_11_din <= p_10_reg_1197;
    aSplit_11_write <= aSplit_11_write_local;

    aSplit_11_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_11_write_local <= ap_const_logic_1;
        else 
            aSplit_11_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_12_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_12_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_12_blk_n <= aSplit_12_full_n;
        else 
            aSplit_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_12_din <= p_11_reg_1202;
    aSplit_12_write <= aSplit_12_write_local;

    aSplit_12_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_12_write_local <= ap_const_logic_1;
        else 
            aSplit_12_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_13_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_13_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_13_blk_n <= aSplit_13_full_n;
        else 
            aSplit_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_13_din <= p_12_reg_1207;
    aSplit_13_write <= aSplit_13_write_local;

    aSplit_13_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_13_write_local <= ap_const_logic_1;
        else 
            aSplit_13_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_14_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_14_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_14_blk_n <= aSplit_14_full_n;
        else 
            aSplit_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_14_din <= p_13_reg_1212;
    aSplit_14_write <= aSplit_14_write_local;

    aSplit_14_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_14_write_local <= ap_const_logic_1;
        else 
            aSplit_14_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_15_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_15_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_15_blk_n <= aSplit_15_full_n;
        else 
            aSplit_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_15_din <= p_0_reg_1217;
    aSplit_15_write <= aSplit_15_write_local;

    aSplit_15_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_15_write_local <= ap_const_logic_1;
        else 
            aSplit_15_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_1_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_1_blk_n <= aSplit_1_full_n;
        else 
            aSplit_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_1_din <= p_s_reg_1147;
    aSplit_1_write <= aSplit_1_write_local;

    aSplit_1_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_1_write_local <= ap_const_logic_1;
        else 
            aSplit_1_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_2_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_2_blk_n <= aSplit_2_full_n;
        else 
            aSplit_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_2_din <= p_1_reg_1152;
    aSplit_2_write <= aSplit_2_write_local;

    aSplit_2_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_2_write_local <= ap_const_logic_1;
        else 
            aSplit_2_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_3_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_3_blk_n <= aSplit_3_full_n;
        else 
            aSplit_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_3_din <= p_2_reg_1157;
    aSplit_3_write <= aSplit_3_write_local;

    aSplit_3_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_3_write_local <= ap_const_logic_1;
        else 
            aSplit_3_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_4_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_4_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_4_blk_n <= aSplit_4_full_n;
        else 
            aSplit_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_4_din <= p_3_reg_1162;
    aSplit_4_write <= aSplit_4_write_local;

    aSplit_4_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_4_write_local <= ap_const_logic_1;
        else 
            aSplit_4_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_5_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_5_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_5_blk_n <= aSplit_5_full_n;
        else 
            aSplit_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_5_din <= p_4_reg_1167;
    aSplit_5_write <= aSplit_5_write_local;

    aSplit_5_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_5_write_local <= ap_const_logic_1;
        else 
            aSplit_5_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_6_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_6_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_6_blk_n <= aSplit_6_full_n;
        else 
            aSplit_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_6_din <= p_5_reg_1172;
    aSplit_6_write <= aSplit_6_write_local;

    aSplit_6_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_6_write_local <= ap_const_logic_1;
        else 
            aSplit_6_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_7_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_7_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_7_blk_n <= aSplit_7_full_n;
        else 
            aSplit_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_7_din <= p_6_reg_1177;
    aSplit_7_write <= aSplit_7_write_local;

    aSplit_7_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_7_write_local <= ap_const_logic_1;
        else 
            aSplit_7_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_8_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_8_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_8_blk_n <= aSplit_8_full_n;
        else 
            aSplit_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_8_din <= p_7_reg_1182;
    aSplit_8_write <= aSplit_8_write_local;

    aSplit_8_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_8_write_local <= ap_const_logic_1;
        else 
            aSplit_8_write_local <= ap_const_logic_0;
        end if; 
    end process;


    aSplit_9_blk_n_assign_proc : process(ap_enable_reg_pp0_iter79, aSplit_9_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_9_blk_n <= aSplit_9_full_n;
        else 
            aSplit_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aSplit_9_din <= p_8_reg_1187;
    aSplit_9_write <= aSplit_9_write_local;

    aSplit_9_write_local_assign_proc : process(ap_enable_reg_pp0_iter79, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then 
            aSplit_9_write_local <= ap_const_logic_1;
        else 
            aSplit_9_write_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln115_1_fu_613_p2 <= std_logic_vector(unsigned(n0_fu_222) + unsigned(ap_const_lv24_1));
    add_ln115_fu_457_p2 <= std_logic_vector(unsigned(indvar_flatten67_fu_226) + unsigned(ap_const_lv83_1));
    add_ln117_fu_468_p2 <= std_logic_vector(unsigned(indvar_flatten35_fu_218) + unsigned(ap_const_lv62_1));
    add_ln119_1_fu_574_p2 <= std_logic_vector(unsigned(indvar_flatten12_fu_214) + unsigned(ap_const_lv38_1));
    add_ln121_1_fu_560_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_206) + unsigned(ap_const_lv11_1));
    add_ln121_fu_664_p2 <= std_logic_vector(unsigned(n1_mid26_fu_630_p3) + unsigned(ap_const_lv5_1));
    add_ln16_fu_768_p2 <= std_logic_vector(unsigned(mul_ln16_reg_1126) + unsigned(zext_ln119_fu_765_p1));
    add_ln64_fu_785_p2 <= std_logic_vector(unsigned(zext_ln64_fu_781_p1) + unsigned(a));
    add_ln99_fu_708_p2 <= std_logic_vector(unsigned(n2_mid2_fu_680_p3) + unsigned(ap_const_lv6_1));
    and_ln115_1_fu_509_p2 <= (xor_ln115_fu_498_p2 and icmp_ln121_fu_503_p2);
    and_ln115_fu_626_p2 <= (xor_ln117_reg_1085 and xor_ln115_reg_1064);
    and_ln117_1_fu_543_p2 <= (xor_ln117_fu_537_p2 and and_ln115_1_fu_509_p2);
    and_ln117_fu_652_p2 <= (not_exitcond_flatten_mid234_fu_647_p2 and and_ln115_fu_626_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter78, ap_enable_reg_pp0_iter79, ap_block_state79_pp0_stage0_iter78, ap_block_state80_pp0_stage0_iter79)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter79 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state80_pp0_stage0_iter79)) or ((ap_enable_reg_pp0_iter78 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state79_pp0_stage0_iter78)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter78, ap_enable_reg_pp0_iter79, m_axi_gmem0_ARREADY, ap_block_state79_pp0_stage0_iter78, ap_block_state80_pp0_stage0_iter79)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter79 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state80_pp0_stage0_iter79)) or ((ap_enable_reg_pp0_iter78 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state79_pp0_stage0_iter78)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (m_axi_gmem0_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter78, ap_enable_reg_pp0_iter79, m_axi_gmem0_ARREADY, ap_block_state79_pp0_stage0_iter78, ap_block_state80_pp0_stage0_iter79)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter79 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state80_pp0_stage0_iter79)) or ((ap_enable_reg_pp0_iter78 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state79_pp0_stage0_iter78)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (m_axi_gmem0_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_state79_pp0_stage0_iter78_assign_proc : process(m_axi_gmem0_RVALID)
    begin
                ap_block_state79_pp0_stage0_iter78 <= (m_axi_gmem0_RVALID = ap_const_logic_0);
    end process;


    ap_block_state80_pp0_stage0_iter79_assign_proc : process(aSplit_0_full_n, aSplit_1_full_n, aSplit_2_full_n, aSplit_3_full_n, aSplit_4_full_n, aSplit_5_full_n, aSplit_6_full_n, aSplit_7_full_n, aSplit_8_full_n, aSplit_9_full_n, aSplit_10_full_n, aSplit_11_full_n, aSplit_12_full_n, aSplit_13_full_n, aSplit_14_full_n, aSplit_15_full_n)
    begin
                ap_block_state80_pp0_stage0_iter79 <= ((ap_const_logic_0 = aSplit_15_full_n) or (ap_const_logic_0 = aSplit_14_full_n) or (ap_const_logic_0 = aSplit_13_full_n) or (ap_const_logic_0 = aSplit_12_full_n) or (ap_const_logic_0 = aSplit_11_full_n) or (ap_const_logic_0 = aSplit_10_full_n) or (ap_const_logic_0 = aSplit_9_full_n) or (ap_const_logic_0 = aSplit_8_full_n) or (ap_const_logic_0 = aSplit_7_full_n) or (ap_const_logic_0 = aSplit_6_full_n) or (ap_const_logic_0 = aSplit_5_full_n) or (ap_const_logic_0 = aSplit_4_full_n) or (ap_const_logic_0 = aSplit_3_full_n) or (ap_const_logic_0 = aSplit_2_full_n) or (ap_const_logic_0 = aSplit_1_full_n) or (ap_const_logic_0 = aSplit_0_full_n));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln115_fu_449_p2)
    begin
        if (((icmp_ln115_fu_449_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter78_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter78_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter54, ap_enable_reg_pp0_iter55, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter57, ap_enable_reg_pp0_iter58, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter60, ap_enable_reg_pp0_iter61, ap_enable_reg_pp0_iter62, ap_enable_reg_pp0_iter63, ap_enable_reg_pp0_iter64, ap_enable_reg_pp0_iter65, ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_enable_reg_pp0_iter69, ap_enable_reg_pp0_iter70, ap_enable_reg_pp0_iter71, ap_enable_reg_pp0_iter72, ap_enable_reg_pp0_iter73, ap_enable_reg_pp0_iter74, ap_enable_reg_pp0_iter75, ap_enable_reg_pp0_iter76, ap_enable_reg_pp0_iter77, ap_enable_reg_pp0_iter78, ap_enable_reg_pp0_iter79)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_0) and (ap_enable_reg_pp0_iter78 = ap_const_logic_0) and (ap_enable_reg_pp0_iter77 = ap_const_logic_0) and (ap_enable_reg_pp0_iter76 = ap_const_logic_0) and (ap_enable_reg_pp0_iter75 = ap_const_logic_0) and (ap_enable_reg_pp0_iter74 = ap_const_logic_0) and (ap_enable_reg_pp0_iter73 = ap_const_logic_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter70 = ap_const_logic_0) and (ap_enable_reg_pp0_iter69 = ap_const_logic_0) and (ap_enable_reg_pp0_iter68 = ap_const_logic_0) and (ap_enable_reg_pp0_iter67 = ap_const_logic_0) and (ap_enable_reg_pp0_iter66 = ap_const_logic_0) and (ap_enable_reg_pp0_iter65 = ap_const_logic_0) and (ap_enable_reg_pp0_iter64 
    = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter63 = ap_const_logic_0) and (ap_enable_reg_pp0_iter62 = ap_const_logic_0) and (ap_enable_reg_pp0_iter61 = ap_const_logic_0) and (ap_enable_reg_pp0_iter60 = ap_const_logic_0) and (ap_enable_reg_pp0_iter59 = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter57 = ap_const_logic_0) and (ap_enable_reg_pp0_iter56 = ap_const_logic_0) and (ap_enable_reg_pp0_iter55 = ap_const_logic_0) and (ap_enable_reg_pp0_iter54 = ap_const_logic_0) and (ap_enable_reg_pp0_iter53 = ap_const_logic_0) and (ap_enable_reg_pp0_iter52 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 
    = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bound17_cast_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound17),62));
    bound4_cast_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound4),38));
    empty_154_fu_555_p2 <= (icmp_ln117_reg_1054 or empty_fu_549_p2);
    empty_155_fu_670_p2 <= (icmp_ln99_mid211_fu_658_p2 or and_ln117_1_reg_1090);
    empty_156_fu_675_p2 <= (or_ln117_reg_1079 or empty_155_fu_670_p2);
    empty_157_fu_696_p1 <= select_ln115_1_fu_619_p3(23 - 1 downto 0);
    empty_158_fu_700_p1 <= select_ln121_fu_688_p3(4 - 1 downto 0);
    empty_fu_549_p2 <= (select_ln115_fu_525_p3 or and_ln117_1_fu_543_p2);
    exitcond_flatten_mid262_not_fu_642_p2 <= (icmp_ln117_reg_1054_pp0_iter2_reg or exitcond_flatten_not_fu_637_p2);
    exitcond_flatten_not_fu_637_p2 <= (icmp_ln121_reg_1069 xor ap_const_lv1_1);

    gmem0_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter7, m_axi_gmem0_ARREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter78, m_axi_gmem0_RVALID, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter78 = ap_const_logic_1))) then 
            gmem0_blk_n_R <= m_axi_gmem0_RVALID;
        else 
            gmem0_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_390_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_390_ce <= ap_const_logic_1;
        else 
            grp_fu_390_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_390_p0 <= ((empty_157_reg_1101 & empty_158_reg_1106) & trunc_ln16_reg_1111);
    grp_fu_390_p1 <= zext_ln109_3_cast_reg_1035(28 - 1 downto 0);
    icmp_ln115_fu_449_p2 <= "1" when (indvar_flatten67_fu_226 = bound40) else "0";
    icmp_ln117_fu_463_p2 <= "1" when (indvar_flatten35_fu_218 = bound17_cast_reg_1045) else "0";
    icmp_ln119_1_fu_520_p2 <= "1" when (indvar_flatten12_fu_214 = bound4_cast_reg_1040) else "0";
    icmp_ln119_fu_515_p2 <= "1" when (lshr_ln2 = ap_const_lv28_0) else "0";
    icmp_ln121_fu_503_p2 <= "1" when (indvar_flatten_fu_206 = ap_const_lv11_200) else "0";
    icmp_ln99_fu_607_p2 <= "1" when (n2_fu_198 = ap_const_lv6_20) else "0";
    icmp_ln99_mid211_fu_658_p2 <= (icmp_ln99_fu_607_p2 and and_ln117_fu_652_p2);
    k0_2_fu_747_p2 <= std_logic_vector(unsigned(select_ln117_fu_740_p3) + unsigned(ap_const_lv28_1));
    m_axi_gmem0_ARADDR <= sext_ln64_fu_800_p1;
    m_axi_gmem0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem0_ARID <= ap_const_lv1_0;
    m_axi_gmem0_ARLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_gmem0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem0_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            m_axi_gmem0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_BREADY <= ap_const_logic_0;

    m_axi_gmem0_RREADY_assign_proc : process(ap_enable_reg_pp0_iter78, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter78 = ap_const_logic_1))) then 
            m_axi_gmem0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem0_WID <= ap_const_lv1_0;
    m_axi_gmem0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_WSTRB <= ap_const_lv64_0;
    m_axi_gmem0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_WVALID <= ap_const_logic_0;
    n1_mid26_fu_630_p3 <= 
        ap_const_lv5_0 when (empty_154_reg_1096(0) = '1') else 
        n1_fu_202;
    n2_mid2_fu_680_p3 <= 
        ap_const_lv6_0 when (empty_156_fu_675_p2(0) = '1') else 
        n2_fu_198;
    not_exitcond_flatten_mid234_fu_647_p2 <= (select_ln115_reg_1074 or exitcond_flatten_mid262_not_fu_642_p2);
    or_ln117_fu_532_p2 <= (select_ln115_fu_525_p3 or icmp_ln117_reg_1054);
    select_ln115_1_fu_619_p3 <= 
        add_ln115_1_fu_613_p2 when (icmp_ln117_reg_1054_pp0_iter2_reg(0) = '1') else 
        n0_fu_222;
    select_ln115_fu_525_p3 <= 
        icmp_ln119_fu_515_p2 when (icmp_ln117_reg_1054(0) = '1') else 
        icmp_ln119_1_fu_520_p2;
    select_ln117_1_fu_474_p3 <= 
        ap_const_lv62_1 when (icmp_ln117_fu_463_p2(0) = '1') else 
        add_ln117_fu_468_p2;
    select_ln117_fu_740_p3 <= 
        ap_const_lv28_0 when (or_ln117_reg_1079_pp0_iter4_reg(0) = '1') else 
        k0_fu_210;
    select_ln119_1_fu_580_p3 <= 
        ap_const_lv38_1 when (or_ln117_fu_532_p2(0) = '1') else 
        add_ln119_1_fu_574_p2;
    select_ln119_fu_753_p3 <= 
        k0_2_fu_747_p2 when (and_ln117_1_reg_1090_pp0_iter4_reg(0) = '1') else 
        select_ln117_fu_740_p3;
    select_ln121_1_fu_566_p3 <= 
        ap_const_lv11_1 when (empty_154_fu_555_p2(0) = '1') else 
        add_ln121_1_fu_560_p2;
    select_ln121_fu_688_p3 <= 
        add_ln121_fu_664_p2 when (icmp_ln99_mid211_fu_658_p2(0) = '1') else 
        n1_mid26_fu_630_p3;
        sext_ln64_fu_800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln8_reg_1131),64));

    shl_ln2_fu_773_p3 <= (add_ln16_fu_768_p2 & ap_const_lv6_0);
    trunc_ln16_fu_704_p1 <= n2_mid2_fu_680_p3(5 - 1 downto 0);
    trunc_ln170_fu_810_p1 <= m_axi_gmem0_RDATA(32 - 1 downto 0);
    xor_ln115_fu_498_p2 <= (icmp_ln117_reg_1054 xor ap_const_lv1_1);
    xor_ln117_fu_537_p2 <= (select_ln115_fu_525_p3 xor ap_const_lv1_1);
    zext_ln109_3_cast_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln109_3),32));
    zext_ln119_fu_765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_reg_1121),32));
    zext_ln64_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_773_p3),64));
end behav;
