
BLDC-Driver-f446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099f8  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013968  08009bc0  08009bc0  00019bc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d528  0801d528  000300a8  2**0
                  CONTENTS
  4 .ARM          00000008  0801d528  0801d528  0002d528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d530  0801d530  000300a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d530  0801d530  0002d530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801d534  0801d534  0002d534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0801d538  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000510  200000a8  0801d5e0  000300a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b8  0801d5e0  000305b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019301  00000000  00000000  000300d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000037ae  00000000  00000000  000493d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001320  00000000  00000000  0004cb88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001158  00000000  00000000  0004dea8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025ae1  00000000  00000000  0004f000  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011991  00000000  00000000  00074ae1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d9e19  00000000  00000000  00086472  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016028b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005678  00000000  00000000  00160308  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200000a8 	.word	0x200000a8
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08009ba8 	.word	0x08009ba8

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200000ac 	.word	0x200000ac
 8000204:	08009ba8 	.word	0x08009ba8

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2f>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae8:	bf24      	itt	cs
 8000aea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000af2:	d90d      	bls.n	8000b10 <__aeabi_d2f+0x30>
 8000af4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000afc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b00:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b08:	bf08      	it	eq
 8000b0a:	f020 0001 	biceq.w	r0, r0, #1
 8000b0e:	4770      	bx	lr
 8000b10:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b14:	d121      	bne.n	8000b5a <__aeabi_d2f+0x7a>
 8000b16:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b1a:	bfbc      	itt	lt
 8000b1c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b20:	4770      	bxlt	lr
 8000b22:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b2a:	f1c2 0218 	rsb	r2, r2, #24
 8000b2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b36:	fa20 f002 	lsr.w	r0, r0, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	f040 0001 	orrne.w	r0, r0, #1
 8000b40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b4c:	ea40 000c 	orr.w	r0, r0, ip
 8000b50:	fa23 f302 	lsr.w	r3, r3, r2
 8000b54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b58:	e7cc      	b.n	8000af4 <__aeabi_d2f+0x14>
 8000b5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5e:	d107      	bne.n	8000b70 <__aeabi_d2f+0x90>
 8000b60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b64:	bf1e      	ittt	ne
 8000b66:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b6a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6e:	4770      	bxne	lr
 8000b70:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop

08000b80 <__aeabi_uldivmod>:
 8000b80:	b953      	cbnz	r3, 8000b98 <__aeabi_uldivmod+0x18>
 8000b82:	b94a      	cbnz	r2, 8000b98 <__aeabi_uldivmod+0x18>
 8000b84:	2900      	cmp	r1, #0
 8000b86:	bf08      	it	eq
 8000b88:	2800      	cmpeq	r0, #0
 8000b8a:	bf1c      	itt	ne
 8000b8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b90:	f04f 30ff 	movne.w	r0, #4294967295
 8000b94:	f000 b972 	b.w	8000e7c <__aeabi_idiv0>
 8000b98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba0:	f000 f806 	bl	8000bb0 <__udivmoddi4>
 8000ba4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bac:	b004      	add	sp, #16
 8000bae:	4770      	bx	lr

08000bb0 <__udivmoddi4>:
 8000bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb4:	9e08      	ldr	r6, [sp, #32]
 8000bb6:	4604      	mov	r4, r0
 8000bb8:	4688      	mov	r8, r1
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d14b      	bne.n	8000c56 <__udivmoddi4+0xa6>
 8000bbe:	428a      	cmp	r2, r1
 8000bc0:	4615      	mov	r5, r2
 8000bc2:	d967      	bls.n	8000c94 <__udivmoddi4+0xe4>
 8000bc4:	fab2 f282 	clz	r2, r2
 8000bc8:	b14a      	cbz	r2, 8000bde <__udivmoddi4+0x2e>
 8000bca:	f1c2 0720 	rsb	r7, r2, #32
 8000bce:	fa01 f302 	lsl.w	r3, r1, r2
 8000bd2:	fa20 f707 	lsr.w	r7, r0, r7
 8000bd6:	4095      	lsls	r5, r2
 8000bd8:	ea47 0803 	orr.w	r8, r7, r3
 8000bdc:	4094      	lsls	r4, r2
 8000bde:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000be2:	0c23      	lsrs	r3, r4, #16
 8000be4:	fbb8 f7fe 	udiv	r7, r8, lr
 8000be8:	fa1f fc85 	uxth.w	ip, r5
 8000bec:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bf0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bf4:	fb07 f10c 	mul.w	r1, r7, ip
 8000bf8:	4299      	cmp	r1, r3
 8000bfa:	d909      	bls.n	8000c10 <__udivmoddi4+0x60>
 8000bfc:	18eb      	adds	r3, r5, r3
 8000bfe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c02:	f080 811b 	bcs.w	8000e3c <__udivmoddi4+0x28c>
 8000c06:	4299      	cmp	r1, r3
 8000c08:	f240 8118 	bls.w	8000e3c <__udivmoddi4+0x28c>
 8000c0c:	3f02      	subs	r7, #2
 8000c0e:	442b      	add	r3, r5
 8000c10:	1a5b      	subs	r3, r3, r1
 8000c12:	b2a4      	uxth	r4, r4
 8000c14:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c18:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c20:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c24:	45a4      	cmp	ip, r4
 8000c26:	d909      	bls.n	8000c3c <__udivmoddi4+0x8c>
 8000c28:	192c      	adds	r4, r5, r4
 8000c2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2e:	f080 8107 	bcs.w	8000e40 <__udivmoddi4+0x290>
 8000c32:	45a4      	cmp	ip, r4
 8000c34:	f240 8104 	bls.w	8000e40 <__udivmoddi4+0x290>
 8000c38:	3802      	subs	r0, #2
 8000c3a:	442c      	add	r4, r5
 8000c3c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c40:	eba4 040c 	sub.w	r4, r4, ip
 8000c44:	2700      	movs	r7, #0
 8000c46:	b11e      	cbz	r6, 8000c50 <__udivmoddi4+0xa0>
 8000c48:	40d4      	lsrs	r4, r2
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c50:	4639      	mov	r1, r7
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d909      	bls.n	8000c6e <__udivmoddi4+0xbe>
 8000c5a:	2e00      	cmp	r6, #0
 8000c5c:	f000 80eb 	beq.w	8000e36 <__udivmoddi4+0x286>
 8000c60:	2700      	movs	r7, #0
 8000c62:	e9c6 0100 	strd	r0, r1, [r6]
 8000c66:	4638      	mov	r0, r7
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	fab3 f783 	clz	r7, r3
 8000c72:	2f00      	cmp	r7, #0
 8000c74:	d147      	bne.n	8000d06 <__udivmoddi4+0x156>
 8000c76:	428b      	cmp	r3, r1
 8000c78:	d302      	bcc.n	8000c80 <__udivmoddi4+0xd0>
 8000c7a:	4282      	cmp	r2, r0
 8000c7c:	f200 80fa 	bhi.w	8000e74 <__udivmoddi4+0x2c4>
 8000c80:	1a84      	subs	r4, r0, r2
 8000c82:	eb61 0303 	sbc.w	r3, r1, r3
 8000c86:	2001      	movs	r0, #1
 8000c88:	4698      	mov	r8, r3
 8000c8a:	2e00      	cmp	r6, #0
 8000c8c:	d0e0      	beq.n	8000c50 <__udivmoddi4+0xa0>
 8000c8e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c92:	e7dd      	b.n	8000c50 <__udivmoddi4+0xa0>
 8000c94:	b902      	cbnz	r2, 8000c98 <__udivmoddi4+0xe8>
 8000c96:	deff      	udf	#255	; 0xff
 8000c98:	fab2 f282 	clz	r2, r2
 8000c9c:	2a00      	cmp	r2, #0
 8000c9e:	f040 808f 	bne.w	8000dc0 <__udivmoddi4+0x210>
 8000ca2:	1b49      	subs	r1, r1, r5
 8000ca4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ca8:	fa1f f885 	uxth.w	r8, r5
 8000cac:	2701      	movs	r7, #1
 8000cae:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cb2:	0c23      	lsrs	r3, r4, #16
 8000cb4:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb08 f10c 	mul.w	r1, r8, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d907      	bls.n	8000cd4 <__udivmoddi4+0x124>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cca:	d202      	bcs.n	8000cd2 <__udivmoddi4+0x122>
 8000ccc:	4299      	cmp	r1, r3
 8000cce:	f200 80cd 	bhi.w	8000e6c <__udivmoddi4+0x2bc>
 8000cd2:	4684      	mov	ip, r0
 8000cd4:	1a59      	subs	r1, r3, r1
 8000cd6:	b2a3      	uxth	r3, r4
 8000cd8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cdc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ce0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ce4:	fb08 f800 	mul.w	r8, r8, r0
 8000ce8:	45a0      	cmp	r8, r4
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x14c>
 8000cec:	192c      	adds	r4, r5, r4
 8000cee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x14a>
 8000cf4:	45a0      	cmp	r8, r4
 8000cf6:	f200 80b6 	bhi.w	8000e66 <__udivmoddi4+0x2b6>
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	eba4 0408 	sub.w	r4, r4, r8
 8000d00:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d04:	e79f      	b.n	8000c46 <__udivmoddi4+0x96>
 8000d06:	f1c7 0c20 	rsb	ip, r7, #32
 8000d0a:	40bb      	lsls	r3, r7
 8000d0c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d10:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d14:	fa01 f407 	lsl.w	r4, r1, r7
 8000d18:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d1c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d20:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d24:	4325      	orrs	r5, r4
 8000d26:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d2a:	0c2c      	lsrs	r4, r5, #16
 8000d2c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d30:	fa1f fa8e 	uxth.w	sl, lr
 8000d34:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d38:	fb09 f40a 	mul.w	r4, r9, sl
 8000d3c:	429c      	cmp	r4, r3
 8000d3e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d42:	fa00 f107 	lsl.w	r1, r0, r7
 8000d46:	d90b      	bls.n	8000d60 <__udivmoddi4+0x1b0>
 8000d48:	eb1e 0303 	adds.w	r3, lr, r3
 8000d4c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d50:	f080 8087 	bcs.w	8000e62 <__udivmoddi4+0x2b2>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f240 8084 	bls.w	8000e62 <__udivmoddi4+0x2b2>
 8000d5a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d5e:	4473      	add	r3, lr
 8000d60:	1b1b      	subs	r3, r3, r4
 8000d62:	b2ad      	uxth	r5, r5
 8000d64:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d68:	fb08 3310 	mls	r3, r8, r0, r3
 8000d6c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d70:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d74:	45a2      	cmp	sl, r4
 8000d76:	d908      	bls.n	8000d8a <__udivmoddi4+0x1da>
 8000d78:	eb1e 0404 	adds.w	r4, lr, r4
 8000d7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d80:	d26b      	bcs.n	8000e5a <__udivmoddi4+0x2aa>
 8000d82:	45a2      	cmp	sl, r4
 8000d84:	d969      	bls.n	8000e5a <__udivmoddi4+0x2aa>
 8000d86:	3802      	subs	r0, #2
 8000d88:	4474      	add	r4, lr
 8000d8a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d8e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d92:	eba4 040a 	sub.w	r4, r4, sl
 8000d96:	454c      	cmp	r4, r9
 8000d98:	46c2      	mov	sl, r8
 8000d9a:	464b      	mov	r3, r9
 8000d9c:	d354      	bcc.n	8000e48 <__udivmoddi4+0x298>
 8000d9e:	d051      	beq.n	8000e44 <__udivmoddi4+0x294>
 8000da0:	2e00      	cmp	r6, #0
 8000da2:	d069      	beq.n	8000e78 <__udivmoddi4+0x2c8>
 8000da4:	ebb1 050a 	subs.w	r5, r1, sl
 8000da8:	eb64 0403 	sbc.w	r4, r4, r3
 8000dac:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000db0:	40fd      	lsrs	r5, r7
 8000db2:	40fc      	lsrs	r4, r7
 8000db4:	ea4c 0505 	orr.w	r5, ip, r5
 8000db8:	e9c6 5400 	strd	r5, r4, [r6]
 8000dbc:	2700      	movs	r7, #0
 8000dbe:	e747      	b.n	8000c50 <__udivmoddi4+0xa0>
 8000dc0:	f1c2 0320 	rsb	r3, r2, #32
 8000dc4:	fa20 f703 	lsr.w	r7, r0, r3
 8000dc8:	4095      	lsls	r5, r2
 8000dca:	fa01 f002 	lsl.w	r0, r1, r2
 8000dce:	fa21 f303 	lsr.w	r3, r1, r3
 8000dd2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dd6:	4338      	orrs	r0, r7
 8000dd8:	0c01      	lsrs	r1, r0, #16
 8000dda:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dde:	fa1f f885 	uxth.w	r8, r5
 8000de2:	fb0e 3317 	mls	r3, lr, r7, r3
 8000de6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dea:	fb07 f308 	mul.w	r3, r7, r8
 8000dee:	428b      	cmp	r3, r1
 8000df0:	fa04 f402 	lsl.w	r4, r4, r2
 8000df4:	d907      	bls.n	8000e06 <__udivmoddi4+0x256>
 8000df6:	1869      	adds	r1, r5, r1
 8000df8:	f107 3cff 	add.w	ip, r7, #4294967295
 8000dfc:	d22f      	bcs.n	8000e5e <__udivmoddi4+0x2ae>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d92d      	bls.n	8000e5e <__udivmoddi4+0x2ae>
 8000e02:	3f02      	subs	r7, #2
 8000e04:	4429      	add	r1, r5
 8000e06:	1acb      	subs	r3, r1, r3
 8000e08:	b281      	uxth	r1, r0
 8000e0a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e0e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e12:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e16:	fb00 f308 	mul.w	r3, r0, r8
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x27e>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e24:	d217      	bcs.n	8000e56 <__udivmoddi4+0x2a6>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d915      	bls.n	8000e56 <__udivmoddi4+0x2a6>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1ac9      	subs	r1, r1, r3
 8000e30:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e34:	e73b      	b.n	8000cae <__udivmoddi4+0xfe>
 8000e36:	4637      	mov	r7, r6
 8000e38:	4630      	mov	r0, r6
 8000e3a:	e709      	b.n	8000c50 <__udivmoddi4+0xa0>
 8000e3c:	4607      	mov	r7, r0
 8000e3e:	e6e7      	b.n	8000c10 <__udivmoddi4+0x60>
 8000e40:	4618      	mov	r0, r3
 8000e42:	e6fb      	b.n	8000c3c <__udivmoddi4+0x8c>
 8000e44:	4541      	cmp	r1, r8
 8000e46:	d2ab      	bcs.n	8000da0 <__udivmoddi4+0x1f0>
 8000e48:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e4c:	eb69 020e 	sbc.w	r2, r9, lr
 8000e50:	3801      	subs	r0, #1
 8000e52:	4613      	mov	r3, r2
 8000e54:	e7a4      	b.n	8000da0 <__udivmoddi4+0x1f0>
 8000e56:	4660      	mov	r0, ip
 8000e58:	e7e9      	b.n	8000e2e <__udivmoddi4+0x27e>
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	e795      	b.n	8000d8a <__udivmoddi4+0x1da>
 8000e5e:	4667      	mov	r7, ip
 8000e60:	e7d1      	b.n	8000e06 <__udivmoddi4+0x256>
 8000e62:	4681      	mov	r9, r0
 8000e64:	e77c      	b.n	8000d60 <__udivmoddi4+0x1b0>
 8000e66:	3802      	subs	r0, #2
 8000e68:	442c      	add	r4, r5
 8000e6a:	e747      	b.n	8000cfc <__udivmoddi4+0x14c>
 8000e6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e70:	442b      	add	r3, r5
 8000e72:	e72f      	b.n	8000cd4 <__udivmoddi4+0x124>
 8000e74:	4638      	mov	r0, r7
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xda>
 8000e78:	4637      	mov	r7, r6
 8000e7a:	e6e9      	b.n	8000c50 <__udivmoddi4+0xa0>

08000e7c <__aeabi_idiv0>:
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop

08000e80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e84:	4b0e      	ldr	r3, [pc, #56]	; (8000ec0 <HAL_Init+0x40>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a0d      	ldr	r2, [pc, #52]	; (8000ec0 <HAL_Init+0x40>)
 8000e8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e90:	4b0b      	ldr	r3, [pc, #44]	; (8000ec0 <HAL_Init+0x40>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a0a      	ldr	r2, [pc, #40]	; (8000ec0 <HAL_Init+0x40>)
 8000e96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e9c:	4b08      	ldr	r3, [pc, #32]	; (8000ec0 <HAL_Init+0x40>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a07      	ldr	r2, [pc, #28]	; (8000ec0 <HAL_Init+0x40>)
 8000ea2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ea6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	f001 fac9 	bl	8002440 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f000 f808 	bl	8000ec4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eb4:	f007 fb8e 	bl	80085d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40023c00 	.word	0x40023c00

08000ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ecc:	4b12      	ldr	r3, [pc, #72]	; (8000f18 <HAL_InitTick+0x54>)
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <HAL_InitTick+0x58>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eda:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f001 fae5 	bl	80024b2 <HAL_SYSTICK_Config>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	e00e      	b.n	8000f10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2b0f      	cmp	r3, #15
 8000ef6:	d80a      	bhi.n	8000f0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	6879      	ldr	r1, [r7, #4]
 8000efc:	f04f 30ff 	mov.w	r0, #4294967295
 8000f00:	f001 faa9 	bl	8002456 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f04:	4a06      	ldr	r2, [pc, #24]	; (8000f20 <HAL_InitTick+0x5c>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	e000      	b.n	8000f10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	2000003c 	.word	0x2000003c
 8000f1c:	20000004 	.word	0x20000004
 8000f20:	20000000 	.word	0x20000000

08000f24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f28:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <HAL_IncTick+0x20>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <HAL_IncTick+0x24>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4413      	add	r3, r2
 8000f34:	4a04      	ldr	r2, [pc, #16]	; (8000f48 <HAL_IncTick+0x24>)
 8000f36:	6013      	str	r3, [r2, #0]
}
 8000f38:	bf00      	nop
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	20000004 	.word	0x20000004
 8000f48:	20000200 	.word	0x20000200

08000f4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f50:	4b03      	ldr	r3, [pc, #12]	; (8000f60 <HAL_GetTick+0x14>)
 8000f52:	681b      	ldr	r3, [r3, #0]
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000200 	.word	0x20000200

08000f64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f6c:	f7ff ffee 	bl	8000f4c <HAL_GetTick>
 8000f70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f7c:	d005      	beq.n	8000f8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f7e:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <HAL_Delay+0x40>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	461a      	mov	r2, r3
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	4413      	add	r3, r2
 8000f88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f8a:	bf00      	nop
 8000f8c:	f7ff ffde 	bl	8000f4c <HAL_GetTick>
 8000f90:	4602      	mov	r2, r0
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	68fa      	ldr	r2, [r7, #12]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d8f7      	bhi.n	8000f8c <HAL_Delay+0x28>
  {
  }
}
 8000f9c:	bf00      	nop
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000004 	.word	0x20000004

08000fa8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d101      	bne.n	8000fbe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e033      	b.n	8001026 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d109      	bne.n	8000fda <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f005 fb2c 	bl	8006624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fde:	f003 0310 	and.w	r3, r3, #16
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d118      	bne.n	8001018 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000fee:	f023 0302 	bic.w	r3, r3, #2
 8000ff2:	f043 0202 	orr.w	r2, r3, #2
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f000 fa5a 	bl	80014b4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2200      	movs	r2, #0
 8001004:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100a:	f023 0303 	bic.w	r3, r3, #3
 800100e:	f043 0201 	orr.w	r2, r3, #1
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	641a      	str	r2, [r3, #64]	; 0x40
 8001016:	e001      	b.n	800101c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001018:	2301      	movs	r3, #1
 800101a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2200      	movs	r2, #0
 8001020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001024:	7bfb      	ldrb	r3, [r7, #15]
}
 8001026:	4618      	mov	r0, r3
 8001028:	3710      	adds	r7, #16
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800103c:	2300      	movs	r3, #0
 800103e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001046:	2b01      	cmp	r3, #1
 8001048:	d101      	bne.n	800104e <HAL_ADC_Start_DMA+0x1e>
 800104a:	2302      	movs	r3, #2
 800104c:	e0cc      	b.n	80011e8 <HAL_ADC_Start_DMA+0x1b8>
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2201      	movs	r2, #1
 8001052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	2b01      	cmp	r3, #1
 8001062:	d018      	beq.n	8001096 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	689a      	ldr	r2, [r3, #8]
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f042 0201 	orr.w	r2, r2, #1
 8001072:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001074:	4b5e      	ldr	r3, [pc, #376]	; (80011f0 <HAL_ADC_Start_DMA+0x1c0>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a5e      	ldr	r2, [pc, #376]	; (80011f4 <HAL_ADC_Start_DMA+0x1c4>)
 800107a:	fba2 2303 	umull	r2, r3, r2, r3
 800107e:	0c9a      	lsrs	r2, r3, #18
 8001080:	4613      	mov	r3, r2
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	4413      	add	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001088:	e002      	b.n	8001090 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	3b01      	subs	r3, #1
 800108e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d1f9      	bne.n	800108a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	f040 80a0 	bne.w	80011e6 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010aa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010ae:	f023 0301 	bic.w	r3, r3, #1
 80010b2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d007      	beq.n	80010d8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010d0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010e4:	d106      	bne.n	80010f4 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ea:	f023 0206 	bic.w	r2, r3, #6
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	645a      	str	r2, [r3, #68]	; 0x44
 80010f2:	e002      	b.n	80010fa <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	2200      	movs	r2, #0
 80010f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	2200      	movs	r2, #0
 80010fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001102:	4b3d      	ldr	r3, [pc, #244]	; (80011f8 <HAL_ADC_Start_DMA+0x1c8>)
 8001104:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800110a:	4a3c      	ldr	r2, [pc, #240]	; (80011fc <HAL_ADC_Start_DMA+0x1cc>)
 800110c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001112:	4a3b      	ldr	r2, [pc, #236]	; (8001200 <HAL_ADC_Start_DMA+0x1d0>)
 8001114:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800111a:	4a3a      	ldr	r2, [pc, #232]	; (8001204 <HAL_ADC_Start_DMA+0x1d4>)
 800111c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001126:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	685a      	ldr	r2, [r3, #4]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001136:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	689a      	ldr	r2, [r3, #8]
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001146:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	334c      	adds	r3, #76	; 0x4c
 8001152:	4619      	mov	r1, r3
 8001154:	68ba      	ldr	r2, [r7, #8]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f001 fa66 	bl	8002628 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f003 031f 	and.w	r3, r3, #31
 8001164:	2b00      	cmp	r3, #0
 8001166:	d12a      	bne.n	80011be <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a26      	ldr	r2, [pc, #152]	; (8001208 <HAL_ADC_Start_DMA+0x1d8>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d015      	beq.n	800119e <HAL_ADC_Start_DMA+0x16e>
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a25      	ldr	r2, [pc, #148]	; (800120c <HAL_ADC_Start_DMA+0x1dc>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d105      	bne.n	8001188 <HAL_ADC_Start_DMA+0x158>
 800117c:	4b1e      	ldr	r3, [pc, #120]	; (80011f8 <HAL_ADC_Start_DMA+0x1c8>)
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f003 031f 	and.w	r3, r3, #31
 8001184:	2b00      	cmp	r3, #0
 8001186:	d00a      	beq.n	800119e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a20      	ldr	r2, [pc, #128]	; (8001210 <HAL_ADC_Start_DMA+0x1e0>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d129      	bne.n	80011e6 <HAL_ADC_Start_DMA+0x1b6>
 8001192:	4b19      	ldr	r3, [pc, #100]	; (80011f8 <HAL_ADC_Start_DMA+0x1c8>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f003 031f 	and.w	r3, r3, #31
 800119a:	2b0f      	cmp	r3, #15
 800119c:	d823      	bhi.n	80011e6 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d11c      	bne.n	80011e6 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	689a      	ldr	r2, [r3, #8]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	e013      	b.n	80011e6 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a11      	ldr	r2, [pc, #68]	; (8001208 <HAL_ADC_Start_DMA+0x1d8>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d10e      	bne.n	80011e6 <HAL_ADC_Start_DMA+0x1b6>
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d107      	bne.n	80011e6 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	689a      	ldr	r2, [r3, #8]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011e4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80011e6:	2300      	movs	r3, #0
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	2000003c 	.word	0x2000003c
 80011f4:	431bde83 	.word	0x431bde83
 80011f8:	40012300 	.word	0x40012300
 80011fc:	080016ad 	.word	0x080016ad
 8001200:	08001767 	.word	0x08001767
 8001204:	08001783 	.word	0x08001783
 8001208:	40012000 	.word	0x40012000
 800120c:	40012100 	.word	0x40012100
 8001210:	40012200 	.word	0x40012200

08001214 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800125a:	2300      	movs	r3, #0
 800125c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001264:	2b01      	cmp	r3, #1
 8001266:	d101      	bne.n	800126c <HAL_ADC_ConfigChannel+0x1c>
 8001268:	2302      	movs	r3, #2
 800126a:	e113      	b.n	8001494 <HAL_ADC_ConfigChannel+0x244>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2201      	movs	r2, #1
 8001270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b09      	cmp	r3, #9
 800127a:	d925      	bls.n	80012c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	68d9      	ldr	r1, [r3, #12]
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	b29b      	uxth	r3, r3
 8001288:	461a      	mov	r2, r3
 800128a:	4613      	mov	r3, r2
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	4413      	add	r3, r2
 8001290:	3b1e      	subs	r3, #30
 8001292:	2207      	movs	r2, #7
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	43da      	mvns	r2, r3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	400a      	ands	r2, r1
 80012a0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	68d9      	ldr	r1, [r3, #12]
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	689a      	ldr	r2, [r3, #8]
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	4618      	mov	r0, r3
 80012b4:	4603      	mov	r3, r0
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	4403      	add	r3, r0
 80012ba:	3b1e      	subs	r3, #30
 80012bc:	409a      	lsls	r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	430a      	orrs	r2, r1
 80012c4:	60da      	str	r2, [r3, #12]
 80012c6:	e022      	b.n	800130e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	6919      	ldr	r1, [r3, #16]
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	461a      	mov	r2, r3
 80012d6:	4613      	mov	r3, r2
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	4413      	add	r3, r2
 80012dc:	2207      	movs	r2, #7
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	43da      	mvns	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	400a      	ands	r2, r1
 80012ea:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	6919      	ldr	r1, [r3, #16]
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	689a      	ldr	r2, [r3, #8]
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	4618      	mov	r0, r3
 80012fe:	4603      	mov	r3, r0
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	4403      	add	r3, r0
 8001304:	409a      	lsls	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	430a      	orrs	r2, r1
 800130c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	2b06      	cmp	r3, #6
 8001314:	d824      	bhi.n	8001360 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685a      	ldr	r2, [r3, #4]
 8001320:	4613      	mov	r3, r2
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	4413      	add	r3, r2
 8001326:	3b05      	subs	r3, #5
 8001328:	221f      	movs	r2, #31
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	43da      	mvns	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	400a      	ands	r2, r1
 8001336:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	b29b      	uxth	r3, r3
 8001344:	4618      	mov	r0, r3
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685a      	ldr	r2, [r3, #4]
 800134a:	4613      	mov	r3, r2
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4413      	add	r3, r2
 8001350:	3b05      	subs	r3, #5
 8001352:	fa00 f203 	lsl.w	r2, r0, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	430a      	orrs	r2, r1
 800135c:	635a      	str	r2, [r3, #52]	; 0x34
 800135e:	e04c      	b.n	80013fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	2b0c      	cmp	r3, #12
 8001366:	d824      	bhi.n	80013b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685a      	ldr	r2, [r3, #4]
 8001372:	4613      	mov	r3, r2
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	4413      	add	r3, r2
 8001378:	3b23      	subs	r3, #35	; 0x23
 800137a:	221f      	movs	r2, #31
 800137c:	fa02 f303 	lsl.w	r3, r2, r3
 8001380:	43da      	mvns	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	400a      	ands	r2, r1
 8001388:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	b29b      	uxth	r3, r3
 8001396:	4618      	mov	r0, r3
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685a      	ldr	r2, [r3, #4]
 800139c:	4613      	mov	r3, r2
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	4413      	add	r3, r2
 80013a2:	3b23      	subs	r3, #35	; 0x23
 80013a4:	fa00 f203 	lsl.w	r2, r0, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	430a      	orrs	r2, r1
 80013ae:	631a      	str	r2, [r3, #48]	; 0x30
 80013b0:	e023      	b.n	80013fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685a      	ldr	r2, [r3, #4]
 80013bc:	4613      	mov	r3, r2
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	3b41      	subs	r3, #65	; 0x41
 80013c4:	221f      	movs	r2, #31
 80013c6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ca:	43da      	mvns	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	400a      	ands	r2, r1
 80013d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	b29b      	uxth	r3, r3
 80013e0:	4618      	mov	r0, r3
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	685a      	ldr	r2, [r3, #4]
 80013e6:	4613      	mov	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	4413      	add	r3, r2
 80013ec:	3b41      	subs	r3, #65	; 0x41
 80013ee:	fa00 f203 	lsl.w	r2, r0, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	430a      	orrs	r2, r1
 80013f8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013fa:	4b29      	ldr	r3, [pc, #164]	; (80014a0 <HAL_ADC_ConfigChannel+0x250>)
 80013fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a28      	ldr	r2, [pc, #160]	; (80014a4 <HAL_ADC_ConfigChannel+0x254>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d10f      	bne.n	8001428 <HAL_ADC_ConfigChannel+0x1d8>
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2b12      	cmp	r3, #18
 800140e:	d10b      	bne.n	8001428 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a1d      	ldr	r2, [pc, #116]	; (80014a4 <HAL_ADC_ConfigChannel+0x254>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d12b      	bne.n	800148a <HAL_ADC_ConfigChannel+0x23a>
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a1c      	ldr	r2, [pc, #112]	; (80014a8 <HAL_ADC_ConfigChannel+0x258>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d003      	beq.n	8001444 <HAL_ADC_ConfigChannel+0x1f4>
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b11      	cmp	r3, #17
 8001442:	d122      	bne.n	800148a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a11      	ldr	r2, [pc, #68]	; (80014a8 <HAL_ADC_ConfigChannel+0x258>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d111      	bne.n	800148a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001466:	4b11      	ldr	r3, [pc, #68]	; (80014ac <HAL_ADC_ConfigChannel+0x25c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a11      	ldr	r2, [pc, #68]	; (80014b0 <HAL_ADC_ConfigChannel+0x260>)
 800146c:	fba2 2303 	umull	r2, r3, r2, r3
 8001470:	0c9a      	lsrs	r2, r3, #18
 8001472:	4613      	mov	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800147c:	e002      	b.n	8001484 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	3b01      	subs	r3, #1
 8001482:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d1f9      	bne.n	800147e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001492:	2300      	movs	r3, #0
}
 8001494:	4618      	mov	r0, r3
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	40012300 	.word	0x40012300
 80014a4:	40012000 	.word	0x40012000
 80014a8:	10000012 	.word	0x10000012
 80014ac:	2000003c 	.word	0x2000003c
 80014b0:	431bde83 	.word	0x431bde83

080014b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b085      	sub	sp, #20
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014bc:	4b79      	ldr	r3, [pc, #484]	; (80016a4 <ADC_Init+0x1f0>)
 80014be:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	685a      	ldr	r2, [r3, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	431a      	orrs	r2, r3
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6859      	ldr	r1, [r3, #4]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	021a      	lsls	r2, r3, #8
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	430a      	orrs	r2, r1
 80014fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	685a      	ldr	r2, [r3, #4]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800150c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6859      	ldr	r1, [r3, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	689a      	ldr	r2, [r3, #8]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	430a      	orrs	r2, r1
 800151e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	689a      	ldr	r2, [r3, #8]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800152e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	6899      	ldr	r1, [r3, #8]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	68da      	ldr	r2, [r3, #12]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	430a      	orrs	r2, r1
 8001540:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001546:	4a58      	ldr	r2, [pc, #352]	; (80016a8 <ADC_Init+0x1f4>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d022      	beq.n	8001592 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	689a      	ldr	r2, [r3, #8]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800155a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	6899      	ldr	r1, [r3, #8]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	430a      	orrs	r2, r1
 800156c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	689a      	ldr	r2, [r3, #8]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800157c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	6899      	ldr	r1, [r3, #8]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	430a      	orrs	r2, r1
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	e00f      	b.n	80015b2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	689a      	ldr	r2, [r3, #8]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80015a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	689a      	ldr	r2, [r3, #8]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80015b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	689a      	ldr	r2, [r3, #8]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f022 0202 	bic.w	r2, r2, #2
 80015c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	6899      	ldr	r1, [r3, #8]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	7e1b      	ldrb	r3, [r3, #24]
 80015cc:	005a      	lsls	r2, r3, #1
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d01b      	beq.n	8001618 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015ee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	685a      	ldr	r2, [r3, #4]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80015fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	6859      	ldr	r1, [r3, #4]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800160a:	3b01      	subs	r3, #1
 800160c:	035a      	lsls	r2, r3, #13
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	430a      	orrs	r2, r1
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	e007      	b.n	8001628 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	685a      	ldr	r2, [r3, #4]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001626:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001636:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	3b01      	subs	r3, #1
 8001644:	051a      	lsls	r2, r3, #20
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	430a      	orrs	r2, r1
 800164c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	689a      	ldr	r2, [r3, #8]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800165c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6899      	ldr	r1, [r3, #8]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800166a:	025a      	lsls	r2, r3, #9
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	430a      	orrs	r2, r1
 8001672:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	689a      	ldr	r2, [r3, #8]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001682:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	6899      	ldr	r1, [r3, #8]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	695b      	ldr	r3, [r3, #20]
 800168e:	029a      	lsls	r2, r3, #10
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	430a      	orrs	r2, r1
 8001696:	609a      	str	r2, [r3, #8]
}
 8001698:	bf00      	nop
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	40012300 	.word	0x40012300
 80016a8:	0f000001 	.word	0x0f000001

080016ac <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016b8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016be:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d13c      	bne.n	8001740 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d12b      	bne.n	8001738 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d127      	bne.n	8001738 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ee:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d006      	beq.n	8001704 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001700:	2b00      	cmp	r3, #0
 8001702:	d119      	bne.n	8001738 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	685a      	ldr	r2, [r3, #4]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f022 0220 	bic.w	r2, r2, #32
 8001712:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001718:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001724:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001728:	2b00      	cmp	r3, #0
 800172a:	d105      	bne.n	8001738 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001730:	f043 0201 	orr.w	r2, r3, #1
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001738:	68f8      	ldr	r0, [r7, #12]
 800173a:	f7ff fd6b 	bl	8001214 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800173e:	e00e      	b.n	800175e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001744:	f003 0310 	and.w	r3, r3, #16
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800174c:	68f8      	ldr	r0, [r7, #12]
 800174e:	f7ff fd75 	bl	800123c <HAL_ADC_ErrorCallback>
}
 8001752:	e004      	b.n	800175e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	4798      	blx	r3
}
 800175e:	bf00      	nop
 8001760:	3710      	adds	r7, #16
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b084      	sub	sp, #16
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001772:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001774:	68f8      	ldr	r0, [r7, #12]
 8001776:	f7ff fd57 	bl	8001228 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800177a:	bf00      	nop
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b084      	sub	sp, #16
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800178e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2240      	movs	r2, #64	; 0x40
 8001794:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179a:	f043 0204 	orr.w	r2, r3, #4
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80017a2:	68f8      	ldr	r0, [r7, #12]
 80017a4:	f7ff fd4a 	bl	800123c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80017a8:	bf00      	nop
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e0ed      	b.n	800199e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d102      	bne.n	80017d4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f005 fadc 	bl	8006d8c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f022 0202 	bic.w	r2, r2, #2
 80017e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017e4:	f7ff fbb2 	bl	8000f4c <HAL_GetTick>
 80017e8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017ea:	e012      	b.n	8001812 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017ec:	f7ff fbae 	bl	8000f4c <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b0a      	cmp	r3, #10
 80017f8:	d90b      	bls.n	8001812 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2205      	movs	r2, #5
 800180a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e0c5      	b.n	800199e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d1e5      	bne.n	80017ec <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f042 0201 	orr.w	r2, r2, #1
 800182e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001830:	f7ff fb8c 	bl	8000f4c <HAL_GetTick>
 8001834:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001836:	e012      	b.n	800185e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001838:	f7ff fb88 	bl	8000f4c <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	2b0a      	cmp	r3, #10
 8001844:	d90b      	bls.n	800185e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2205      	movs	r2, #5
 8001856:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e09f      	b.n	800199e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	2b00      	cmp	r3, #0
 800186a:	d0e5      	beq.n	8001838 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	7e1b      	ldrb	r3, [r3, #24]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d108      	bne.n	8001886 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	e007      	b.n	8001896 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001894:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	7e5b      	ldrb	r3, [r3, #25]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d108      	bne.n	80018b0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	e007      	b.n	80018c0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018be:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	7e9b      	ldrb	r3, [r3, #26]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d108      	bne.n	80018da <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f042 0220 	orr.w	r2, r2, #32
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	e007      	b.n	80018ea <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f022 0220 	bic.w	r2, r2, #32
 80018e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	7edb      	ldrb	r3, [r3, #27]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d108      	bne.n	8001904 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f022 0210 	bic.w	r2, r2, #16
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	e007      	b.n	8001914 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f042 0210 	orr.w	r2, r2, #16
 8001912:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	7f1b      	ldrb	r3, [r3, #28]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d108      	bne.n	800192e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f042 0208 	orr.w	r2, r2, #8
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	e007      	b.n	800193e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f022 0208 	bic.w	r2, r2, #8
 800193c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	7f5b      	ldrb	r3, [r3, #29]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d108      	bne.n	8001958 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f042 0204 	orr.w	r2, r2, #4
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	e007      	b.n	8001968 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f022 0204 	bic.w	r2, r2, #4
 8001966:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	689a      	ldr	r2, [r3, #8]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	431a      	orrs	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	691b      	ldr	r3, [r3, #16]
 8001976:	431a      	orrs	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	695b      	ldr	r3, [r3, #20]
 800197c:	ea42 0103 	orr.w	r1, r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	1e5a      	subs	r2, r3, #1
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	430a      	orrs	r2, r1
 800198c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3710      	adds	r7, #16
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b087      	sub	sp, #28
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019be:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80019c0:	7cfb      	ldrb	r3, [r7, #19]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d003      	beq.n	80019ce <HAL_CAN_ConfigFilter+0x26>
 80019c6:	7cfb      	ldrb	r3, [r7, #19]
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	f040 80be 	bne.w	8001b4a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80019ce:	4b65      	ldr	r3, [pc, #404]	; (8001b64 <HAL_CAN_ConfigFilter+0x1bc>)
 80019d0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019d8:	f043 0201 	orr.w	r2, r3, #1
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019e8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fc:	021b      	lsls	r3, r3, #8
 80019fe:	431a      	orrs	r2, r3
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	f003 031f 	and.w	r3, r3, #31
 8001a0e:	2201      	movs	r2, #1
 8001a10:	fa02 f303 	lsl.w	r3, r2, r3
 8001a14:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	401a      	ands	r2, r3
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	69db      	ldr	r3, [r3, #28]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d123      	bne.n	8001a78 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	401a      	ands	r2, r3
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	68db      	ldr	r3, [r3, #12]
 8001a46:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001a52:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	3248      	adds	r2, #72	; 0x48
 8001a58:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a6c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a6e:	6979      	ldr	r1, [r7, #20]
 8001a70:	3348      	adds	r3, #72	; 0x48
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	440b      	add	r3, r1
 8001a76:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	69db      	ldr	r3, [r3, #28]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d122      	bne.n	8001ac6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a9c:	683a      	ldr	r2, [r7, #0]
 8001a9e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001aa0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	3248      	adds	r2, #72	; 0x48
 8001aa6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001aba:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001abc:	6979      	ldr	r1, [r7, #20]
 8001abe:	3348      	adds	r3, #72	; 0x48
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	440b      	add	r3, r1
 8001ac4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d109      	bne.n	8001ae2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	43db      	mvns	r3, r3
 8001ad8:	401a      	ands	r2, r3
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001ae0:	e007      	b.n	8001af2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	431a      	orrs	r2, r3
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d109      	bne.n	8001b0e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	43db      	mvns	r3, r3
 8001b04:	401a      	ands	r2, r3
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001b0c:	e007      	b.n	8001b1e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	431a      	orrs	r2, r3
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d107      	bne.n	8001b36 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	431a      	orrs	r2, r3
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001b3c:	f023 0201 	bic.w	r2, r3, #1
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001b46:	2300      	movs	r3, #0
 8001b48:	e006      	b.n	8001b58 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b4e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
  }
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	371c      	adds	r7, #28
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	40006400 	.word	0x40006400

08001b68 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d12e      	bne.n	8001bda <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2202      	movs	r2, #2
 8001b80:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f022 0201 	bic.w	r2, r2, #1
 8001b92:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b94:	f7ff f9da 	bl	8000f4c <HAL_GetTick>
 8001b98:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001b9a:	e012      	b.n	8001bc2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b9c:	f7ff f9d6 	bl	8000f4c <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b0a      	cmp	r3, #10
 8001ba8:	d90b      	bls.n	8001bc2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2205      	movs	r2, #5
 8001bba:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e012      	b.n	8001be8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f003 0301 	and.w	r3, r3, #1
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1e5      	bne.n	8001b9c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	e006      	b.n	8001be8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bde:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
  }
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3710      	adds	r7, #16
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b087      	sub	sp, #28
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
 8001bfc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c04:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c06:	7dfb      	ldrb	r3, [r7, #23]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d003      	beq.n	8001c14 <HAL_CAN_GetRxMessage+0x24>
 8001c0c:	7dfb      	ldrb	r3, [r7, #23]
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	f040 80f4 	bne.w	8001dfc <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d10e      	bne.n	8001c38 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d116      	bne.n	8001c56 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e0e8      	b.n	8001e0a <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	691b      	ldr	r3, [r3, #16]
 8001c3e:	f003 0303 	and.w	r3, r3, #3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d107      	bne.n	8001c56 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e0d9      	b.n	8001e0a <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	331b      	adds	r3, #27
 8001c5e:	011b      	lsls	r3, r3, #4
 8001c60:	4413      	add	r3, r2
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0204 	and.w	r2, r3, #4
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d10c      	bne.n	8001c8e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	331b      	adds	r3, #27
 8001c7c:	011b      	lsls	r3, r3, #4
 8001c7e:	4413      	add	r3, r2
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	0d5b      	lsrs	r3, r3, #21
 8001c84:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	e00b      	b.n	8001ca6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	331b      	adds	r3, #27
 8001c96:	011b      	lsls	r3, r3, #4
 8001c98:	4413      	add	r3, r2
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	08db      	lsrs	r3, r3, #3
 8001c9e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	331b      	adds	r3, #27
 8001cae:	011b      	lsls	r3, r3, #4
 8001cb0:	4413      	add	r3, r2
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	085b      	lsrs	r3, r3, #1
 8001cb6:	f003 0201 	and.w	r2, r3, #1
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	331b      	adds	r3, #27
 8001cc6:	011b      	lsls	r3, r3, #4
 8001cc8:	4413      	add	r3, r2
 8001cca:	3304      	adds	r3, #4
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 020f 	and.w	r2, r3, #15
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	331b      	adds	r3, #27
 8001cde:	011b      	lsls	r3, r3, #4
 8001ce0:	4413      	add	r3, r2
 8001ce2:	3304      	adds	r3, #4
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	0a1b      	lsrs	r3, r3, #8
 8001ce8:	b2da      	uxtb	r2, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	331b      	adds	r3, #27
 8001cf6:	011b      	lsls	r3, r3, #4
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3304      	adds	r3, #4
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	0c1b      	lsrs	r3, r3, #16
 8001d00:	b29a      	uxth	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	011b      	lsls	r3, r3, #4
 8001d0e:	4413      	add	r3, r2
 8001d10:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	b2da      	uxtb	r2, r3
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	011b      	lsls	r3, r3, #4
 8001d24:	4413      	add	r3, r2
 8001d26:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	0a1a      	lsrs	r2, r3, #8
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	3301      	adds	r3, #1
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	011b      	lsls	r3, r3, #4
 8001d3e:	4413      	add	r3, r2
 8001d40:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	0c1a      	lsrs	r2, r3, #16
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	3302      	adds	r3, #2
 8001d4c:	b2d2      	uxtb	r2, r2
 8001d4e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	011b      	lsls	r3, r3, #4
 8001d58:	4413      	add	r3, r2
 8001d5a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	0e1a      	lsrs	r2, r3, #24
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	3303      	adds	r3, #3
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	011b      	lsls	r3, r3, #4
 8001d72:	4413      	add	r3, r2
 8001d74:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	3304      	adds	r3, #4
 8001d7e:	b2d2      	uxtb	r2, r2
 8001d80:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	011b      	lsls	r3, r3, #4
 8001d8a:	4413      	add	r3, r2
 8001d8c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	0a1a      	lsrs	r2, r3, #8
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	3305      	adds	r3, #5
 8001d98:	b2d2      	uxtb	r2, r2
 8001d9a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	011b      	lsls	r3, r3, #4
 8001da4:	4413      	add	r3, r2
 8001da6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	0c1a      	lsrs	r2, r3, #16
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	3306      	adds	r3, #6
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	011b      	lsls	r3, r3, #4
 8001dbe:	4413      	add	r3, r2
 8001dc0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	0e1a      	lsrs	r2, r3, #24
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	3307      	adds	r3, #7
 8001dcc:	b2d2      	uxtb	r2, r2
 8001dce:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d108      	bne.n	8001de8 <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	68da      	ldr	r2, [r3, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f042 0220 	orr.w	r2, r2, #32
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	e007      	b.n	8001df8 <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	691a      	ldr	r2, [r3, #16]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f042 0220 	orr.w	r2, r2, #32
 8001df6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	e006      	b.n	8001e0a <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e00:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
  }
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	371c      	adds	r7, #28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b085      	sub	sp, #20
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
 8001e1e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e26:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e28:	7bfb      	ldrb	r3, [r7, #15]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d002      	beq.n	8001e34 <HAL_CAN_ActivateNotification+0x1e>
 8001e2e:	7bfb      	ldrb	r3, [r7, #15]
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d109      	bne.n	8001e48 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6959      	ldr	r1, [r3, #20]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	430a      	orrs	r2, r1
 8001e42:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001e44:	2300      	movs	r3, #0
 8001e46:	e006      	b.n	8001e56 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e4c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
  }
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b08a      	sub	sp, #40	; 0x28
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	695b      	ldr	r3, [r3, #20]
 8001e74:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001e9e:	6a3b      	ldr	r3, [r7, #32]
 8001ea0:	f003 0301 	and.w	r3, r3, #1
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d07c      	beq.n	8001fa2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d023      	beq.n	8001efa <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d003      	beq.n	8001ecc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f005 f847 	bl	8006f58 <HAL_CAN_TxMailbox0CompleteCallback>
 8001eca:	e016      	b.n	8001efa <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	f003 0304 	and.w	r3, r3, #4
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d004      	beq.n	8001ee0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001edc:	627b      	str	r3, [r7, #36]	; 0x24
 8001ede:	e00c      	b.n	8001efa <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	f003 0308 	and.w	r3, r3, #8
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d004      	beq.n	8001ef4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ef2:	e002      	b.n	8001efa <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f000 f965 	bl	80021c4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d024      	beq.n	8001f4e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f0c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f005 f82d 	bl	8006f78 <HAL_CAN_TxMailbox1CompleteCallback>
 8001f1e:	e016      	b.n	8001f4e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d004      	beq.n	8001f34 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
 8001f32:	e00c      	b.n	8001f4e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d004      	beq.n	8001f48 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24
 8001f46:	e002      	b.n	8001f4e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f000 f945 	bl	80021d8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d024      	beq.n	8001fa2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f60:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d003      	beq.n	8001f74 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f005 f813 	bl	8006f98 <HAL_CAN_TxMailbox2CompleteCallback>
 8001f72:	e016      	b.n	8001fa2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d004      	beq.n	8001f88 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f84:	627b      	str	r3, [r7, #36]	; 0x24
 8001f86:	e00c      	b.n	8001fa2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d004      	beq.n	8001f9c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f98:	627b      	str	r3, [r7, #36]	; 0x24
 8001f9a:	e002      	b.n	8001fa2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f000 f925 	bl	80021ec <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001fa2:	6a3b      	ldr	r3, [r7, #32]
 8001fa4:	f003 0308 	and.w	r3, r3, #8
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d00c      	beq.n	8001fc6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	f003 0310 	and.w	r3, r3, #16
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d007      	beq.n	8001fc6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fbc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2210      	movs	r2, #16
 8001fc4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001fc6:	6a3b      	ldr	r3, [r7, #32]
 8001fc8:	f003 0304 	and.w	r3, r3, #4
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d00b      	beq.n	8001fe8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	f003 0308 	and.w	r3, r3, #8
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d006      	beq.n	8001fe8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2208      	movs	r2, #8
 8001fe0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f90c 	bl	8002200 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001fe8:	6a3b      	ldr	r3, [r7, #32]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d009      	beq.n	8002006 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	f003 0303 	and.w	r3, r3, #3
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d002      	beq.n	8002006 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f004 ffd9 	bl	8006fb8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002006:	6a3b      	ldr	r3, [r7, #32]
 8002008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800200c:	2b00      	cmp	r3, #0
 800200e:	d00c      	beq.n	800202a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	f003 0310 	and.w	r3, r3, #16
 8002016:	2b00      	cmp	r3, #0
 8002018:	d007      	beq.n	800202a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800201a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002020:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2210      	movs	r2, #16
 8002028:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800202a:	6a3b      	ldr	r3, [r7, #32]
 800202c:	f003 0320 	and.w	r3, r3, #32
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00b      	beq.n	800204c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	f003 0308 	and.w	r3, r3, #8
 800203a:	2b00      	cmp	r3, #0
 800203c:	d006      	beq.n	800204c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2208      	movs	r2, #8
 8002044:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f8ee 	bl	8002228 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800204c:	6a3b      	ldr	r3, [r7, #32]
 800204e:	f003 0310 	and.w	r3, r3, #16
 8002052:	2b00      	cmp	r3, #0
 8002054:	d009      	beq.n	800206a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	f003 0303 	and.w	r3, r3, #3
 8002060:	2b00      	cmp	r3, #0
 8002062:	d002      	beq.n	800206a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f000 f8d5 	bl	8002214 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800206a:	6a3b      	ldr	r3, [r7, #32]
 800206c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d00b      	beq.n	800208c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f003 0310 	and.w	r3, r3, #16
 800207a:	2b00      	cmp	r3, #0
 800207c:	d006      	beq.n	800208c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2210      	movs	r2, #16
 8002084:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f8d8 	bl	800223c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800208c:	6a3b      	ldr	r3, [r7, #32]
 800208e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d00b      	beq.n	80020ae <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	f003 0308 	and.w	r3, r3, #8
 800209c:	2b00      	cmp	r3, #0
 800209e:	d006      	beq.n	80020ae <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2208      	movs	r2, #8
 80020a6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f000 f8d1 	bl	8002250 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80020ae:	6a3b      	ldr	r3, [r7, #32]
 80020b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d075      	beq.n	80021a4 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	f003 0304 	and.w	r3, r3, #4
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d06c      	beq.n	800219c <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020c2:	6a3b      	ldr	r3, [r7, #32]
 80020c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d008      	beq.n	80020de <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d003      	beq.n	80020de <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80020d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020de:	6a3b      	ldr	r3, [r7, #32]
 80020e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d008      	beq.n	80020fa <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80020f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f4:	f043 0302 	orr.w	r3, r3, #2
 80020f8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020fa:	6a3b      	ldr	r3, [r7, #32]
 80020fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002100:	2b00      	cmp	r3, #0
 8002102:	d008      	beq.n	8002116 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800210e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002110:	f043 0304 	orr.w	r3, r3, #4
 8002114:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002116:	6a3b      	ldr	r3, [r7, #32]
 8002118:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800211c:	2b00      	cmp	r3, #0
 800211e:	d03d      	beq.n	800219c <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002126:	2b00      	cmp	r3, #0
 8002128:	d038      	beq.n	800219c <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002130:	2b30      	cmp	r3, #48	; 0x30
 8002132:	d017      	beq.n	8002164 <HAL_CAN_IRQHandler+0x302>
 8002134:	2b30      	cmp	r3, #48	; 0x30
 8002136:	d804      	bhi.n	8002142 <HAL_CAN_IRQHandler+0x2e0>
 8002138:	2b10      	cmp	r3, #16
 800213a:	d009      	beq.n	8002150 <HAL_CAN_IRQHandler+0x2ee>
 800213c:	2b20      	cmp	r3, #32
 800213e:	d00c      	beq.n	800215a <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002140:	e024      	b.n	800218c <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8002142:	2b50      	cmp	r3, #80	; 0x50
 8002144:	d018      	beq.n	8002178 <HAL_CAN_IRQHandler+0x316>
 8002146:	2b60      	cmp	r3, #96	; 0x60
 8002148:	d01b      	beq.n	8002182 <HAL_CAN_IRQHandler+0x320>
 800214a:	2b40      	cmp	r3, #64	; 0x40
 800214c:	d00f      	beq.n	800216e <HAL_CAN_IRQHandler+0x30c>
            break;
 800214e:	e01d      	b.n	800218c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8002150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002152:	f043 0308 	orr.w	r3, r3, #8
 8002156:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002158:	e018      	b.n	800218c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 800215a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215c:	f043 0310 	orr.w	r3, r3, #16
 8002160:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002162:	e013      	b.n	800218c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002166:	f043 0320 	orr.w	r3, r3, #32
 800216a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800216c:	e00e      	b.n	800218c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800216e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002174:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002176:	e009      	b.n	800218c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8002178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800217e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002180:	e004      	b.n	800218c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002188:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800218a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	699a      	ldr	r2, [r3, #24]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800219a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2204      	movs	r2, #4
 80021a2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80021a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d008      	beq.n	80021bc <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b0:	431a      	orrs	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f854 	bl	8002264 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80021bc:	bf00      	nop
 80021be:	3728      	adds	r7, #40	; 0x28
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002288:	4b0c      	ldr	r3, [pc, #48]	; (80022bc <__NVIC_SetPriorityGrouping+0x44>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800228e:	68ba      	ldr	r2, [r7, #8]
 8002290:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002294:	4013      	ands	r3, r2
 8002296:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022aa:	4a04      	ldr	r2, [pc, #16]	; (80022bc <__NVIC_SetPriorityGrouping+0x44>)
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	60d3      	str	r3, [r2, #12]
}
 80022b0:	bf00      	nop
 80022b2:	3714      	adds	r7, #20
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022c4:	4b04      	ldr	r3, [pc, #16]	; (80022d8 <__NVIC_GetPriorityGrouping+0x18>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	0a1b      	lsrs	r3, r3, #8
 80022ca:	f003 0307 	and.w	r3, r3, #7
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr
 80022d8:	e000ed00 	.word	0xe000ed00

080022dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	db0b      	blt.n	8002306 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	f003 021f 	and.w	r2, r3, #31
 80022f4:	4907      	ldr	r1, [pc, #28]	; (8002314 <__NVIC_EnableIRQ+0x38>)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	095b      	lsrs	r3, r3, #5
 80022fc:	2001      	movs	r0, #1
 80022fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	e000e100 	.word	0xe000e100

08002318 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	6039      	str	r1, [r7, #0]
 8002322:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002328:	2b00      	cmp	r3, #0
 800232a:	db0a      	blt.n	8002342 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	b2da      	uxtb	r2, r3
 8002330:	490c      	ldr	r1, [pc, #48]	; (8002364 <__NVIC_SetPriority+0x4c>)
 8002332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002336:	0112      	lsls	r2, r2, #4
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	440b      	add	r3, r1
 800233c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002340:	e00a      	b.n	8002358 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	b2da      	uxtb	r2, r3
 8002346:	4908      	ldr	r1, [pc, #32]	; (8002368 <__NVIC_SetPriority+0x50>)
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	f003 030f 	and.w	r3, r3, #15
 800234e:	3b04      	subs	r3, #4
 8002350:	0112      	lsls	r2, r2, #4
 8002352:	b2d2      	uxtb	r2, r2
 8002354:	440b      	add	r3, r1
 8002356:	761a      	strb	r2, [r3, #24]
}
 8002358:	bf00      	nop
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	e000e100 	.word	0xe000e100
 8002368:	e000ed00 	.word	0xe000ed00

0800236c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800236c:	b480      	push	{r7}
 800236e:	b089      	sub	sp, #36	; 0x24
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f003 0307 	and.w	r3, r3, #7
 800237e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	f1c3 0307 	rsb	r3, r3, #7
 8002386:	2b04      	cmp	r3, #4
 8002388:	bf28      	it	cs
 800238a:	2304      	movcs	r3, #4
 800238c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	3304      	adds	r3, #4
 8002392:	2b06      	cmp	r3, #6
 8002394:	d902      	bls.n	800239c <NVIC_EncodePriority+0x30>
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	3b03      	subs	r3, #3
 800239a:	e000      	b.n	800239e <NVIC_EncodePriority+0x32>
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a0:	f04f 32ff 	mov.w	r2, #4294967295
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	43da      	mvns	r2, r3
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	401a      	ands	r2, r3
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023b4:	f04f 31ff 	mov.w	r1, #4294967295
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	fa01 f303 	lsl.w	r3, r1, r3
 80023be:	43d9      	mvns	r1, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c4:	4313      	orrs	r3, r2
         );
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3724      	adds	r7, #36	; 0x24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
	...

080023d4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80023d8:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80023dc:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <__NVIC_SystemReset+0x20>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80023e4:	4903      	ldr	r1, [pc, #12]	; (80023f4 <__NVIC_SystemReset+0x20>)
 80023e6:	4b04      	ldr	r3, [pc, #16]	; (80023f8 <__NVIC_SystemReset+0x24>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	60cb      	str	r3, [r1, #12]
 80023ec:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80023f0:	bf00      	nop
 80023f2:	e7fd      	b.n	80023f0 <__NVIC_SystemReset+0x1c>
 80023f4:	e000ed00 	.word	0xe000ed00
 80023f8:	05fa0004 	.word	0x05fa0004

080023fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	3b01      	subs	r3, #1
 8002408:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800240c:	d301      	bcc.n	8002412 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800240e:	2301      	movs	r3, #1
 8002410:	e00f      	b.n	8002432 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002412:	4a0a      	ldr	r2, [pc, #40]	; (800243c <SysTick_Config+0x40>)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3b01      	subs	r3, #1
 8002418:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800241a:	210f      	movs	r1, #15
 800241c:	f04f 30ff 	mov.w	r0, #4294967295
 8002420:	f7ff ff7a 	bl	8002318 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002424:	4b05      	ldr	r3, [pc, #20]	; (800243c <SysTick_Config+0x40>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800242a:	4b04      	ldr	r3, [pc, #16]	; (800243c <SysTick_Config+0x40>)
 800242c:	2207      	movs	r2, #7
 800242e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	e000e010 	.word	0xe000e010

08002440 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f7ff ff15 	bl	8002278 <__NVIC_SetPriorityGrouping>
}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002456:	b580      	push	{r7, lr}
 8002458:	b086      	sub	sp, #24
 800245a:	af00      	add	r7, sp, #0
 800245c:	4603      	mov	r3, r0
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	607a      	str	r2, [r7, #4]
 8002462:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002468:	f7ff ff2a 	bl	80022c0 <__NVIC_GetPriorityGrouping>
 800246c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	68b9      	ldr	r1, [r7, #8]
 8002472:	6978      	ldr	r0, [r7, #20]
 8002474:	f7ff ff7a 	bl	800236c <NVIC_EncodePriority>
 8002478:	4602      	mov	r2, r0
 800247a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800247e:	4611      	mov	r1, r2
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff ff49 	bl	8002318 <__NVIC_SetPriority>
}
 8002486:	bf00      	nop
 8002488:	3718      	adds	r7, #24
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b082      	sub	sp, #8
 8002492:	af00      	add	r7, sp, #0
 8002494:	4603      	mov	r3, r0
 8002496:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff ff1d 	bl	80022dc <__NVIC_EnableIRQ>
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80024ae:	f7ff ff91 	bl	80023d4 <__NVIC_SystemReset>

080024b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	b082      	sub	sp, #8
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f7ff ff9e 	bl	80023fc <SysTick_Config>
 80024c0:	4603      	mov	r3, r0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80024d8:	f7fe fd38 	bl	8000f4c <HAL_GetTick>
 80024dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d101      	bne.n	80024e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e099      	b.n	800261c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 0201 	bic.w	r2, r2, #1
 8002506:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002508:	e00f      	b.n	800252a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800250a:	f7fe fd1f 	bl	8000f4c <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b05      	cmp	r3, #5
 8002516:	d908      	bls.n	800252a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2220      	movs	r2, #32
 800251c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2203      	movs	r2, #3
 8002522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e078      	b.n	800261c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0301 	and.w	r3, r3, #1
 8002534:	2b00      	cmp	r3, #0
 8002536:	d1e8      	bne.n	800250a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	4b38      	ldr	r3, [pc, #224]	; (8002624 <HAL_DMA_Init+0x158>)
 8002544:	4013      	ands	r3, r2
 8002546:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002556:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002562:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800256e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	4313      	orrs	r3, r2
 800257a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002580:	2b04      	cmp	r3, #4
 8002582:	d107      	bne.n	8002594 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258c:	4313      	orrs	r3, r2
 800258e:	697a      	ldr	r2, [r7, #20]
 8002590:	4313      	orrs	r3, r2
 8002592:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	f023 0307 	bic.w	r3, r3, #7
 80025aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ba:	2b04      	cmp	r3, #4
 80025bc:	d117      	bne.n	80025ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d00e      	beq.n	80025ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 fa99 	bl	8002b08 <DMA_CheckFifoParam>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d008      	beq.n	80025ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2240      	movs	r2, #64	; 0x40
 80025e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80025ea:	2301      	movs	r3, #1
 80025ec:	e016      	b.n	800261c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f000 fa50 	bl	8002a9c <DMA_CalcBaseAndBitshift>
 80025fc:	4603      	mov	r3, r0
 80025fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002604:	223f      	movs	r2, #63	; 0x3f
 8002606:	409a      	lsls	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2201      	movs	r2, #1
 8002616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800261a:	2300      	movs	r3, #0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3718      	adds	r7, #24
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	f010803f 	.word	0xf010803f

08002628 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	607a      	str	r2, [r7, #4]
 8002634:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002636:	2300      	movs	r3, #0
 8002638:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800263e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002646:	2b01      	cmp	r3, #1
 8002648:	d101      	bne.n	800264e <HAL_DMA_Start_IT+0x26>
 800264a:	2302      	movs	r3, #2
 800264c:	e048      	b.n	80026e0 <HAL_DMA_Start_IT+0xb8>
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2201      	movs	r2, #1
 8002652:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b01      	cmp	r3, #1
 8002660:	d137      	bne.n	80026d2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2202      	movs	r2, #2
 8002666:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	68b9      	ldr	r1, [r7, #8]
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f000 f9e2 	bl	8002a40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002680:	223f      	movs	r2, #63	; 0x3f
 8002682:	409a      	lsls	r2, r3
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f042 0216 	orr.w	r2, r2, #22
 8002696:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	695a      	ldr	r2, [r3, #20]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80026a6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d007      	beq.n	80026c0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 0208 	orr.w	r2, r2, #8
 80026be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f042 0201 	orr.w	r2, r2, #1
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	e005      	b.n	80026de <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80026da:	2302      	movs	r3, #2
 80026dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80026de:	7dfb      	ldrb	r3, [r7, #23]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d004      	beq.n	8002706 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2280      	movs	r2, #128	; 0x80
 8002700:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e00c      	b.n	8002720 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2205      	movs	r2, #5
 800270a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 0201 	bic.w	r2, r2, #1
 800271c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800271e:	2300      	movs	r3, #0
}
 8002720:	4618      	mov	r0, r3
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002734:	2300      	movs	r3, #0
 8002736:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002738:	4b92      	ldr	r3, [pc, #584]	; (8002984 <HAL_DMA_IRQHandler+0x258>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a92      	ldr	r2, [pc, #584]	; (8002988 <HAL_DMA_IRQHandler+0x25c>)
 800273e:	fba2 2303 	umull	r2, r3, r2, r3
 8002742:	0a9b      	lsrs	r3, r3, #10
 8002744:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800274a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002756:	2208      	movs	r2, #8
 8002758:	409a      	lsls	r2, r3
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	4013      	ands	r3, r2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d01a      	beq.n	8002798 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0304 	and.w	r3, r3, #4
 800276c:	2b00      	cmp	r3, #0
 800276e:	d013      	beq.n	8002798 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 0204 	bic.w	r2, r2, #4
 800277e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002784:	2208      	movs	r2, #8
 8002786:	409a      	lsls	r2, r3
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002790:	f043 0201 	orr.w	r2, r3, #1
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800279c:	2201      	movs	r2, #1
 800279e:	409a      	lsls	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4013      	ands	r3, r2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d012      	beq.n	80027ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00b      	beq.n	80027ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ba:	2201      	movs	r2, #1
 80027bc:	409a      	lsls	r2, r3
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c6:	f043 0202 	orr.w	r2, r3, #2
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027d2:	2204      	movs	r2, #4
 80027d4:	409a      	lsls	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	4013      	ands	r3, r2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d012      	beq.n	8002804 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00b      	beq.n	8002804 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f0:	2204      	movs	r2, #4
 80027f2:	409a      	lsls	r2, r3
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027fc:	f043 0204 	orr.w	r2, r3, #4
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002808:	2210      	movs	r2, #16
 800280a:	409a      	lsls	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4013      	ands	r3, r2
 8002810:	2b00      	cmp	r3, #0
 8002812:	d043      	beq.n	800289c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0308 	and.w	r3, r3, #8
 800281e:	2b00      	cmp	r3, #0
 8002820:	d03c      	beq.n	800289c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002826:	2210      	movs	r2, #16
 8002828:	409a      	lsls	r2, r3
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d018      	beq.n	800286e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d108      	bne.n	800285c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284e:	2b00      	cmp	r3, #0
 8002850:	d024      	beq.n	800289c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	4798      	blx	r3
 800285a:	e01f      	b.n	800289c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002860:	2b00      	cmp	r3, #0
 8002862:	d01b      	beq.n	800289c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	4798      	blx	r3
 800286c:	e016      	b.n	800289c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d107      	bne.n	800288c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0208 	bic.w	r2, r2, #8
 800288a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002890:	2b00      	cmp	r3, #0
 8002892:	d003      	beq.n	800289c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028a0:	2220      	movs	r2, #32
 80028a2:	409a      	lsls	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	4013      	ands	r3, r2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f000 808e 	beq.w	80029ca <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0310 	and.w	r3, r3, #16
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f000 8086 	beq.w	80029ca <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028c2:	2220      	movs	r2, #32
 80028c4:	409a      	lsls	r2, r3
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b05      	cmp	r3, #5
 80028d4:	d136      	bne.n	8002944 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 0216 	bic.w	r2, r2, #22
 80028e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	695a      	ldr	r2, [r3, #20]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d103      	bne.n	8002906 <HAL_DMA_IRQHandler+0x1da>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002902:	2b00      	cmp	r3, #0
 8002904:	d007      	beq.n	8002916 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 0208 	bic.w	r2, r2, #8
 8002914:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800291a:	223f      	movs	r2, #63	; 0x3f
 800291c:	409a      	lsls	r2, r3
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2201      	movs	r2, #1
 800292e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002936:	2b00      	cmp	r3, #0
 8002938:	d07d      	beq.n	8002a36 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	4798      	blx	r3
        }
        return;
 8002942:	e078      	b.n	8002a36 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d01c      	beq.n	800298c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d108      	bne.n	8002972 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002964:	2b00      	cmp	r3, #0
 8002966:	d030      	beq.n	80029ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	4798      	blx	r3
 8002970:	e02b      	b.n	80029ca <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002976:	2b00      	cmp	r3, #0
 8002978:	d027      	beq.n	80029ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	4798      	blx	r3
 8002982:	e022      	b.n	80029ca <HAL_DMA_IRQHandler+0x29e>
 8002984:	2000003c 	.word	0x2000003c
 8002988:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10f      	bne.n	80029ba <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f022 0210 	bic.w	r2, r2, #16
 80029a8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2201      	movs	r2, #1
 80029b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d032      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d022      	beq.n	8002a24 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2205      	movs	r2, #5
 80029e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 0201 	bic.w	r2, r2, #1
 80029f4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	3301      	adds	r3, #1
 80029fa:	60bb      	str	r3, [r7, #8]
 80029fc:	697a      	ldr	r2, [r7, #20]
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d307      	bcc.n	8002a12 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0301 	and.w	r3, r3, #1
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1f2      	bne.n	80029f6 <HAL_DMA_IRQHandler+0x2ca>
 8002a10:	e000      	b.n	8002a14 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002a12:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	4798      	blx	r3
 8002a34:	e000      	b.n	8002a38 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002a36:	bf00      	nop
    }
  }
}
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop

08002a40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b085      	sub	sp, #20
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
 8002a4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	2b40      	cmp	r3, #64	; 0x40
 8002a6c:	d108      	bne.n	8002a80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a7e:	e007      	b.n	8002a90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	60da      	str	r2, [r3, #12]
}
 8002a90:	bf00      	nop
 8002a92:	3714      	adds	r7, #20
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	3b10      	subs	r3, #16
 8002aac:	4a14      	ldr	r2, [pc, #80]	; (8002b00 <DMA_CalcBaseAndBitshift+0x64>)
 8002aae:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab2:	091b      	lsrs	r3, r3, #4
 8002ab4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ab6:	4a13      	ldr	r2, [pc, #76]	; (8002b04 <DMA_CalcBaseAndBitshift+0x68>)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	4413      	add	r3, r2
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2b03      	cmp	r3, #3
 8002ac8:	d909      	bls.n	8002ade <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ad2:	f023 0303 	bic.w	r3, r3, #3
 8002ad6:	1d1a      	adds	r2, r3, #4
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	659a      	str	r2, [r3, #88]	; 0x58
 8002adc:	e007      	b.n	8002aee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ae6:	f023 0303 	bic.w	r3, r3, #3
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3714      	adds	r7, #20
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	aaaaaaab 	.word	0xaaaaaaab
 8002b04:	08009bc8 	.word	0x08009bc8

08002b08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b10:	2300      	movs	r3, #0
 8002b12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d11f      	bne.n	8002b62 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	2b03      	cmp	r3, #3
 8002b26:	d855      	bhi.n	8002bd4 <DMA_CheckFifoParam+0xcc>
 8002b28:	a201      	add	r2, pc, #4	; (adr r2, 8002b30 <DMA_CheckFifoParam+0x28>)
 8002b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b2e:	bf00      	nop
 8002b30:	08002b41 	.word	0x08002b41
 8002b34:	08002b53 	.word	0x08002b53
 8002b38:	08002b41 	.word	0x08002b41
 8002b3c:	08002bd5 	.word	0x08002bd5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d045      	beq.n	8002bd8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b50:	e042      	b.n	8002bd8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b56:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b5a:	d13f      	bne.n	8002bdc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b60:	e03c      	b.n	8002bdc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b6a:	d121      	bne.n	8002bb0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	2b03      	cmp	r3, #3
 8002b70:	d836      	bhi.n	8002be0 <DMA_CheckFifoParam+0xd8>
 8002b72:	a201      	add	r2, pc, #4	; (adr r2, 8002b78 <DMA_CheckFifoParam+0x70>)
 8002b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b78:	08002b89 	.word	0x08002b89
 8002b7c:	08002b8f 	.word	0x08002b8f
 8002b80:	08002b89 	.word	0x08002b89
 8002b84:	08002ba1 	.word	0x08002ba1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002b8c:	e02f      	b.n	8002bee <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d024      	beq.n	8002be4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b9e:	e021      	b.n	8002be4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ba8:	d11e      	bne.n	8002be8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002bae:	e01b      	b.n	8002be8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d902      	bls.n	8002bbc <DMA_CheckFifoParam+0xb4>
 8002bb6:	2b03      	cmp	r3, #3
 8002bb8:	d003      	beq.n	8002bc2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002bba:	e018      	b.n	8002bee <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	73fb      	strb	r3, [r7, #15]
      break;
 8002bc0:	e015      	b.n	8002bee <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00e      	beq.n	8002bec <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	73fb      	strb	r3, [r7, #15]
      break;
 8002bd2:	e00b      	b.n	8002bec <DMA_CheckFifoParam+0xe4>
      break;
 8002bd4:	bf00      	nop
 8002bd6:	e00a      	b.n	8002bee <DMA_CheckFifoParam+0xe6>
      break;
 8002bd8:	bf00      	nop
 8002bda:	e008      	b.n	8002bee <DMA_CheckFifoParam+0xe6>
      break;
 8002bdc:	bf00      	nop
 8002bde:	e006      	b.n	8002bee <DMA_CheckFifoParam+0xe6>
      break;
 8002be0:	bf00      	nop
 8002be2:	e004      	b.n	8002bee <DMA_CheckFifoParam+0xe6>
      break;
 8002be4:	bf00      	nop
 8002be6:	e002      	b.n	8002bee <DMA_CheckFifoParam+0xe6>
      break;   
 8002be8:	bf00      	nop
 8002bea:	e000      	b.n	8002bee <DMA_CheckFifoParam+0xe6>
      break;
 8002bec:	bf00      	nop
    }
  } 
  
  return status; 
 8002bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3714      	adds	r7, #20
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b089      	sub	sp, #36	; 0x24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c06:	2300      	movs	r3, #0
 8002c08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c12:	2300      	movs	r3, #0
 8002c14:	61fb      	str	r3, [r7, #28]
 8002c16:	e165      	b.n	8002ee4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c18:	2201      	movs	r2, #1
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c2c:	693a      	ldr	r2, [r7, #16]
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	f040 8154 	bne.w	8002ede <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d003      	beq.n	8002c46 <HAL_GPIO_Init+0x4a>
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	2b12      	cmp	r3, #18
 8002c44:	d123      	bne.n	8002c8e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	08da      	lsrs	r2, r3, #3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	3208      	adds	r2, #8
 8002c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	f003 0307 	and.w	r3, r3, #7
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	220f      	movs	r2, #15
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43db      	mvns	r3, r3
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	4013      	ands	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	691a      	ldr	r2, [r3, #16]
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	f003 0307 	and.w	r3, r3, #7
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	08da      	lsrs	r2, r3, #3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	3208      	adds	r2, #8
 8002c88:	69b9      	ldr	r1, [r7, #24]
 8002c8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	2203      	movs	r2, #3
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43db      	mvns	r3, r3
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f003 0203 	and.w	r2, r3, #3
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d00b      	beq.n	8002ce2 <HAL_GPIO_Init+0xe6>
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d007      	beq.n	8002ce2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cd6:	2b11      	cmp	r3, #17
 8002cd8:	d003      	beq.n	8002ce2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	2b12      	cmp	r3, #18
 8002ce0:	d130      	bne.n	8002d44 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	2203      	movs	r2, #3
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	43db      	mvns	r3, r3
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	68da      	ldr	r2, [r3, #12]
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d18:	2201      	movs	r2, #1
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	43db      	mvns	r3, r3
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	4013      	ands	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	091b      	lsrs	r3, r3, #4
 8002d2e:	f003 0201 	and.w	r2, r3, #1
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	2203      	movs	r2, #3
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	43db      	mvns	r3, r3
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f000 80ae 	beq.w	8002ede <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d82:	2300      	movs	r3, #0
 8002d84:	60fb      	str	r3, [r7, #12]
 8002d86:	4b5c      	ldr	r3, [pc, #368]	; (8002ef8 <HAL_GPIO_Init+0x2fc>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8a:	4a5b      	ldr	r2, [pc, #364]	; (8002ef8 <HAL_GPIO_Init+0x2fc>)
 8002d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d90:	6453      	str	r3, [r2, #68]	; 0x44
 8002d92:	4b59      	ldr	r3, [pc, #356]	; (8002ef8 <HAL_GPIO_Init+0x2fc>)
 8002d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d9a:	60fb      	str	r3, [r7, #12]
 8002d9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d9e:	4a57      	ldr	r2, [pc, #348]	; (8002efc <HAL_GPIO_Init+0x300>)
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	089b      	lsrs	r3, r3, #2
 8002da4:	3302      	adds	r3, #2
 8002da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	f003 0303 	and.w	r3, r3, #3
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	220f      	movs	r2, #15
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	43db      	mvns	r3, r3
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a4e      	ldr	r2, [pc, #312]	; (8002f00 <HAL_GPIO_Init+0x304>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d025      	beq.n	8002e16 <HAL_GPIO_Init+0x21a>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a4d      	ldr	r2, [pc, #308]	; (8002f04 <HAL_GPIO_Init+0x308>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d01f      	beq.n	8002e12 <HAL_GPIO_Init+0x216>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a4c      	ldr	r2, [pc, #304]	; (8002f08 <HAL_GPIO_Init+0x30c>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d019      	beq.n	8002e0e <HAL_GPIO_Init+0x212>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a4b      	ldr	r2, [pc, #300]	; (8002f0c <HAL_GPIO_Init+0x310>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d013      	beq.n	8002e0a <HAL_GPIO_Init+0x20e>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a4a      	ldr	r2, [pc, #296]	; (8002f10 <HAL_GPIO_Init+0x314>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d00d      	beq.n	8002e06 <HAL_GPIO_Init+0x20a>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a49      	ldr	r2, [pc, #292]	; (8002f14 <HAL_GPIO_Init+0x318>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d007      	beq.n	8002e02 <HAL_GPIO_Init+0x206>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a48      	ldr	r2, [pc, #288]	; (8002f18 <HAL_GPIO_Init+0x31c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d101      	bne.n	8002dfe <HAL_GPIO_Init+0x202>
 8002dfa:	2306      	movs	r3, #6
 8002dfc:	e00c      	b.n	8002e18 <HAL_GPIO_Init+0x21c>
 8002dfe:	2307      	movs	r3, #7
 8002e00:	e00a      	b.n	8002e18 <HAL_GPIO_Init+0x21c>
 8002e02:	2305      	movs	r3, #5
 8002e04:	e008      	b.n	8002e18 <HAL_GPIO_Init+0x21c>
 8002e06:	2304      	movs	r3, #4
 8002e08:	e006      	b.n	8002e18 <HAL_GPIO_Init+0x21c>
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e004      	b.n	8002e18 <HAL_GPIO_Init+0x21c>
 8002e0e:	2302      	movs	r3, #2
 8002e10:	e002      	b.n	8002e18 <HAL_GPIO_Init+0x21c>
 8002e12:	2301      	movs	r3, #1
 8002e14:	e000      	b.n	8002e18 <HAL_GPIO_Init+0x21c>
 8002e16:	2300      	movs	r3, #0
 8002e18:	69fa      	ldr	r2, [r7, #28]
 8002e1a:	f002 0203 	and.w	r2, r2, #3
 8002e1e:	0092      	lsls	r2, r2, #2
 8002e20:	4093      	lsls	r3, r2
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e28:	4934      	ldr	r1, [pc, #208]	; (8002efc <HAL_GPIO_Init+0x300>)
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	089b      	lsrs	r3, r3, #2
 8002e2e:	3302      	adds	r3, #2
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e36:	4b39      	ldr	r3, [pc, #228]	; (8002f1c <HAL_GPIO_Init+0x320>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	4013      	ands	r3, r2
 8002e44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e5a:	4a30      	ldr	r2, [pc, #192]	; (8002f1c <HAL_GPIO_Init+0x320>)
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002e60:	4b2e      	ldr	r3, [pc, #184]	; (8002f1c <HAL_GPIO_Init+0x320>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d003      	beq.n	8002e84 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e84:	4a25      	ldr	r2, [pc, #148]	; (8002f1c <HAL_GPIO_Init+0x320>)
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e8a:	4b24      	ldr	r3, [pc, #144]	; (8002f1c <HAL_GPIO_Init+0x320>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	43db      	mvns	r3, r3
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	4013      	ands	r3, r2
 8002e98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d003      	beq.n	8002eae <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002eae:	4a1b      	ldr	r2, [pc, #108]	; (8002f1c <HAL_GPIO_Init+0x320>)
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002eb4:	4b19      	ldr	r3, [pc, #100]	; (8002f1c <HAL_GPIO_Init+0x320>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d003      	beq.n	8002ed8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ed8:	4a10      	ldr	r2, [pc, #64]	; (8002f1c <HAL_GPIO_Init+0x320>)
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	61fb      	str	r3, [r7, #28]
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	2b0f      	cmp	r3, #15
 8002ee8:	f67f ae96 	bls.w	8002c18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002eec:	bf00      	nop
 8002eee:	3724      	adds	r7, #36	; 0x24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr
 8002ef8:	40023800 	.word	0x40023800
 8002efc:	40013800 	.word	0x40013800
 8002f00:	40020000 	.word	0x40020000
 8002f04:	40020400 	.word	0x40020400
 8002f08:	40020800 	.word	0x40020800
 8002f0c:	40020c00 	.word	0x40020c00
 8002f10:	40021000 	.word	0x40021000
 8002f14:	40021400 	.word	0x40021400
 8002f18:	40021800 	.word	0x40021800
 8002f1c:	40013c00 	.word	0x40013c00

08002f20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	691a      	ldr	r2, [r3, #16]
 8002f30:	887b      	ldrh	r3, [r7, #2]
 8002f32:	4013      	ands	r3, r2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d002      	beq.n	8002f3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	73fb      	strb	r3, [r7, #15]
 8002f3c:	e001      	b.n	8002f42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3714      	adds	r7, #20
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	460b      	mov	r3, r1
 8002f5a:	807b      	strh	r3, [r7, #2]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f60:	787b      	ldrb	r3, [r7, #1]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d003      	beq.n	8002f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f66:	887a      	ldrh	r2, [r7, #2]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f6c:	e003      	b.n	8002f76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f6e:	887b      	ldrh	r3, [r7, #2]
 8002f70:	041a      	lsls	r2, r3, #16
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	619a      	str	r2, [r3, #24]
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	695a      	ldr	r2, [r3, #20]
 8002f92:	887b      	ldrh	r3, [r7, #2]
 8002f94:	401a      	ands	r2, r3
 8002f96:	887b      	ldrh	r3, [r7, #2]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d104      	bne.n	8002fa6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002f9c:	887b      	ldrh	r3, [r7, #2]
 8002f9e:	041a      	lsls	r2, r3, #16
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002fa4:	e002      	b.n	8002fac <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002fa6:	887a      	ldrh	r2, [r7, #2]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	619a      	str	r2, [r3, #24]
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e0ca      	b.n	8003162 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fcc:	4b67      	ldr	r3, [pc, #412]	; (800316c <HAL_RCC_ClockConfig+0x1b4>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 030f 	and.w	r3, r3, #15
 8002fd4:	683a      	ldr	r2, [r7, #0]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d90c      	bls.n	8002ff4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fda:	4b64      	ldr	r3, [pc, #400]	; (800316c <HAL_RCC_ClockConfig+0x1b4>)
 8002fdc:	683a      	ldr	r2, [r7, #0]
 8002fde:	b2d2      	uxtb	r2, r2
 8002fe0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe2:	4b62      	ldr	r3, [pc, #392]	; (800316c <HAL_RCC_ClockConfig+0x1b4>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 030f 	and.w	r3, r3, #15
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d001      	beq.n	8002ff4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e0b6      	b.n	8003162 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d020      	beq.n	8003042 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0304 	and.w	r3, r3, #4
 8003008:	2b00      	cmp	r3, #0
 800300a:	d005      	beq.n	8003018 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800300c:	4b58      	ldr	r3, [pc, #352]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	4a57      	ldr	r2, [pc, #348]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 8003012:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003016:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0308 	and.w	r3, r3, #8
 8003020:	2b00      	cmp	r3, #0
 8003022:	d005      	beq.n	8003030 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003024:	4b52      	ldr	r3, [pc, #328]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	4a51      	ldr	r2, [pc, #324]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 800302a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800302e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003030:	4b4f      	ldr	r3, [pc, #316]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	494c      	ldr	r1, [pc, #304]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 800303e:	4313      	orrs	r3, r2
 8003040:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	d044      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d107      	bne.n	8003066 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003056:	4b46      	ldr	r3, [pc, #280]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d119      	bne.n	8003096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e07d      	b.n	8003162 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b02      	cmp	r3, #2
 800306c:	d003      	beq.n	8003076 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003072:	2b03      	cmp	r3, #3
 8003074:	d107      	bne.n	8003086 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003076:	4b3e      	ldr	r3, [pc, #248]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d109      	bne.n	8003096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e06d      	b.n	8003162 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003086:	4b3a      	ldr	r3, [pc, #232]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e065      	b.n	8003162 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003096:	4b36      	ldr	r3, [pc, #216]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f023 0203 	bic.w	r2, r3, #3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	4933      	ldr	r1, [pc, #204]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030a8:	f7fd ff50 	bl	8000f4c <HAL_GetTick>
 80030ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ae:	e00a      	b.n	80030c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030b0:	f7fd ff4c 	bl	8000f4c <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80030be:	4293      	cmp	r3, r2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e04d      	b.n	8003162 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c6:	4b2a      	ldr	r3, [pc, #168]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 020c 	and.w	r2, r3, #12
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d1eb      	bne.n	80030b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030d8:	4b24      	ldr	r3, [pc, #144]	; (800316c <HAL_RCC_ClockConfig+0x1b4>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 030f 	and.w	r3, r3, #15
 80030e0:	683a      	ldr	r2, [r7, #0]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d20c      	bcs.n	8003100 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030e6:	4b21      	ldr	r3, [pc, #132]	; (800316c <HAL_RCC_ClockConfig+0x1b4>)
 80030e8:	683a      	ldr	r2, [r7, #0]
 80030ea:	b2d2      	uxtb	r2, r2
 80030ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ee:	4b1f      	ldr	r3, [pc, #124]	; (800316c <HAL_RCC_ClockConfig+0x1b4>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 030f 	and.w	r3, r3, #15
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d001      	beq.n	8003100 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e030      	b.n	8003162 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	2b00      	cmp	r3, #0
 800310a:	d008      	beq.n	800311e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800310c:	4b18      	ldr	r3, [pc, #96]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	4915      	ldr	r1, [pc, #84]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 800311a:	4313      	orrs	r3, r2
 800311c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0308 	and.w	r3, r3, #8
 8003126:	2b00      	cmp	r3, #0
 8003128:	d009      	beq.n	800313e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800312a:	4b11      	ldr	r3, [pc, #68]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	490d      	ldr	r1, [pc, #52]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 800313a:	4313      	orrs	r3, r2
 800313c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800313e:	f000 f851 	bl	80031e4 <HAL_RCC_GetSysClockFreq>
 8003142:	4601      	mov	r1, r0
 8003144:	4b0a      	ldr	r3, [pc, #40]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	091b      	lsrs	r3, r3, #4
 800314a:	f003 030f 	and.w	r3, r3, #15
 800314e:	4a09      	ldr	r2, [pc, #36]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 8003150:	5cd3      	ldrb	r3, [r2, r3]
 8003152:	fa21 f303 	lsr.w	r3, r1, r3
 8003156:	4a08      	ldr	r2, [pc, #32]	; (8003178 <HAL_RCC_ClockConfig+0x1c0>)
 8003158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800315a:	2000      	movs	r0, #0
 800315c:	f7fd feb2 	bl	8000ec4 <HAL_InitTick>

  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40023c00 	.word	0x40023c00
 8003170:	40023800 	.word	0x40023800
 8003174:	0801d488 	.word	0x0801d488
 8003178:	2000003c 	.word	0x2000003c

0800317c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003180:	4b03      	ldr	r3, [pc, #12]	; (8003190 <HAL_RCC_GetHCLKFreq+0x14>)
 8003182:	681b      	ldr	r3, [r3, #0]
}
 8003184:	4618      	mov	r0, r3
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	2000003c 	.word	0x2000003c

08003194 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003198:	f7ff fff0 	bl	800317c <HAL_RCC_GetHCLKFreq>
 800319c:	4601      	mov	r1, r0
 800319e:	4b05      	ldr	r3, [pc, #20]	; (80031b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	0a9b      	lsrs	r3, r3, #10
 80031a4:	f003 0307 	and.w	r3, r3, #7
 80031a8:	4a03      	ldr	r2, [pc, #12]	; (80031b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031aa:	5cd3      	ldrb	r3, [r2, r3]
 80031ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40023800 	.word	0x40023800
 80031b8:	0801d498 	.word	0x0801d498

080031bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80031c0:	f7ff ffdc 	bl	800317c <HAL_RCC_GetHCLKFreq>
 80031c4:	4601      	mov	r1, r0
 80031c6:	4b05      	ldr	r3, [pc, #20]	; (80031dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	0b5b      	lsrs	r3, r3, #13
 80031cc:	f003 0307 	and.w	r3, r3, #7
 80031d0:	4a03      	ldr	r2, [pc, #12]	; (80031e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031d2:	5cd3      	ldrb	r3, [r2, r3]
 80031d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80031d8:	4618      	mov	r0, r3
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	40023800 	.word	0x40023800
 80031e0:	0801d498 	.word	0x0801d498

080031e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031e6:	b087      	sub	sp, #28
 80031e8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031ea:	2300      	movs	r3, #0
 80031ec:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 80031f2:	2300      	movs	r3, #0
 80031f4:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031fa:	2300      	movs	r3, #0
 80031fc:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031fe:	4bc6      	ldr	r3, [pc, #792]	; (8003518 <HAL_RCC_GetSysClockFreq+0x334>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	2b0c      	cmp	r3, #12
 8003208:	f200 817e 	bhi.w	8003508 <HAL_RCC_GetSysClockFreq+0x324>
 800320c:	a201      	add	r2, pc, #4	; (adr r2, 8003214 <HAL_RCC_GetSysClockFreq+0x30>)
 800320e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003212:	bf00      	nop
 8003214:	08003249 	.word	0x08003249
 8003218:	08003509 	.word	0x08003509
 800321c:	08003509 	.word	0x08003509
 8003220:	08003509 	.word	0x08003509
 8003224:	0800324f 	.word	0x0800324f
 8003228:	08003509 	.word	0x08003509
 800322c:	08003509 	.word	0x08003509
 8003230:	08003509 	.word	0x08003509
 8003234:	08003255 	.word	0x08003255
 8003238:	08003509 	.word	0x08003509
 800323c:	08003509 	.word	0x08003509
 8003240:	08003509 	.word	0x08003509
 8003244:	080033b1 	.word	0x080033b1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003248:	4bb4      	ldr	r3, [pc, #720]	; (800351c <HAL_RCC_GetSysClockFreq+0x338>)
 800324a:	613b      	str	r3, [r7, #16]
       break;
 800324c:	e15f      	b.n	800350e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800324e:	4bb4      	ldr	r3, [pc, #720]	; (8003520 <HAL_RCC_GetSysClockFreq+0x33c>)
 8003250:	613b      	str	r3, [r7, #16]
      break;
 8003252:	e15c      	b.n	800350e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003254:	4bb0      	ldr	r3, [pc, #704]	; (8003518 <HAL_RCC_GetSysClockFreq+0x334>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800325c:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800325e:	4bae      	ldr	r3, [pc, #696]	; (8003518 <HAL_RCC_GetSysClockFreq+0x334>)
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d04a      	beq.n	8003300 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800326a:	4bab      	ldr	r3, [pc, #684]	; (8003518 <HAL_RCC_GetSysClockFreq+0x334>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	099b      	lsrs	r3, r3, #6
 8003270:	f04f 0400 	mov.w	r4, #0
 8003274:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003278:	f04f 0200 	mov.w	r2, #0
 800327c:	ea03 0501 	and.w	r5, r3, r1
 8003280:	ea04 0602 	and.w	r6, r4, r2
 8003284:	4629      	mov	r1, r5
 8003286:	4632      	mov	r2, r6
 8003288:	f04f 0300 	mov.w	r3, #0
 800328c:	f04f 0400 	mov.w	r4, #0
 8003290:	0154      	lsls	r4, r2, #5
 8003292:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003296:	014b      	lsls	r3, r1, #5
 8003298:	4619      	mov	r1, r3
 800329a:	4622      	mov	r2, r4
 800329c:	1b49      	subs	r1, r1, r5
 800329e:	eb62 0206 	sbc.w	r2, r2, r6
 80032a2:	f04f 0300 	mov.w	r3, #0
 80032a6:	f04f 0400 	mov.w	r4, #0
 80032aa:	0194      	lsls	r4, r2, #6
 80032ac:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80032b0:	018b      	lsls	r3, r1, #6
 80032b2:	1a5b      	subs	r3, r3, r1
 80032b4:	eb64 0402 	sbc.w	r4, r4, r2
 80032b8:	f04f 0100 	mov.w	r1, #0
 80032bc:	f04f 0200 	mov.w	r2, #0
 80032c0:	00e2      	lsls	r2, r4, #3
 80032c2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80032c6:	00d9      	lsls	r1, r3, #3
 80032c8:	460b      	mov	r3, r1
 80032ca:	4614      	mov	r4, r2
 80032cc:	195b      	adds	r3, r3, r5
 80032ce:	eb44 0406 	adc.w	r4, r4, r6
 80032d2:	f04f 0100 	mov.w	r1, #0
 80032d6:	f04f 0200 	mov.w	r2, #0
 80032da:	0262      	lsls	r2, r4, #9
 80032dc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80032e0:	0259      	lsls	r1, r3, #9
 80032e2:	460b      	mov	r3, r1
 80032e4:	4614      	mov	r4, r2
 80032e6:	4618      	mov	r0, r3
 80032e8:	4621      	mov	r1, r4
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f04f 0400 	mov.w	r4, #0
 80032f0:	461a      	mov	r2, r3
 80032f2:	4623      	mov	r3, r4
 80032f4:	f7fd fc44 	bl	8000b80 <__aeabi_uldivmod>
 80032f8:	4603      	mov	r3, r0
 80032fa:	460c      	mov	r4, r1
 80032fc:	617b      	str	r3, [r7, #20]
 80032fe:	e049      	b.n	8003394 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003300:	4b85      	ldr	r3, [pc, #532]	; (8003518 <HAL_RCC_GetSysClockFreq+0x334>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	099b      	lsrs	r3, r3, #6
 8003306:	f04f 0400 	mov.w	r4, #0
 800330a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800330e:	f04f 0200 	mov.w	r2, #0
 8003312:	ea03 0501 	and.w	r5, r3, r1
 8003316:	ea04 0602 	and.w	r6, r4, r2
 800331a:	4629      	mov	r1, r5
 800331c:	4632      	mov	r2, r6
 800331e:	f04f 0300 	mov.w	r3, #0
 8003322:	f04f 0400 	mov.w	r4, #0
 8003326:	0154      	lsls	r4, r2, #5
 8003328:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800332c:	014b      	lsls	r3, r1, #5
 800332e:	4619      	mov	r1, r3
 8003330:	4622      	mov	r2, r4
 8003332:	1b49      	subs	r1, r1, r5
 8003334:	eb62 0206 	sbc.w	r2, r2, r6
 8003338:	f04f 0300 	mov.w	r3, #0
 800333c:	f04f 0400 	mov.w	r4, #0
 8003340:	0194      	lsls	r4, r2, #6
 8003342:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003346:	018b      	lsls	r3, r1, #6
 8003348:	1a5b      	subs	r3, r3, r1
 800334a:	eb64 0402 	sbc.w	r4, r4, r2
 800334e:	f04f 0100 	mov.w	r1, #0
 8003352:	f04f 0200 	mov.w	r2, #0
 8003356:	00e2      	lsls	r2, r4, #3
 8003358:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800335c:	00d9      	lsls	r1, r3, #3
 800335e:	460b      	mov	r3, r1
 8003360:	4614      	mov	r4, r2
 8003362:	195b      	adds	r3, r3, r5
 8003364:	eb44 0406 	adc.w	r4, r4, r6
 8003368:	f04f 0100 	mov.w	r1, #0
 800336c:	f04f 0200 	mov.w	r2, #0
 8003370:	02a2      	lsls	r2, r4, #10
 8003372:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003376:	0299      	lsls	r1, r3, #10
 8003378:	460b      	mov	r3, r1
 800337a:	4614      	mov	r4, r2
 800337c:	4618      	mov	r0, r3
 800337e:	4621      	mov	r1, r4
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f04f 0400 	mov.w	r4, #0
 8003386:	461a      	mov	r2, r3
 8003388:	4623      	mov	r3, r4
 800338a:	f7fd fbf9 	bl	8000b80 <__aeabi_uldivmod>
 800338e:	4603      	mov	r3, r0
 8003390:	460c      	mov	r4, r1
 8003392:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003394:	4b60      	ldr	r3, [pc, #384]	; (8003518 <HAL_RCC_GetSysClockFreq+0x334>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	0c1b      	lsrs	r3, r3, #16
 800339a:	f003 0303 	and.w	r3, r3, #3
 800339e:	3301      	adds	r3, #1
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80033a4:	697a      	ldr	r2, [r7, #20]
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ac:	613b      	str	r3, [r7, #16]
      break;
 80033ae:	e0ae      	b.n	800350e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033b0:	4b59      	ldr	r3, [pc, #356]	; (8003518 <HAL_RCC_GetSysClockFreq+0x334>)
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033b8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033ba:	4b57      	ldr	r3, [pc, #348]	; (8003518 <HAL_RCC_GetSysClockFreq+0x334>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d04a      	beq.n	800345c <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033c6:	4b54      	ldr	r3, [pc, #336]	; (8003518 <HAL_RCC_GetSysClockFreq+0x334>)
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	099b      	lsrs	r3, r3, #6
 80033cc:	f04f 0400 	mov.w	r4, #0
 80033d0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80033d4:	f04f 0200 	mov.w	r2, #0
 80033d8:	ea03 0501 	and.w	r5, r3, r1
 80033dc:	ea04 0602 	and.w	r6, r4, r2
 80033e0:	4629      	mov	r1, r5
 80033e2:	4632      	mov	r2, r6
 80033e4:	f04f 0300 	mov.w	r3, #0
 80033e8:	f04f 0400 	mov.w	r4, #0
 80033ec:	0154      	lsls	r4, r2, #5
 80033ee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80033f2:	014b      	lsls	r3, r1, #5
 80033f4:	4619      	mov	r1, r3
 80033f6:	4622      	mov	r2, r4
 80033f8:	1b49      	subs	r1, r1, r5
 80033fa:	eb62 0206 	sbc.w	r2, r2, r6
 80033fe:	f04f 0300 	mov.w	r3, #0
 8003402:	f04f 0400 	mov.w	r4, #0
 8003406:	0194      	lsls	r4, r2, #6
 8003408:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800340c:	018b      	lsls	r3, r1, #6
 800340e:	1a5b      	subs	r3, r3, r1
 8003410:	eb64 0402 	sbc.w	r4, r4, r2
 8003414:	f04f 0100 	mov.w	r1, #0
 8003418:	f04f 0200 	mov.w	r2, #0
 800341c:	00e2      	lsls	r2, r4, #3
 800341e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003422:	00d9      	lsls	r1, r3, #3
 8003424:	460b      	mov	r3, r1
 8003426:	4614      	mov	r4, r2
 8003428:	195b      	adds	r3, r3, r5
 800342a:	eb44 0406 	adc.w	r4, r4, r6
 800342e:	f04f 0100 	mov.w	r1, #0
 8003432:	f04f 0200 	mov.w	r2, #0
 8003436:	0262      	lsls	r2, r4, #9
 8003438:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800343c:	0259      	lsls	r1, r3, #9
 800343e:	460b      	mov	r3, r1
 8003440:	4614      	mov	r4, r2
 8003442:	4618      	mov	r0, r3
 8003444:	4621      	mov	r1, r4
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f04f 0400 	mov.w	r4, #0
 800344c:	461a      	mov	r2, r3
 800344e:	4623      	mov	r3, r4
 8003450:	f7fd fb96 	bl	8000b80 <__aeabi_uldivmod>
 8003454:	4603      	mov	r3, r0
 8003456:	460c      	mov	r4, r1
 8003458:	617b      	str	r3, [r7, #20]
 800345a:	e049      	b.n	80034f0 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800345c:	4b2e      	ldr	r3, [pc, #184]	; (8003518 <HAL_RCC_GetSysClockFreq+0x334>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	099b      	lsrs	r3, r3, #6
 8003462:	f04f 0400 	mov.w	r4, #0
 8003466:	f240 11ff 	movw	r1, #511	; 0x1ff
 800346a:	f04f 0200 	mov.w	r2, #0
 800346e:	ea03 0501 	and.w	r5, r3, r1
 8003472:	ea04 0602 	and.w	r6, r4, r2
 8003476:	4629      	mov	r1, r5
 8003478:	4632      	mov	r2, r6
 800347a:	f04f 0300 	mov.w	r3, #0
 800347e:	f04f 0400 	mov.w	r4, #0
 8003482:	0154      	lsls	r4, r2, #5
 8003484:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003488:	014b      	lsls	r3, r1, #5
 800348a:	4619      	mov	r1, r3
 800348c:	4622      	mov	r2, r4
 800348e:	1b49      	subs	r1, r1, r5
 8003490:	eb62 0206 	sbc.w	r2, r2, r6
 8003494:	f04f 0300 	mov.w	r3, #0
 8003498:	f04f 0400 	mov.w	r4, #0
 800349c:	0194      	lsls	r4, r2, #6
 800349e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80034a2:	018b      	lsls	r3, r1, #6
 80034a4:	1a5b      	subs	r3, r3, r1
 80034a6:	eb64 0402 	sbc.w	r4, r4, r2
 80034aa:	f04f 0100 	mov.w	r1, #0
 80034ae:	f04f 0200 	mov.w	r2, #0
 80034b2:	00e2      	lsls	r2, r4, #3
 80034b4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80034b8:	00d9      	lsls	r1, r3, #3
 80034ba:	460b      	mov	r3, r1
 80034bc:	4614      	mov	r4, r2
 80034be:	195b      	adds	r3, r3, r5
 80034c0:	eb44 0406 	adc.w	r4, r4, r6
 80034c4:	f04f 0100 	mov.w	r1, #0
 80034c8:	f04f 0200 	mov.w	r2, #0
 80034cc:	02a2      	lsls	r2, r4, #10
 80034ce:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80034d2:	0299      	lsls	r1, r3, #10
 80034d4:	460b      	mov	r3, r1
 80034d6:	4614      	mov	r4, r2
 80034d8:	4618      	mov	r0, r3
 80034da:	4621      	mov	r1, r4
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	f04f 0400 	mov.w	r4, #0
 80034e2:	461a      	mov	r2, r3
 80034e4:	4623      	mov	r3, r4
 80034e6:	f7fd fb4b 	bl	8000b80 <__aeabi_uldivmod>
 80034ea:	4603      	mov	r3, r0
 80034ec:	460c      	mov	r4, r1
 80034ee:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80034f0:	4b09      	ldr	r3, [pc, #36]	; (8003518 <HAL_RCC_GetSysClockFreq+0x334>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	0f1b      	lsrs	r3, r3, #28
 80034f6:	f003 0307 	and.w	r3, r3, #7
 80034fa:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 80034fc:	697a      	ldr	r2, [r7, #20]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	fbb2 f3f3 	udiv	r3, r2, r3
 8003504:	613b      	str	r3, [r7, #16]
      break;
 8003506:	e002      	b.n	800350e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003508:	4b04      	ldr	r3, [pc, #16]	; (800351c <HAL_RCC_GetSysClockFreq+0x338>)
 800350a:	613b      	str	r3, [r7, #16]
      break;
 800350c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800350e:	693b      	ldr	r3, [r7, #16]
}
 8003510:	4618      	mov	r0, r3
 8003512:	371c      	adds	r7, #28
 8003514:	46bd      	mov	sp, r7
 8003516:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003518:	40023800 	.word	0x40023800
 800351c:	00f42400 	.word	0x00f42400
 8003520:	007a1200 	.word	0x007a1200

08003524 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	2b00      	cmp	r3, #0
 800353a:	f000 8083 	beq.w	8003644 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800353e:	4b95      	ldr	r3, [pc, #596]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 030c 	and.w	r3, r3, #12
 8003546:	2b04      	cmp	r3, #4
 8003548:	d019      	beq.n	800357e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800354a:	4b92      	ldr	r3, [pc, #584]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003552:	2b08      	cmp	r3, #8
 8003554:	d106      	bne.n	8003564 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003556:	4b8f      	ldr	r3, [pc, #572]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800355e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003562:	d00c      	beq.n	800357e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003564:	4b8b      	ldr	r3, [pc, #556]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800356c:	2b0c      	cmp	r3, #12
 800356e:	d112      	bne.n	8003596 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003570:	4b88      	ldr	r3, [pc, #544]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003578:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800357c:	d10b      	bne.n	8003596 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800357e:	4b85      	ldr	r3, [pc, #532]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d05b      	beq.n	8003642 <HAL_RCC_OscConfig+0x11e>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d157      	bne.n	8003642 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e216      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800359e:	d106      	bne.n	80035ae <HAL_RCC_OscConfig+0x8a>
 80035a0:	4b7c      	ldr	r3, [pc, #496]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a7b      	ldr	r2, [pc, #492]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80035a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035aa:	6013      	str	r3, [r2, #0]
 80035ac:	e01d      	b.n	80035ea <HAL_RCC_OscConfig+0xc6>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035b6:	d10c      	bne.n	80035d2 <HAL_RCC_OscConfig+0xae>
 80035b8:	4b76      	ldr	r3, [pc, #472]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a75      	ldr	r2, [pc, #468]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80035be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035c2:	6013      	str	r3, [r2, #0]
 80035c4:	4b73      	ldr	r3, [pc, #460]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a72      	ldr	r2, [pc, #456]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80035ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035ce:	6013      	str	r3, [r2, #0]
 80035d0:	e00b      	b.n	80035ea <HAL_RCC_OscConfig+0xc6>
 80035d2:	4b70      	ldr	r3, [pc, #448]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a6f      	ldr	r2, [pc, #444]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80035d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035dc:	6013      	str	r3, [r2, #0]
 80035de:	4b6d      	ldr	r3, [pc, #436]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a6c      	ldr	r2, [pc, #432]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80035e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035e8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d013      	beq.n	800361a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f2:	f7fd fcab 	bl	8000f4c <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035f8:	e008      	b.n	800360c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035fa:	f7fd fca7 	bl	8000f4c <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b64      	cmp	r3, #100	; 0x64
 8003606:	d901      	bls.n	800360c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e1db      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800360c:	4b61      	ldr	r3, [pc, #388]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d0f0      	beq.n	80035fa <HAL_RCC_OscConfig+0xd6>
 8003618:	e014      	b.n	8003644 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800361a:	f7fd fc97 	bl	8000f4c <HAL_GetTick>
 800361e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003622:	f7fd fc93 	bl	8000f4c <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b64      	cmp	r3, #100	; 0x64
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e1c7      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003634:	4b57      	ldr	r3, [pc, #348]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d1f0      	bne.n	8003622 <HAL_RCC_OscConfig+0xfe>
 8003640:	e000      	b.n	8003644 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003642:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d06f      	beq.n	8003730 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003650:	4b50      	ldr	r3, [pc, #320]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f003 030c 	and.w	r3, r3, #12
 8003658:	2b00      	cmp	r3, #0
 800365a:	d017      	beq.n	800368c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800365c:	4b4d      	ldr	r3, [pc, #308]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003664:	2b08      	cmp	r3, #8
 8003666:	d105      	bne.n	8003674 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003668:	4b4a      	ldr	r3, [pc, #296]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00b      	beq.n	800368c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003674:	4b47      	ldr	r3, [pc, #284]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800367c:	2b0c      	cmp	r3, #12
 800367e:	d11c      	bne.n	80036ba <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003680:	4b44      	ldr	r3, [pc, #272]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d116      	bne.n	80036ba <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800368c:	4b41      	ldr	r3, [pc, #260]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d005      	beq.n	80036a4 <HAL_RCC_OscConfig+0x180>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d001      	beq.n	80036a4 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e18f      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036a4:	4b3b      	ldr	r3, [pc, #236]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	00db      	lsls	r3, r3, #3
 80036b2:	4938      	ldr	r1, [pc, #224]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036b8:	e03a      	b.n	8003730 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d020      	beq.n	8003704 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036c2:	4b35      	ldr	r3, [pc, #212]	; (8003798 <HAL_RCC_OscConfig+0x274>)
 80036c4:	2201      	movs	r2, #1
 80036c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c8:	f7fd fc40 	bl	8000f4c <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036d0:	f7fd fc3c 	bl	8000f4c <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e170      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036e2:	4b2c      	ldr	r3, [pc, #176]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0302 	and.w	r3, r3, #2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d0f0      	beq.n	80036d0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ee:	4b29      	ldr	r3, [pc, #164]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	4925      	ldr	r1, [pc, #148]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	600b      	str	r3, [r1, #0]
 8003702:	e015      	b.n	8003730 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003704:	4b24      	ldr	r3, [pc, #144]	; (8003798 <HAL_RCC_OscConfig+0x274>)
 8003706:	2200      	movs	r2, #0
 8003708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370a:	f7fd fc1f 	bl	8000f4c <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003710:	e008      	b.n	8003724 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003712:	f7fd fc1b 	bl	8000f4c <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e14f      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003724:	4b1b      	ldr	r3, [pc, #108]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d1f0      	bne.n	8003712 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0308 	and.w	r3, r3, #8
 8003738:	2b00      	cmp	r3, #0
 800373a:	d037      	beq.n	80037ac <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	695b      	ldr	r3, [r3, #20]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d016      	beq.n	8003772 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003744:	4b15      	ldr	r3, [pc, #84]	; (800379c <HAL_RCC_OscConfig+0x278>)
 8003746:	2201      	movs	r2, #1
 8003748:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800374a:	f7fd fbff 	bl	8000f4c <HAL_GetTick>
 800374e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003750:	e008      	b.n	8003764 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003752:	f7fd fbfb 	bl	8000f4c <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	2b02      	cmp	r3, #2
 800375e:	d901      	bls.n	8003764 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e12f      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003764:	4b0b      	ldr	r3, [pc, #44]	; (8003794 <HAL_RCC_OscConfig+0x270>)
 8003766:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d0f0      	beq.n	8003752 <HAL_RCC_OscConfig+0x22e>
 8003770:	e01c      	b.n	80037ac <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003772:	4b0a      	ldr	r3, [pc, #40]	; (800379c <HAL_RCC_OscConfig+0x278>)
 8003774:	2200      	movs	r2, #0
 8003776:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003778:	f7fd fbe8 	bl	8000f4c <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800377e:	e00f      	b.n	80037a0 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003780:	f7fd fbe4 	bl	8000f4c <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d908      	bls.n	80037a0 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e118      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
 8003792:	bf00      	nop
 8003794:	40023800 	.word	0x40023800
 8003798:	42470000 	.word	0x42470000
 800379c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037a0:	4b8a      	ldr	r3, [pc, #552]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 80037a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1e9      	bne.n	8003780 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0304 	and.w	r3, r3, #4
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	f000 8097 	beq.w	80038e8 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037ba:	2300      	movs	r3, #0
 80037bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037be:	4b83      	ldr	r3, [pc, #524]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 80037c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10f      	bne.n	80037ea <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037ca:	2300      	movs	r3, #0
 80037cc:	60fb      	str	r3, [r7, #12]
 80037ce:	4b7f      	ldr	r3, [pc, #508]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 80037d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d2:	4a7e      	ldr	r2, [pc, #504]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 80037d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037d8:	6413      	str	r3, [r2, #64]	; 0x40
 80037da:	4b7c      	ldr	r3, [pc, #496]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80037e6:	2301      	movs	r3, #1
 80037e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ea:	4b79      	ldr	r3, [pc, #484]	; (80039d0 <HAL_RCC_OscConfig+0x4ac>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d118      	bne.n	8003828 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037f6:	4b76      	ldr	r3, [pc, #472]	; (80039d0 <HAL_RCC_OscConfig+0x4ac>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a75      	ldr	r2, [pc, #468]	; (80039d0 <HAL_RCC_OscConfig+0x4ac>)
 80037fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003802:	f7fd fba3 	bl	8000f4c <HAL_GetTick>
 8003806:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003808:	e008      	b.n	800381c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800380a:	f7fd fb9f 	bl	8000f4c <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b02      	cmp	r3, #2
 8003816:	d901      	bls.n	800381c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e0d3      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800381c:	4b6c      	ldr	r3, [pc, #432]	; (80039d0 <HAL_RCC_OscConfig+0x4ac>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003824:	2b00      	cmp	r3, #0
 8003826:	d0f0      	beq.n	800380a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d106      	bne.n	800383e <HAL_RCC_OscConfig+0x31a>
 8003830:	4b66      	ldr	r3, [pc, #408]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 8003832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003834:	4a65      	ldr	r2, [pc, #404]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 8003836:	f043 0301 	orr.w	r3, r3, #1
 800383a:	6713      	str	r3, [r2, #112]	; 0x70
 800383c:	e01c      	b.n	8003878 <HAL_RCC_OscConfig+0x354>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	2b05      	cmp	r3, #5
 8003844:	d10c      	bne.n	8003860 <HAL_RCC_OscConfig+0x33c>
 8003846:	4b61      	ldr	r3, [pc, #388]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 8003848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800384a:	4a60      	ldr	r2, [pc, #384]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 800384c:	f043 0304 	orr.w	r3, r3, #4
 8003850:	6713      	str	r3, [r2, #112]	; 0x70
 8003852:	4b5e      	ldr	r3, [pc, #376]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 8003854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003856:	4a5d      	ldr	r2, [pc, #372]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 8003858:	f043 0301 	orr.w	r3, r3, #1
 800385c:	6713      	str	r3, [r2, #112]	; 0x70
 800385e:	e00b      	b.n	8003878 <HAL_RCC_OscConfig+0x354>
 8003860:	4b5a      	ldr	r3, [pc, #360]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 8003862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003864:	4a59      	ldr	r2, [pc, #356]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 8003866:	f023 0301 	bic.w	r3, r3, #1
 800386a:	6713      	str	r3, [r2, #112]	; 0x70
 800386c:	4b57      	ldr	r3, [pc, #348]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 800386e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003870:	4a56      	ldr	r2, [pc, #344]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 8003872:	f023 0304 	bic.w	r3, r3, #4
 8003876:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d015      	beq.n	80038ac <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003880:	f7fd fb64 	bl	8000f4c <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003886:	e00a      	b.n	800389e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003888:	f7fd fb60 	bl	8000f4c <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	f241 3288 	movw	r2, #5000	; 0x1388
 8003896:	4293      	cmp	r3, r2
 8003898:	d901      	bls.n	800389e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e092      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800389e:	4b4b      	ldr	r3, [pc, #300]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 80038a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a2:	f003 0302 	and.w	r3, r3, #2
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d0ee      	beq.n	8003888 <HAL_RCC_OscConfig+0x364>
 80038aa:	e014      	b.n	80038d6 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ac:	f7fd fb4e 	bl	8000f4c <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038b2:	e00a      	b.n	80038ca <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038b4:	f7fd fb4a 	bl	8000f4c <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	f241 3288 	movw	r2, #5000	; 0x1388
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e07c      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ca:	4b40      	ldr	r3, [pc, #256]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 80038cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1ee      	bne.n	80038b4 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038d6:	7dfb      	ldrb	r3, [r7, #23]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d105      	bne.n	80038e8 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038dc:	4b3b      	ldr	r3, [pc, #236]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 80038de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e0:	4a3a      	ldr	r2, [pc, #232]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 80038e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d068      	beq.n	80039c2 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038f0:	4b36      	ldr	r3, [pc, #216]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f003 030c 	and.w	r3, r3, #12
 80038f8:	2b08      	cmp	r3, #8
 80038fa:	d060      	beq.n	80039be <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	2b02      	cmp	r3, #2
 8003902:	d145      	bne.n	8003990 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003904:	4b33      	ldr	r3, [pc, #204]	; (80039d4 <HAL_RCC_OscConfig+0x4b0>)
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390a:	f7fd fb1f 	bl	8000f4c <HAL_GetTick>
 800390e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003910:	e008      	b.n	8003924 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003912:	f7fd fb1b 	bl	8000f4c <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	2b02      	cmp	r3, #2
 800391e:	d901      	bls.n	8003924 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e04f      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003924:	4b29      	ldr	r3, [pc, #164]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1f0      	bne.n	8003912 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	69da      	ldr	r2, [r3, #28]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a1b      	ldr	r3, [r3, #32]
 8003938:	431a      	orrs	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393e:	019b      	lsls	r3, r3, #6
 8003940:	431a      	orrs	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003946:	085b      	lsrs	r3, r3, #1
 8003948:	3b01      	subs	r3, #1
 800394a:	041b      	lsls	r3, r3, #16
 800394c:	431a      	orrs	r2, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003952:	061b      	lsls	r3, r3, #24
 8003954:	431a      	orrs	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395a:	071b      	lsls	r3, r3, #28
 800395c:	491b      	ldr	r1, [pc, #108]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 800395e:	4313      	orrs	r3, r2
 8003960:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003962:	4b1c      	ldr	r3, [pc, #112]	; (80039d4 <HAL_RCC_OscConfig+0x4b0>)
 8003964:	2201      	movs	r2, #1
 8003966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003968:	f7fd faf0 	bl	8000f4c <HAL_GetTick>
 800396c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800396e:	e008      	b.n	8003982 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003970:	f7fd faec 	bl	8000f4c <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b02      	cmp	r3, #2
 800397c:	d901      	bls.n	8003982 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e020      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003982:	4b12      	ldr	r3, [pc, #72]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d0f0      	beq.n	8003970 <HAL_RCC_OscConfig+0x44c>
 800398e:	e018      	b.n	80039c2 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003990:	4b10      	ldr	r3, [pc, #64]	; (80039d4 <HAL_RCC_OscConfig+0x4b0>)
 8003992:	2200      	movs	r2, #0
 8003994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003996:	f7fd fad9 	bl	8000f4c <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800399c:	e008      	b.n	80039b0 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800399e:	f7fd fad5 	bl	8000f4c <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d901      	bls.n	80039b0 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e009      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039b0:	4b06      	ldr	r3, [pc, #24]	; (80039cc <HAL_RCC_OscConfig+0x4a8>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d1f0      	bne.n	800399e <HAL_RCC_OscConfig+0x47a>
 80039bc:	e001      	b.n	80039c2 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e000      	b.n	80039c4 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3718      	adds	r7, #24
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}
 80039cc:	40023800 	.word	0x40023800
 80039d0:	40007000 	.word	0x40007000
 80039d4:	42470060 	.word	0x42470060

080039d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e056      	b.n	8003a98 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d106      	bne.n	8003a0a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f004 fb77 	bl	80080f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2202      	movs	r2, #2
 8003a0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a20:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685a      	ldr	r2, [r3, #4]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	431a      	orrs	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	431a      	orrs	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	431a      	orrs	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a46:	431a      	orrs	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	69db      	ldr	r3, [r3, #28]
 8003a4c:	431a      	orrs	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a1b      	ldr	r3, [r3, #32]
 8003a52:	ea42 0103 	orr.w	r1, r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	0c1b      	lsrs	r3, r3, #16
 8003a68:	f003 0104 	and.w	r1, r3, #4
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	69da      	ldr	r2, [r3, #28]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a86:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b087      	sub	sp, #28
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
 8003aac:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d101      	bne.n	8003ac0 <HAL_SPI_TransmitReceive_IT+0x20>
 8003abc:	2302      	movs	r3, #2
 8003abe:	e075      	b.n	8003bac <HAL_SPI_TransmitReceive_IT+0x10c>
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ace:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003ad6:	7dbb      	ldrb	r3, [r7, #22]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d00d      	beq.n	8003af8 <HAL_SPI_TransmitReceive_IT+0x58>
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ae2:	d106      	bne.n	8003af2 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d102      	bne.n	8003af2 <HAL_SPI_TransmitReceive_IT+0x52>
 8003aec:	7dbb      	ldrb	r3, [r7, #22]
 8003aee:	2b04      	cmp	r3, #4
 8003af0:	d002      	beq.n	8003af8 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8003af2:	2302      	movs	r3, #2
 8003af4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003af6:	e054      	b.n	8003ba2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d005      	beq.n	8003b0a <HAL_SPI_TransmitReceive_IT+0x6a>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d002      	beq.n	8003b0a <HAL_SPI_TransmitReceive_IT+0x6a>
 8003b04:	887b      	ldrh	r3, [r7, #2]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d102      	bne.n	8003b10 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b0e:	e048      	b.n	8003ba2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	2b04      	cmp	r3, #4
 8003b1a:	d003      	beq.n	8003b24 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2205      	movs	r2, #5
 8003b20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	68ba      	ldr	r2, [r7, #8]
 8003b2e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	887a      	ldrh	r2, [r7, #2]
 8003b34:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	887a      	ldrh	r2, [r7, #2]
 8003b3a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	887a      	ldrh	r2, [r7, #2]
 8003b46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	887a      	ldrh	r2, [r7, #2]
 8003b4c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d006      	beq.n	8003b64 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	4a17      	ldr	r2, [pc, #92]	; (8003bb8 <HAL_SPI_TransmitReceive_IT+0x118>)
 8003b5a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	4a17      	ldr	r2, [pc, #92]	; (8003bbc <HAL_SPI_TransmitReceive_IT+0x11c>)
 8003b60:	645a      	str	r2, [r3, #68]	; 0x44
 8003b62:	e005      	b.n	8003b70 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	4a16      	ldr	r2, [pc, #88]	; (8003bc0 <HAL_SPI_TransmitReceive_IT+0x120>)
 8003b68:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	4a15      	ldr	r2, [pc, #84]	; (8003bc4 <HAL_SPI_TransmitReceive_IT+0x124>)
 8003b6e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8003b7e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b8a:	2b40      	cmp	r3, #64	; 0x40
 8003b8c:	d008      	beq.n	8003ba0 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	e000      	b.n	8003ba2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8003ba0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003baa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	371c      	adds	r7, #28
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	08003ef1 	.word	0x08003ef1
 8003bbc:	08003f51 	.word	0x08003f51
 8003bc0:	08003e2d 	.word	0x08003e2d
 8003bc4:	08003e91 	.word	0x08003e91

08003bc8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b088      	sub	sp, #32
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	099b      	lsrs	r3, r3, #6
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10f      	bne.n	8003c0c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00a      	beq.n	8003c0c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	099b      	lsrs	r3, r3, #6
 8003bfa:	f003 0301 	and.w	r3, r3, #1
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d004      	beq.n	8003c0c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	4798      	blx	r3
    return;
 8003c0a:	e0d8      	b.n	8003dbe <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	085b      	lsrs	r3, r3, #1
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00a      	beq.n	8003c2e <HAL_SPI_IRQHandler+0x66>
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	09db      	lsrs	r3, r3, #7
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d004      	beq.n	8003c2e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	4798      	blx	r3
    return;
 8003c2c:	e0c7      	b.n	8003dbe <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	095b      	lsrs	r3, r3, #5
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10c      	bne.n	8003c54 <HAL_SPI_IRQHandler+0x8c>
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	099b      	lsrs	r3, r3, #6
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d106      	bne.n	8003c54 <HAL_SPI_IRQHandler+0x8c>
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	0a1b      	lsrs	r3, r3, #8
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	f000 80b5 	beq.w	8003dbe <HAL_SPI_IRQHandler+0x1f6>
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	095b      	lsrs	r3, r3, #5
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 80ae 	beq.w	8003dbe <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	099b      	lsrs	r3, r3, #6
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d023      	beq.n	8003cb6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b03      	cmp	r3, #3
 8003c78:	d011      	beq.n	8003c9e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c7e:	f043 0204 	orr.w	r2, r3, #4
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c86:	2300      	movs	r3, #0
 8003c88:	617b      	str	r3, [r7, #20]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	617b      	str	r3, [r7, #20]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	617b      	str	r3, [r7, #20]
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	e00b      	b.n	8003cb6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	613b      	str	r3, [r7, #16]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	613b      	str	r3, [r7, #16]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	613b      	str	r3, [r7, #16]
 8003cb2:	693b      	ldr	r3, [r7, #16]
        return;
 8003cb4:	e083      	b.n	8003dbe <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	095b      	lsrs	r3, r3, #5
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d014      	beq.n	8003cec <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cc6:	f043 0201 	orr.w	r2, r3, #1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003cce:	2300      	movs	r3, #0
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ce8:	601a      	str	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	0a1b      	lsrs	r3, r3, #8
 8003cf0:	f003 0301 	and.w	r3, r3, #1
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00c      	beq.n	8003d12 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cfc:	f043 0208 	orr.w	r2, r3, #8
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003d04:	2300      	movs	r3, #0
 8003d06:	60bb      	str	r3, [r7, #8]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	60bb      	str	r3, [r7, #8]
 8003d10:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d050      	beq.n	8003dbc <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	685a      	ldr	r2, [r3, #4]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003d28:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	f003 0302 	and.w	r3, r3, #2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d104      	bne.n	8003d46 <HAL_SPI_IRQHandler+0x17e>
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d034      	beq.n	8003db0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685a      	ldr	r2, [r3, #4]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f022 0203 	bic.w	r2, r2, #3
 8003d54:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d011      	beq.n	8003d82 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d62:	4a18      	ldr	r2, [pc, #96]	; (8003dc4 <HAL_SPI_IRQHandler+0x1fc>)
 8003d64:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7fe fcbc 	bl	80026e8 <HAL_DMA_Abort_IT>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d005      	beq.n	8003d82 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d7a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d016      	beq.n	8003db8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d8e:	4a0d      	ldr	r2, [pc, #52]	; (8003dc4 <HAL_SPI_IRQHandler+0x1fc>)
 8003d90:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fe fca6 	bl	80026e8 <HAL_DMA_Abort_IT>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00a      	beq.n	8003db8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003da6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003dae:	e003      	b.n	8003db8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 f81d 	bl	8003df0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003db6:	e000      	b.n	8003dba <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003db8:	bf00      	nop
    return;
 8003dba:	bf00      	nop
 8003dbc:	bf00      	nop
  }
}
 8003dbe:	3720      	adds	r7, #32
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	08003e05 	.word	0x08003e05

08003dc8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8003dd0:	bf00      	nop
 8003dd2:	370c      	adds	r7, #12
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e10:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f7ff ffe6 	bl	8003df0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003e24:	bf00      	nop
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f103 020c 	add.w	r2, r3, #12
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e40:	7812      	ldrb	r2, [r2, #0]
 8003e42:	b2d2      	uxtb	r2, r2
 8003e44:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e4a:	1c5a      	adds	r2, r3, #1
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	3b01      	subs	r3, #1
 8003e58:	b29a      	uxth	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d10f      	bne.n	8003e88 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003e76:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d102      	bne.n	8003e88 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 f940 	bl	8004108 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003e88:	bf00      	nop
 8003e8a:	3708      	adds	r7, #8
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	330c      	adds	r3, #12
 8003ea2:	7812      	ldrb	r2, [r2, #0]
 8003ea4:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eaa:	1c5a      	adds	r2, r3, #1
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d10f      	bne.n	8003ee8 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	685a      	ldr	r2, [r3, #4]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ed6:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d102      	bne.n	8003ee8 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 f910 	bl	8004108 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003ee8:	bf00      	nop
 8003eea:	3708      	adds	r7, #8
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68da      	ldr	r2, [r3, #12]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f02:	b292      	uxth	r2, r2
 8003f04:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f0a:	1c9a      	adds	r2, r3, #2
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	3b01      	subs	r3, #1
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d10f      	bne.n	8003f48 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	685a      	ldr	r2, [r3, #4]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f36:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d102      	bne.n	8003f48 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f8e0 	bl	8004108 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003f48:	bf00      	nop
 8003f4a:	3708      	adds	r7, #8
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f5c:	881a      	ldrh	r2, [r3, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f68:	1c9a      	adds	r2, r3, #2
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	3b01      	subs	r3, #1
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10f      	bne.n	8003fa6 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f94:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d102      	bne.n	8003fa6 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 f8b1 	bl	8004108 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003fa6:	bf00      	nop
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b084      	sub	sp, #16
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	60f8      	str	r0, [r7, #12]
 8003fb6:	60b9      	str	r1, [r7, #8]
 8003fb8:	603b      	str	r3, [r7, #0]
 8003fba:	4613      	mov	r3, r2
 8003fbc:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fbe:	e04c      	b.n	800405a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc6:	d048      	beq.n	800405a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003fc8:	f7fc ffc0 	bl	8000f4c <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d902      	bls.n	8003fde <SPI_WaitFlagStateUntilTimeout+0x30>
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d13d      	bne.n	800405a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003fec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ff6:	d111      	bne.n	800401c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004000:	d004      	beq.n	800400c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800400a:	d107      	bne.n	800401c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800401a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004020:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004024:	d10f      	bne.n	8004046 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004034:	601a      	str	r2, [r3, #0]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004044:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2201      	movs	r2, #1
 800404a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e00f      	b.n	800407a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689a      	ldr	r2, [r3, #8]
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	4013      	ands	r3, r2
 8004064:	68ba      	ldr	r2, [r7, #8]
 8004066:	429a      	cmp	r2, r3
 8004068:	bf0c      	ite	eq
 800406a:	2301      	moveq	r3, #1
 800406c:	2300      	movne	r3, #0
 800406e:	b2db      	uxtb	r3, r3
 8004070:	461a      	mov	r2, r3
 8004072:	79fb      	ldrb	r3, [r7, #7]
 8004074:	429a      	cmp	r2, r3
 8004076:	d1a3      	bne.n	8003fc0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
	...

08004084 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b088      	sub	sp, #32
 8004088:	af02      	add	r7, sp, #8
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004090:	4b1b      	ldr	r3, [pc, #108]	; (8004100 <SPI_EndRxTxTransaction+0x7c>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a1b      	ldr	r2, [pc, #108]	; (8004104 <SPI_EndRxTxTransaction+0x80>)
 8004096:	fba2 2303 	umull	r2, r3, r2, r3
 800409a:	0d5b      	lsrs	r3, r3, #21
 800409c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80040a0:	fb02 f303 	mul.w	r3, r2, r3
 80040a4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040ae:	d112      	bne.n	80040d6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	9300      	str	r3, [sp, #0]
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	2200      	movs	r2, #0
 80040b8:	2180      	movs	r1, #128	; 0x80
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f7ff ff77 	bl	8003fae <SPI_WaitFlagStateUntilTimeout>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d016      	beq.n	80040f4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ca:	f043 0220 	orr.w	r2, r3, #32
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e00f      	b.n	80040f6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00a      	beq.n	80040f2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	3b01      	subs	r3, #1
 80040e0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040ec:	2b80      	cmp	r3, #128	; 0x80
 80040ee:	d0f2      	beq.n	80040d6 <SPI_EndRxTxTransaction+0x52>
 80040f0:	e000      	b.n	80040f4 <SPI_EndRxTxTransaction+0x70>
        break;
 80040f2:	bf00      	nop
  }

  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3718      	adds	r7, #24
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	2000003c 	.word	0x2000003c
 8004104:	165e9f81 	.word	0x165e9f81

08004108 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b086      	sub	sp, #24
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004110:	4b35      	ldr	r3, [pc, #212]	; (80041e8 <SPI_CloseRxTx_ISR+0xe0>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a35      	ldr	r2, [pc, #212]	; (80041ec <SPI_CloseRxTx_ISR+0xe4>)
 8004116:	fba2 2303 	umull	r2, r3, r2, r3
 800411a:	0a5b      	lsrs	r3, r3, #9
 800411c:	2264      	movs	r2, #100	; 0x64
 800411e:	fb02 f303 	mul.w	r3, r2, r3
 8004122:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004124:	f7fc ff12 	bl	8000f4c <HAL_GetTick>
 8004128:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	685a      	ldr	r2, [r3, #4]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f022 0220 	bic.w	r2, r2, #32
 8004138:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d106      	bne.n	800414e <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004144:	f043 0220 	orr.w	r2, r3, #32
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800414c:	e009      	b.n	8004162 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	3b01      	subs	r3, #1
 8004152:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d0eb      	beq.n	800413a <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	2164      	movs	r1, #100	; 0x64
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7ff ff8c 	bl	8004084 <SPI_EndRxTxTransaction>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d005      	beq.n	800417e <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004176:	f043 0220 	orr.w	r2, r3, #32
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10a      	bne.n	800419c <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004186:	2300      	movs	r3, #0
 8004188:	60fb      	str	r3, [r7, #12]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	60fb      	str	r3, [r7, #12]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	60fb      	str	r3, [r7, #12]
 800419a:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d115      	bne.n	80041d0 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2b04      	cmp	r3, #4
 80041ae:	d107      	bne.n	80041c0 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f7ff fe05 	bl	8003dc8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80041be:	e00e      	b.n	80041de <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f7ff fe07 	bl	8003ddc <HAL_SPI_TxRxCpltCallback>
}
 80041ce:	e006      	b.n	80041de <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f7ff fe09 	bl	8003df0 <HAL_SPI_ErrorCallback>
}
 80041de:	bf00      	nop
 80041e0:	3718      	adds	r7, #24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	2000003c 	.word	0x2000003c
 80041ec:	057619f1 	.word	0x057619f1

080041f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d101      	bne.n	8004202 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e01d      	b.n	800423e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d106      	bne.n	800421c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f004 fbee 	bl	80089f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2202      	movs	r2, #2
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3304      	adds	r3, #4
 800422c:	4619      	mov	r1, r3
 800422e:	4610      	mov	r0, r2
 8004230:	f000 fc0a 	bl	8004a48 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004246:	b580      	push	{r7, lr}
 8004248:	b082      	sub	sp, #8
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e01d      	b.n	8004294 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800425e:	b2db      	uxtb	r3, r3
 8004260:	2b00      	cmp	r3, #0
 8004262:	d106      	bne.n	8004272 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f000 f815 	bl	800429c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2202      	movs	r2, #2
 8004276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	3304      	adds	r3, #4
 8004282:	4619      	mov	r1, r3
 8004284:	4610      	mov	r0, r2
 8004286:	f000 fbdf 	bl	8004a48 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3708      	adds	r7, #8
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80042a4:	bf00      	nop
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	2b0c      	cmp	r3, #12
 80042be:	d841      	bhi.n	8004344 <HAL_TIM_PWM_Start_IT+0x94>
 80042c0:	a201      	add	r2, pc, #4	; (adr r2, 80042c8 <HAL_TIM_PWM_Start_IT+0x18>)
 80042c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c6:	bf00      	nop
 80042c8:	080042fd 	.word	0x080042fd
 80042cc:	08004345 	.word	0x08004345
 80042d0:	08004345 	.word	0x08004345
 80042d4:	08004345 	.word	0x08004345
 80042d8:	0800430f 	.word	0x0800430f
 80042dc:	08004345 	.word	0x08004345
 80042e0:	08004345 	.word	0x08004345
 80042e4:	08004345 	.word	0x08004345
 80042e8:	08004321 	.word	0x08004321
 80042ec:	08004345 	.word	0x08004345
 80042f0:	08004345 	.word	0x08004345
 80042f4:	08004345 	.word	0x08004345
 80042f8:	08004333 	.word	0x08004333
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68da      	ldr	r2, [r3, #12]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f042 0202 	orr.w	r2, r2, #2
 800430a:	60da      	str	r2, [r3, #12]
      break;
 800430c:	e01b      	b.n	8004346 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68da      	ldr	r2, [r3, #12]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f042 0204 	orr.w	r2, r2, #4
 800431c:	60da      	str	r2, [r3, #12]
      break;
 800431e:	e012      	b.n	8004346 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68da      	ldr	r2, [r3, #12]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f042 0208 	orr.w	r2, r2, #8
 800432e:	60da      	str	r2, [r3, #12]
      break;
 8004330:	e009      	b.n	8004346 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68da      	ldr	r2, [r3, #12]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f042 0210 	orr.w	r2, r2, #16
 8004340:	60da      	str	r2, [r3, #12]
      break;
 8004342:	e000      	b.n	8004346 <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8004344:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2201      	movs	r2, #1
 800434c:	6839      	ldr	r1, [r7, #0]
 800434e:	4618      	mov	r0, r3
 8004350:	f000 fe64 	bl	800501c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a15      	ldr	r2, [pc, #84]	; (80043b0 <HAL_TIM_PWM_Start_IT+0x100>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d004      	beq.n	8004368 <HAL_TIM_PWM_Start_IT+0xb8>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a14      	ldr	r2, [pc, #80]	; (80043b4 <HAL_TIM_PWM_Start_IT+0x104>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d101      	bne.n	800436c <HAL_TIM_PWM_Start_IT+0xbc>
 8004368:	2301      	movs	r3, #1
 800436a:	e000      	b.n	800436e <HAL_TIM_PWM_Start_IT+0xbe>
 800436c:	2300      	movs	r3, #0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d007      	beq.n	8004382 <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004380:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f003 0307 	and.w	r3, r3, #7
 800438c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2b06      	cmp	r3, #6
 8004392:	d007      	beq.n	80043a4 <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f042 0201 	orr.w	r2, r2, #1
 80043a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3710      	adds	r7, #16
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	40010000 	.word	0x40010000
 80043b4:	40010400 	.word	0x40010400

080043b8 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	2b0c      	cmp	r3, #12
 80043c6:	d841      	bhi.n	800444c <HAL_TIM_PWM_Stop_IT+0x94>
 80043c8:	a201      	add	r2, pc, #4	; (adr r2, 80043d0 <HAL_TIM_PWM_Stop_IT+0x18>)
 80043ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043ce:	bf00      	nop
 80043d0:	08004405 	.word	0x08004405
 80043d4:	0800444d 	.word	0x0800444d
 80043d8:	0800444d 	.word	0x0800444d
 80043dc:	0800444d 	.word	0x0800444d
 80043e0:	08004417 	.word	0x08004417
 80043e4:	0800444d 	.word	0x0800444d
 80043e8:	0800444d 	.word	0x0800444d
 80043ec:	0800444d 	.word	0x0800444d
 80043f0:	08004429 	.word	0x08004429
 80043f4:	0800444d 	.word	0x0800444d
 80043f8:	0800444d 	.word	0x0800444d
 80043fc:	0800444d 	.word	0x0800444d
 8004400:	0800443b 	.word	0x0800443b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68da      	ldr	r2, [r3, #12]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f022 0202 	bic.w	r2, r2, #2
 8004412:	60da      	str	r2, [r3, #12]
      break;
 8004414:	e01b      	b.n	800444e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68da      	ldr	r2, [r3, #12]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f022 0204 	bic.w	r2, r2, #4
 8004424:	60da      	str	r2, [r3, #12]
      break;
 8004426:	e012      	b.n	800444e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68da      	ldr	r2, [r3, #12]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 0208 	bic.w	r2, r2, #8
 8004436:	60da      	str	r2, [r3, #12]
      break;
 8004438:	e009      	b.n	800444e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68da      	ldr	r2, [r3, #12]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f022 0210 	bic.w	r2, r2, #16
 8004448:	60da      	str	r2, [r3, #12]
      break;
 800444a:	e000      	b.n	800444e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    default:
      break;
 800444c:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2200      	movs	r2, #0
 8004454:	6839      	ldr	r1, [r7, #0]
 8004456:	4618      	mov	r0, r3
 8004458:	f000 fde0 	bl	800501c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a20      	ldr	r2, [pc, #128]	; (80044e4 <HAL_TIM_PWM_Stop_IT+0x12c>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d004      	beq.n	8004470 <HAL_TIM_PWM_Stop_IT+0xb8>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a1f      	ldr	r2, [pc, #124]	; (80044e8 <HAL_TIM_PWM_Stop_IT+0x130>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d101      	bne.n	8004474 <HAL_TIM_PWM_Stop_IT+0xbc>
 8004470:	2301      	movs	r3, #1
 8004472:	e000      	b.n	8004476 <HAL_TIM_PWM_Stop_IT+0xbe>
 8004474:	2300      	movs	r3, #0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d017      	beq.n	80044aa <HAL_TIM_PWM_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	6a1a      	ldr	r2, [r3, #32]
 8004480:	f241 1311 	movw	r3, #4369	; 0x1111
 8004484:	4013      	ands	r3, r2
 8004486:	2b00      	cmp	r3, #0
 8004488:	d10f      	bne.n	80044aa <HAL_TIM_PWM_Stop_IT+0xf2>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	6a1a      	ldr	r2, [r3, #32]
 8004490:	f240 4344 	movw	r3, #1092	; 0x444
 8004494:	4013      	ands	r3, r2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d107      	bne.n	80044aa <HAL_TIM_PWM_Stop_IT+0xf2>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80044a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	6a1a      	ldr	r2, [r3, #32]
 80044b0:	f241 1311 	movw	r3, #4369	; 0x1111
 80044b4:	4013      	ands	r3, r2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10f      	bne.n	80044da <HAL_TIM_PWM_Stop_IT+0x122>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6a1a      	ldr	r2, [r3, #32]
 80044c0:	f240 4344 	movw	r3, #1092	; 0x444
 80044c4:	4013      	ands	r3, r2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d107      	bne.n	80044da <HAL_TIM_PWM_Stop_IT+0x122>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 0201 	bic.w	r2, r2, #1
 80044d8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3708      	adds	r7, #8
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40010000 	.word	0x40010000
 80044e8:	40010400 	.word	0x40010400

080044ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d122      	bne.n	8004548 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b02      	cmp	r3, #2
 800450e:	d11b      	bne.n	8004548 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f06f 0202 	mvn.w	r2, #2
 8004518:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2201      	movs	r2, #1
 800451e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	f003 0303 	and.w	r3, r3, #3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 fa6b 	bl	8004a0a <HAL_TIM_IC_CaptureCallback>
 8004534:	e005      	b.n	8004542 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 fa5d 	bl	80049f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 fa6e 	bl	8004a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	f003 0304 	and.w	r3, r3, #4
 8004552:	2b04      	cmp	r3, #4
 8004554:	d122      	bne.n	800459c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	f003 0304 	and.w	r3, r3, #4
 8004560:	2b04      	cmp	r3, #4
 8004562:	d11b      	bne.n	800459c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0204 	mvn.w	r2, #4
 800456c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2202      	movs	r2, #2
 8004572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	699b      	ldr	r3, [r3, #24]
 800457a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800457e:	2b00      	cmp	r3, #0
 8004580:	d003      	beq.n	800458a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 fa41 	bl	8004a0a <HAL_TIM_IC_CaptureCallback>
 8004588:	e005      	b.n	8004596 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 fa33 	bl	80049f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f000 fa44 	bl	8004a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	f003 0308 	and.w	r3, r3, #8
 80045a6:	2b08      	cmp	r3, #8
 80045a8:	d122      	bne.n	80045f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	f003 0308 	and.w	r3, r3, #8
 80045b4:	2b08      	cmp	r3, #8
 80045b6:	d11b      	bne.n	80045f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f06f 0208 	mvn.w	r2, #8
 80045c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2204      	movs	r2, #4
 80045c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 fa17 	bl	8004a0a <HAL_TIM_IC_CaptureCallback>
 80045dc:	e005      	b.n	80045ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fa09 	bl	80049f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 fa1a 	bl	8004a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	f003 0310 	and.w	r3, r3, #16
 80045fa:	2b10      	cmp	r3, #16
 80045fc:	d122      	bne.n	8004644 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	f003 0310 	and.w	r3, r3, #16
 8004608:	2b10      	cmp	r3, #16
 800460a:	d11b      	bne.n	8004644 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f06f 0210 	mvn.w	r2, #16
 8004614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2208      	movs	r2, #8
 800461a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	69db      	ldr	r3, [r3, #28]
 8004622:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 f9ed 	bl	8004a0a <HAL_TIM_IC_CaptureCallback>
 8004630:	e005      	b.n	800463e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f9df 	bl	80049f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f000 f9f0 	bl	8004a1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b01      	cmp	r3, #1
 8004650:	d10e      	bne.n	8004670 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b01      	cmp	r3, #1
 800465e:	d107      	bne.n	8004670 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f06f 0201 	mvn.w	r2, #1
 8004668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f004 fab8 	bl	8008be0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800467a:	2b80      	cmp	r3, #128	; 0x80
 800467c:	d10e      	bne.n	800469c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004688:	2b80      	cmp	r3, #128	; 0x80
 800468a:	d107      	bne.n	800469c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fe51 	bl	800533e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a6:	2b40      	cmp	r3, #64	; 0x40
 80046a8:	d10e      	bne.n	80046c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b4:	2b40      	cmp	r3, #64	; 0x40
 80046b6:	d107      	bne.n	80046c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f9b5 	bl	8004a32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f003 0320 	and.w	r3, r3, #32
 80046d2:	2b20      	cmp	r3, #32
 80046d4:	d10e      	bne.n	80046f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	f003 0320 	and.w	r3, r3, #32
 80046e0:	2b20      	cmp	r3, #32
 80046e2:	d107      	bne.n	80046f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f06f 0220 	mvn.w	r2, #32
 80046ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 fe1b 	bl	800532a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046f4:	bf00      	nop
 80046f6:	3708      	adds	r7, #8
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800470e:	2b01      	cmp	r3, #1
 8004710:	d101      	bne.n	8004716 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004712:	2302      	movs	r3, #2
 8004714:	e0b4      	b.n	8004880 <HAL_TIM_PWM_ConfigChannel+0x184>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2202      	movs	r2, #2
 8004722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2b0c      	cmp	r3, #12
 800472a:	f200 809f 	bhi.w	800486c <HAL_TIM_PWM_ConfigChannel+0x170>
 800472e:	a201      	add	r2, pc, #4	; (adr r2, 8004734 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004734:	08004769 	.word	0x08004769
 8004738:	0800486d 	.word	0x0800486d
 800473c:	0800486d 	.word	0x0800486d
 8004740:	0800486d 	.word	0x0800486d
 8004744:	080047a9 	.word	0x080047a9
 8004748:	0800486d 	.word	0x0800486d
 800474c:	0800486d 	.word	0x0800486d
 8004750:	0800486d 	.word	0x0800486d
 8004754:	080047eb 	.word	0x080047eb
 8004758:	0800486d 	.word	0x0800486d
 800475c:	0800486d 	.word	0x0800486d
 8004760:	0800486d 	.word	0x0800486d
 8004764:	0800482b 	.word	0x0800482b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68b9      	ldr	r1, [r7, #8]
 800476e:	4618      	mov	r0, r3
 8004770:	f000 fa0a 	bl	8004b88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	699a      	ldr	r2, [r3, #24]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f042 0208 	orr.w	r2, r2, #8
 8004782:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	699a      	ldr	r2, [r3, #24]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f022 0204 	bic.w	r2, r2, #4
 8004792:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	6999      	ldr	r1, [r3, #24]
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	691a      	ldr	r2, [r3, #16]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	430a      	orrs	r2, r1
 80047a4:	619a      	str	r2, [r3, #24]
      break;
 80047a6:	e062      	b.n	800486e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68b9      	ldr	r1, [r7, #8]
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 fa5a 	bl	8004c68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	699a      	ldr	r2, [r3, #24]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	699a      	ldr	r2, [r3, #24]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	6999      	ldr	r1, [r3, #24]
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	021a      	lsls	r2, r3, #8
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	619a      	str	r2, [r3, #24]
      break;
 80047e8:	e041      	b.n	800486e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68b9      	ldr	r1, [r7, #8]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f000 faaf 	bl	8004d54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	69da      	ldr	r2, [r3, #28]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f042 0208 	orr.w	r2, r2, #8
 8004804:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	69da      	ldr	r2, [r3, #28]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 0204 	bic.w	r2, r2, #4
 8004814:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	69d9      	ldr	r1, [r3, #28]
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	691a      	ldr	r2, [r3, #16]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	61da      	str	r2, [r3, #28]
      break;
 8004828:	e021      	b.n	800486e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68b9      	ldr	r1, [r7, #8]
 8004830:	4618      	mov	r0, r3
 8004832:	f000 fb03 	bl	8004e3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	69da      	ldr	r2, [r3, #28]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004844:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	69da      	ldr	r2, [r3, #28]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004854:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	69d9      	ldr	r1, [r3, #28]
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	691b      	ldr	r3, [r3, #16]
 8004860:	021a      	lsls	r2, r3, #8
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	430a      	orrs	r2, r1
 8004868:	61da      	str	r2, [r3, #28]
      break;
 800486a:	e000      	b.n	800486e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800486c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2201      	movs	r2, #1
 8004872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3710      	adds	r7, #16
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004898:	2b01      	cmp	r3, #1
 800489a:	d101      	bne.n	80048a0 <HAL_TIM_ConfigClockSource+0x18>
 800489c:	2302      	movs	r3, #2
 800489e:	e0a6      	b.n	80049ee <HAL_TIM_ConfigClockSource+0x166>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2202      	movs	r2, #2
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048c6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	2b40      	cmp	r3, #64	; 0x40
 80048d6:	d067      	beq.n	80049a8 <HAL_TIM_ConfigClockSource+0x120>
 80048d8:	2b40      	cmp	r3, #64	; 0x40
 80048da:	d80b      	bhi.n	80048f4 <HAL_TIM_ConfigClockSource+0x6c>
 80048dc:	2b10      	cmp	r3, #16
 80048de:	d073      	beq.n	80049c8 <HAL_TIM_ConfigClockSource+0x140>
 80048e0:	2b10      	cmp	r3, #16
 80048e2:	d802      	bhi.n	80048ea <HAL_TIM_ConfigClockSource+0x62>
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d06f      	beq.n	80049c8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80048e8:	e078      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80048ea:	2b20      	cmp	r3, #32
 80048ec:	d06c      	beq.n	80049c8 <HAL_TIM_ConfigClockSource+0x140>
 80048ee:	2b30      	cmp	r3, #48	; 0x30
 80048f0:	d06a      	beq.n	80049c8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80048f2:	e073      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80048f4:	2b70      	cmp	r3, #112	; 0x70
 80048f6:	d00d      	beq.n	8004914 <HAL_TIM_ConfigClockSource+0x8c>
 80048f8:	2b70      	cmp	r3, #112	; 0x70
 80048fa:	d804      	bhi.n	8004906 <HAL_TIM_ConfigClockSource+0x7e>
 80048fc:	2b50      	cmp	r3, #80	; 0x50
 80048fe:	d033      	beq.n	8004968 <HAL_TIM_ConfigClockSource+0xe0>
 8004900:	2b60      	cmp	r3, #96	; 0x60
 8004902:	d041      	beq.n	8004988 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004904:	e06a      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004906:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800490a:	d066      	beq.n	80049da <HAL_TIM_ConfigClockSource+0x152>
 800490c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004910:	d017      	beq.n	8004942 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004912:	e063      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6818      	ldr	r0, [r3, #0]
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	6899      	ldr	r1, [r3, #8]
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685a      	ldr	r2, [r3, #4]
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	f000 fb5a 	bl	8004fdc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004936:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	68fa      	ldr	r2, [r7, #12]
 800493e:	609a      	str	r2, [r3, #8]
      break;
 8004940:	e04c      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6818      	ldr	r0, [r3, #0]
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	6899      	ldr	r1, [r3, #8]
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	f000 fb43 	bl	8004fdc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	689a      	ldr	r2, [r3, #8]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004964:	609a      	str	r2, [r3, #8]
      break;
 8004966:	e039      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6818      	ldr	r0, [r3, #0]
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	6859      	ldr	r1, [r3, #4]
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	461a      	mov	r2, r3
 8004976:	f000 fab7 	bl	8004ee8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2150      	movs	r1, #80	; 0x50
 8004980:	4618      	mov	r0, r3
 8004982:	f000 fb10 	bl	8004fa6 <TIM_ITRx_SetConfig>
      break;
 8004986:	e029      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6818      	ldr	r0, [r3, #0]
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	6859      	ldr	r1, [r3, #4]
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	461a      	mov	r2, r3
 8004996:	f000 fad6 	bl	8004f46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2160      	movs	r1, #96	; 0x60
 80049a0:	4618      	mov	r0, r3
 80049a2:	f000 fb00 	bl	8004fa6 <TIM_ITRx_SetConfig>
      break;
 80049a6:	e019      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6818      	ldr	r0, [r3, #0]
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	6859      	ldr	r1, [r3, #4]
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	461a      	mov	r2, r3
 80049b6:	f000 fa97 	bl	8004ee8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2140      	movs	r1, #64	; 0x40
 80049c0:	4618      	mov	r0, r3
 80049c2:	f000 faf0 	bl	8004fa6 <TIM_ITRx_SetConfig>
      break;
 80049c6:	e009      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4619      	mov	r1, r3
 80049d2:	4610      	mov	r0, r2
 80049d4:	f000 fae7 	bl	8004fa6 <TIM_ITRx_SetConfig>
      break;
 80049d8:	e000      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80049da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049f6:	b480      	push	{r7}
 80049f8:	b083      	sub	sp, #12
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049fe:	bf00      	nop
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a12:	bf00      	nop
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a26:	bf00      	nop
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b083      	sub	sp, #12
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a3a:	bf00      	nop
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
	...

08004a48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a40      	ldr	r2, [pc, #256]	; (8004b5c <TIM_Base_SetConfig+0x114>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d013      	beq.n	8004a88 <TIM_Base_SetConfig+0x40>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a66:	d00f      	beq.n	8004a88 <TIM_Base_SetConfig+0x40>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a3d      	ldr	r2, [pc, #244]	; (8004b60 <TIM_Base_SetConfig+0x118>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d00b      	beq.n	8004a88 <TIM_Base_SetConfig+0x40>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a3c      	ldr	r2, [pc, #240]	; (8004b64 <TIM_Base_SetConfig+0x11c>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d007      	beq.n	8004a88 <TIM_Base_SetConfig+0x40>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a3b      	ldr	r2, [pc, #236]	; (8004b68 <TIM_Base_SetConfig+0x120>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d003      	beq.n	8004a88 <TIM_Base_SetConfig+0x40>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a3a      	ldr	r2, [pc, #232]	; (8004b6c <TIM_Base_SetConfig+0x124>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d108      	bne.n	8004a9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a2f      	ldr	r2, [pc, #188]	; (8004b5c <TIM_Base_SetConfig+0x114>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d02b      	beq.n	8004afa <TIM_Base_SetConfig+0xb2>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aa8:	d027      	beq.n	8004afa <TIM_Base_SetConfig+0xb2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a2c      	ldr	r2, [pc, #176]	; (8004b60 <TIM_Base_SetConfig+0x118>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d023      	beq.n	8004afa <TIM_Base_SetConfig+0xb2>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a2b      	ldr	r2, [pc, #172]	; (8004b64 <TIM_Base_SetConfig+0x11c>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d01f      	beq.n	8004afa <TIM_Base_SetConfig+0xb2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a2a      	ldr	r2, [pc, #168]	; (8004b68 <TIM_Base_SetConfig+0x120>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d01b      	beq.n	8004afa <TIM_Base_SetConfig+0xb2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a29      	ldr	r2, [pc, #164]	; (8004b6c <TIM_Base_SetConfig+0x124>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d017      	beq.n	8004afa <TIM_Base_SetConfig+0xb2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a28      	ldr	r2, [pc, #160]	; (8004b70 <TIM_Base_SetConfig+0x128>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d013      	beq.n	8004afa <TIM_Base_SetConfig+0xb2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a27      	ldr	r2, [pc, #156]	; (8004b74 <TIM_Base_SetConfig+0x12c>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d00f      	beq.n	8004afa <TIM_Base_SetConfig+0xb2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a26      	ldr	r2, [pc, #152]	; (8004b78 <TIM_Base_SetConfig+0x130>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d00b      	beq.n	8004afa <TIM_Base_SetConfig+0xb2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a25      	ldr	r2, [pc, #148]	; (8004b7c <TIM_Base_SetConfig+0x134>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d007      	beq.n	8004afa <TIM_Base_SetConfig+0xb2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a24      	ldr	r2, [pc, #144]	; (8004b80 <TIM_Base_SetConfig+0x138>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d003      	beq.n	8004afa <TIM_Base_SetConfig+0xb2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a23      	ldr	r2, [pc, #140]	; (8004b84 <TIM_Base_SetConfig+0x13c>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d108      	bne.n	8004b0c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	68fa      	ldr	r2, [r7, #12]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	695b      	ldr	r3, [r3, #20]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	68fa      	ldr	r2, [r7, #12]
 8004b1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	689a      	ldr	r2, [r3, #8]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a0a      	ldr	r2, [pc, #40]	; (8004b5c <TIM_Base_SetConfig+0x114>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d003      	beq.n	8004b40 <TIM_Base_SetConfig+0xf8>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a0c      	ldr	r2, [pc, #48]	; (8004b6c <TIM_Base_SetConfig+0x124>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d103      	bne.n	8004b48 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	691a      	ldr	r2, [r3, #16]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	615a      	str	r2, [r3, #20]
}
 8004b4e:	bf00      	nop
 8004b50:	3714      	adds	r7, #20
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	40010000 	.word	0x40010000
 8004b60:	40000400 	.word	0x40000400
 8004b64:	40000800 	.word	0x40000800
 8004b68:	40000c00 	.word	0x40000c00
 8004b6c:	40010400 	.word	0x40010400
 8004b70:	40014000 	.word	0x40014000
 8004b74:	40014400 	.word	0x40014400
 8004b78:	40014800 	.word	0x40014800
 8004b7c:	40001800 	.word	0x40001800
 8004b80:	40001c00 	.word	0x40001c00
 8004b84:	40002000 	.word	0x40002000

08004b88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	f023 0201 	bic.w	r2, r3, #1
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a1b      	ldr	r3, [r3, #32]
 8004ba2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f023 0303 	bic.w	r3, r3, #3
 8004bbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	f023 0302 	bic.w	r3, r3, #2
 8004bd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a20      	ldr	r2, [pc, #128]	; (8004c60 <TIM_OC1_SetConfig+0xd8>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d003      	beq.n	8004bec <TIM_OC1_SetConfig+0x64>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a1f      	ldr	r2, [pc, #124]	; (8004c64 <TIM_OC1_SetConfig+0xdc>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d10c      	bne.n	8004c06 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f023 0308 	bic.w	r3, r3, #8
 8004bf2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	f023 0304 	bic.w	r3, r3, #4
 8004c04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a15      	ldr	r2, [pc, #84]	; (8004c60 <TIM_OC1_SetConfig+0xd8>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d003      	beq.n	8004c16 <TIM_OC1_SetConfig+0x8e>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a14      	ldr	r2, [pc, #80]	; (8004c64 <TIM_OC1_SetConfig+0xdc>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d111      	bne.n	8004c3a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	695b      	ldr	r3, [r3, #20]
 8004c2a:	693a      	ldr	r2, [r7, #16]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	699b      	ldr	r3, [r3, #24]
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	693a      	ldr	r2, [r7, #16]
 8004c3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	68fa      	ldr	r2, [r7, #12]
 8004c44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	685a      	ldr	r2, [r3, #4]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	621a      	str	r2, [r3, #32]
}
 8004c54:	bf00      	nop
 8004c56:	371c      	adds	r7, #28
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr
 8004c60:	40010000 	.word	0x40010000
 8004c64:	40010400 	.word	0x40010400

08004c68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b087      	sub	sp, #28
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	f023 0210 	bic.w	r2, r3, #16
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	021b      	lsls	r3, r3, #8
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	f023 0320 	bic.w	r3, r3, #32
 8004cb2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	011b      	lsls	r3, r3, #4
 8004cba:	697a      	ldr	r2, [r7, #20]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a22      	ldr	r2, [pc, #136]	; (8004d4c <TIM_OC2_SetConfig+0xe4>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d003      	beq.n	8004cd0 <TIM_OC2_SetConfig+0x68>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a21      	ldr	r2, [pc, #132]	; (8004d50 <TIM_OC2_SetConfig+0xe8>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d10d      	bne.n	8004cec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a17      	ldr	r2, [pc, #92]	; (8004d4c <TIM_OC2_SetConfig+0xe4>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d003      	beq.n	8004cfc <TIM_OC2_SetConfig+0x94>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a16      	ldr	r2, [pc, #88]	; (8004d50 <TIM_OC2_SetConfig+0xe8>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d113      	bne.n	8004d24 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	693a      	ldr	r2, [r7, #16]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	693a      	ldr	r2, [r7, #16]
 8004d28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	685a      	ldr	r2, [r3, #4]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	621a      	str	r2, [r3, #32]
}
 8004d3e:	bf00      	nop
 8004d40:	371c      	adds	r7, #28
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	40010000 	.word	0x40010000
 8004d50:	40010400 	.word	0x40010400

08004d54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b087      	sub	sp, #28
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6a1b      	ldr	r3, [r3, #32]
 8004d62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	69db      	ldr	r3, [r3, #28]
 8004d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f023 0303 	bic.w	r3, r3, #3
 8004d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	021b      	lsls	r3, r3, #8
 8004da4:	697a      	ldr	r2, [r7, #20]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a21      	ldr	r2, [pc, #132]	; (8004e34 <TIM_OC3_SetConfig+0xe0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d003      	beq.n	8004dba <TIM_OC3_SetConfig+0x66>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a20      	ldr	r2, [pc, #128]	; (8004e38 <TIM_OC3_SetConfig+0xe4>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d10d      	bne.n	8004dd6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	021b      	lsls	r3, r3, #8
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a16      	ldr	r2, [pc, #88]	; (8004e34 <TIM_OC3_SetConfig+0xe0>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d003      	beq.n	8004de6 <TIM_OC3_SetConfig+0x92>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a15      	ldr	r2, [pc, #84]	; (8004e38 <TIM_OC3_SetConfig+0xe4>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d113      	bne.n	8004e0e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004dec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004df4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	011b      	lsls	r3, r3, #4
 8004dfc:	693a      	ldr	r2, [r7, #16]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	011b      	lsls	r3, r3, #4
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	621a      	str	r2, [r3, #32]
}
 8004e28:	bf00      	nop
 8004e2a:	371c      	adds	r7, #28
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr
 8004e34:	40010000 	.word	0x40010000
 8004e38:	40010400 	.word	0x40010400

08004e3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b087      	sub	sp, #28
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
 8004e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a1b      	ldr	r3, [r3, #32]
 8004e56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	69db      	ldr	r3, [r3, #28]
 8004e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	021b      	lsls	r3, r3, #8
 8004e7a:	68fa      	ldr	r2, [r7, #12]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	031b      	lsls	r3, r3, #12
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	4a12      	ldr	r2, [pc, #72]	; (8004ee0 <TIM_OC4_SetConfig+0xa4>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d003      	beq.n	8004ea4 <TIM_OC4_SetConfig+0x68>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a11      	ldr	r2, [pc, #68]	; (8004ee4 <TIM_OC4_SetConfig+0xa8>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d109      	bne.n	8004eb8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004eaa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	695b      	ldr	r3, [r3, #20]
 8004eb0:	019b      	lsls	r3, r3, #6
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	697a      	ldr	r2, [r7, #20]
 8004ebc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	621a      	str	r2, [r3, #32]
}
 8004ed2:	bf00      	nop
 8004ed4:	371c      	adds	r7, #28
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr
 8004ede:	bf00      	nop
 8004ee0:	40010000 	.word	0x40010000
 8004ee4:	40010400 	.word	0x40010400

08004ee8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b087      	sub	sp, #28
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6a1b      	ldr	r3, [r3, #32]
 8004ef8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	f023 0201 	bic.w	r2, r3, #1
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	699b      	ldr	r3, [r3, #24]
 8004f0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	011b      	lsls	r3, r3, #4
 8004f18:	693a      	ldr	r2, [r7, #16]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	f023 030a 	bic.w	r3, r3, #10
 8004f24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	693a      	ldr	r2, [r7, #16]
 8004f32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	621a      	str	r2, [r3, #32]
}
 8004f3a:	bf00      	nop
 8004f3c:	371c      	adds	r7, #28
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr

08004f46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f46:	b480      	push	{r7}
 8004f48:	b087      	sub	sp, #28
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	60f8      	str	r0, [r7, #12]
 8004f4e:	60b9      	str	r1, [r7, #8]
 8004f50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	f023 0210 	bic.w	r2, r3, #16
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	031b      	lsls	r3, r3, #12
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	011b      	lsls	r3, r3, #4
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	621a      	str	r2, [r3, #32]
}
 8004f9a:	bf00      	nop
 8004f9c:	371c      	adds	r7, #28
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b085      	sub	sp, #20
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
 8004fae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	f043 0307 	orr.w	r3, r3, #7
 8004fc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	609a      	str	r2, [r3, #8]
}
 8004fd0:	bf00      	nop
 8004fd2:	3714      	adds	r7, #20
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b087      	sub	sp, #28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
 8004fe8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ff6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	021a      	lsls	r2, r3, #8
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	431a      	orrs	r2, r3
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	4313      	orrs	r3, r2
 8005004:	697a      	ldr	r2, [r7, #20]
 8005006:	4313      	orrs	r3, r2
 8005008:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	609a      	str	r2, [r3, #8]
}
 8005010:	bf00      	nop
 8005012:	371c      	adds	r7, #28
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800501c:	b480      	push	{r7}
 800501e:	b087      	sub	sp, #28
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	f003 031f 	and.w	r3, r3, #31
 800502e:	2201      	movs	r2, #1
 8005030:	fa02 f303 	lsl.w	r3, r2, r3
 8005034:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6a1a      	ldr	r2, [r3, #32]
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	43db      	mvns	r3, r3
 800503e:	401a      	ands	r2, r3
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6a1a      	ldr	r2, [r3, #32]
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	f003 031f 	and.w	r3, r3, #31
 800504e:	6879      	ldr	r1, [r7, #4]
 8005050:	fa01 f303 	lsl.w	r3, r1, r3
 8005054:	431a      	orrs	r2, r3
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	621a      	str	r2, [r3, #32]
}
 800505a:	bf00      	nop
 800505c:	371c      	adds	r7, #28
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005066:	b580      	push	{r7, lr}
 8005068:	b084      	sub	sp, #16
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
 800506e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	2b04      	cmp	r3, #4
 8005074:	d00d      	beq.n	8005092 <HAL_TIMEx_PWMN_Start_IT+0x2c>
 8005076:	2b08      	cmp	r3, #8
 8005078:	d014      	beq.n	80050a4 <HAL_TIMEx_PWMN_Start_IT+0x3e>
 800507a:	2b00      	cmp	r3, #0
 800507c:	d000      	beq.n	8005080 <HAL_TIMEx_PWMN_Start_IT+0x1a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 800507e:	e01a      	b.n	80050b6 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68da      	ldr	r2, [r3, #12]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f042 0202 	orr.w	r2, r2, #2
 800508e:	60da      	str	r2, [r3, #12]
      break;
 8005090:	e011      	b.n	80050b6 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68da      	ldr	r2, [r3, #12]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f042 0204 	orr.w	r2, r2, #4
 80050a0:	60da      	str	r2, [r3, #12]
      break;
 80050a2:	e008      	b.n	80050b6 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68da      	ldr	r2, [r3, #12]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0208 	orr.w	r2, r2, #8
 80050b2:	60da      	str	r2, [r3, #12]
      break;
 80050b4:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68da      	ldr	r2, [r3, #12]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80050c4:	60da      	str	r2, [r3, #12]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2204      	movs	r2, #4
 80050cc:	6839      	ldr	r1, [r7, #0]
 80050ce:	4618      	mov	r0, r3
 80050d0:	f000 f93f 	bl	8005352 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050e2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 0307 	and.w	r3, r3, #7
 80050ee:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2b06      	cmp	r3, #6
 80050f4:	d007      	beq.n	8005106 <HAL_TIMEx_PWMN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f042 0201 	orr.w	r2, r2, #1
 8005104:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <HAL_TIMEx_PWMN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	2b04      	cmp	r3, #4
 800511e:	d00d      	beq.n	800513c <HAL_TIMEx_PWMN_Stop_IT+0x2c>
 8005120:	2b08      	cmp	r3, #8
 8005122:	d014      	beq.n	800514e <HAL_TIMEx_PWMN_Stop_IT+0x3e>
 8005124:	2b00      	cmp	r3, #0
 8005126:	d000      	beq.n	800512a <HAL_TIMEx_PWMN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8005128:	e01a      	b.n	8005160 <HAL_TIMEx_PWMN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68da      	ldr	r2, [r3, #12]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 0202 	bic.w	r2, r2, #2
 8005138:	60da      	str	r2, [r3, #12]
      break;
 800513a:	e011      	b.n	8005160 <HAL_TIMEx_PWMN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68da      	ldr	r2, [r3, #12]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f022 0204 	bic.w	r2, r2, #4
 800514a:	60da      	str	r2, [r3, #12]
      break;
 800514c:	e008      	b.n	8005160 <HAL_TIMEx_PWMN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68da      	ldr	r2, [r3, #12]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f022 0208 	bic.w	r2, r2, #8
 800515c:	60da      	str	r2, [r3, #12]
      break;
 800515e:	bf00      	nop
  }

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2200      	movs	r2, #0
 8005166:	6839      	ldr	r1, [r7, #0]
 8005168:	4618      	mov	r0, r3
 800516a:	f000 f8f2 	bl	8005352 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	6a1b      	ldr	r3, [r3, #32]
 8005174:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	f240 4344 	movw	r3, #1092	; 0x444
 800517c:	4013      	ands	r3, r2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d107      	bne.n	8005192 <HAL_TIMEx_PWMN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68da      	ldr	r2, [r3, #12]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005190:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	6a1a      	ldr	r2, [r3, #32]
 8005198:	f241 1311 	movw	r3, #4369	; 0x1111
 800519c:	4013      	ands	r3, r2
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10f      	bne.n	80051c2 <HAL_TIMEx_PWMN_Stop_IT+0xb2>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	6a1a      	ldr	r2, [r3, #32]
 80051a8:	f240 4344 	movw	r3, #1092	; 0x444
 80051ac:	4013      	ands	r3, r2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d107      	bne.n	80051c2 <HAL_TIMEx_PWMN_Stop_IT+0xb2>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051c0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	6a1a      	ldr	r2, [r3, #32]
 80051c8:	f241 1311 	movw	r3, #4369	; 0x1111
 80051cc:	4013      	ands	r3, r2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10f      	bne.n	80051f2 <HAL_TIMEx_PWMN_Stop_IT+0xe2>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	6a1a      	ldr	r2, [r3, #32]
 80051d8:	f240 4344 	movw	r3, #1092	; 0x444
 80051dc:	4013      	ands	r3, r2
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d107      	bne.n	80051f2 <HAL_TIMEx_PWMN_Stop_IT+0xe2>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f022 0201 	bic.w	r2, r2, #1
 80051f0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80051f2:	2300      	movs	r3, #0
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3710      	adds	r7, #16
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}

080051fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800520c:	2b01      	cmp	r3, #1
 800520e:	d101      	bne.n	8005214 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005210:	2302      	movs	r3, #2
 8005212:	e032      	b.n	800527a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2202      	movs	r2, #2
 8005220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800523a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800524c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	68ba      	ldr	r2, [r7, #8]
 8005254:	4313      	orrs	r3, r2
 8005256:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68ba      	ldr	r2, [r7, #8]
 8005266:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3714      	adds	r7, #20
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005286:	b480      	push	{r7}
 8005288:	b085      	sub	sp, #20
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
 800528e:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005290:	2300      	movs	r3, #0
 8005292:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800529a:	2b01      	cmp	r3, #1
 800529c:	d101      	bne.n	80052a2 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800529e:	2302      	movs	r3, #2
 80052a0:	e03d      	b.n	800531e <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2201      	movs	r2, #1
 80052a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4313      	orrs	r3, r2
 80052e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	69db      	ldr	r3, [r3, #28]
 8005308:	4313      	orrs	r3, r2
 800530a:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68fa      	ldr	r2, [r7, #12]
 8005312:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3714      	adds	r7, #20
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800532a:	b480      	push	{r7}
 800532c:	b083      	sub	sp, #12
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005332:	bf00      	nop
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr

0800533e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800533e:	b480      	push	{r7}
 8005340:	b083      	sub	sp, #12
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005346:	bf00      	nop
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr

08005352 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005352:	b480      	push	{r7}
 8005354:	b087      	sub	sp, #28
 8005356:	af00      	add	r7, sp, #0
 8005358:	60f8      	str	r0, [r7, #12]
 800535a:	60b9      	str	r1, [r7, #8]
 800535c:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	f003 031f 	and.w	r3, r3, #31
 8005364:	2204      	movs	r2, #4
 8005366:	fa02 f303 	lsl.w	r3, r2, r3
 800536a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6a1a      	ldr	r2, [r3, #32]
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	43db      	mvns	r3, r3
 8005374:	401a      	ands	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6a1a      	ldr	r2, [r3, #32]
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	f003 031f 	and.w	r3, r3, #31
 8005384:	6879      	ldr	r1, [r7, #4]
 8005386:	fa01 f303 	lsl.w	r3, r1, r3
 800538a:	431a      	orrs	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	621a      	str	r2, [r3, #32]
}
 8005390:	bf00      	nop
 8005392:	371c      	adds	r7, #28
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d101      	bne.n	80053ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	e03f      	b.n	800542e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d106      	bne.n	80053c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f003 fc80 	bl	8008cc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2224      	movs	r2, #36	; 0x24
 80053cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68da      	ldr	r2, [r3, #12]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 fa65 	bl	80058b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	691a      	ldr	r2, [r3, #16]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	695a      	ldr	r2, [r3, #20]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005404:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68da      	ldr	r2, [r3, #12]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005414:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2220      	movs	r2, #32
 8005420:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2220      	movs	r2, #32
 8005428:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3708      	adds	r7, #8
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
	...

08005438 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b088      	sub	sp, #32
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005458:	2300      	movs	r3, #0
 800545a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800545c:	2300      	movs	r3, #0
 800545e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	f003 030f 	and.w	r3, r3, #15
 8005466:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d10d      	bne.n	800548a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	f003 0320 	and.w	r3, r3, #32
 8005474:	2b00      	cmp	r3, #0
 8005476:	d008      	beq.n	800548a <HAL_UART_IRQHandler+0x52>
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	f003 0320 	and.w	r3, r3, #32
 800547e:	2b00      	cmp	r3, #0
 8005480:	d003      	beq.n	800548a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 f992 	bl	80057ac <UART_Receive_IT>
      return;
 8005488:	e0cc      	b.n	8005624 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	2b00      	cmp	r3, #0
 800548e:	f000 80ab 	beq.w	80055e8 <HAL_UART_IRQHandler+0x1b0>
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	f003 0301 	and.w	r3, r3, #1
 8005498:	2b00      	cmp	r3, #0
 800549a:	d105      	bne.n	80054a8 <HAL_UART_IRQHandler+0x70>
 800549c:	69bb      	ldr	r3, [r7, #24]
 800549e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f000 80a0 	beq.w	80055e8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00a      	beq.n	80054c8 <HAL_UART_IRQHandler+0x90>
 80054b2:	69bb      	ldr	r3, [r7, #24]
 80054b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d005      	beq.n	80054c8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054c0:	f043 0201 	orr.w	r2, r3, #1
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	f003 0304 	and.w	r3, r3, #4
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00a      	beq.n	80054e8 <HAL_UART_IRQHandler+0xb0>
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f003 0301 	and.w	r3, r3, #1
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d005      	beq.n	80054e8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e0:	f043 0202 	orr.w	r2, r3, #2
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00a      	beq.n	8005508 <HAL_UART_IRQHandler+0xd0>
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f003 0301 	and.w	r3, r3, #1
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d005      	beq.n	8005508 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005500:	f043 0204 	orr.w	r2, r3, #4
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	f003 0308 	and.w	r3, r3, #8
 800550e:	2b00      	cmp	r3, #0
 8005510:	d00a      	beq.n	8005528 <HAL_UART_IRQHandler+0xf0>
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	f003 0301 	and.w	r3, r3, #1
 8005518:	2b00      	cmp	r3, #0
 800551a:	d005      	beq.n	8005528 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005520:	f043 0208 	orr.w	r2, r3, #8
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800552c:	2b00      	cmp	r3, #0
 800552e:	d078      	beq.n	8005622 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	f003 0320 	and.w	r3, r3, #32
 8005536:	2b00      	cmp	r3, #0
 8005538:	d007      	beq.n	800554a <HAL_UART_IRQHandler+0x112>
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	f003 0320 	and.w	r3, r3, #32
 8005540:	2b00      	cmp	r3, #0
 8005542:	d002      	beq.n	800554a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 f931 	bl	80057ac <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	695b      	ldr	r3, [r3, #20]
 8005550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005554:	2b40      	cmp	r3, #64	; 0x40
 8005556:	bf0c      	ite	eq
 8005558:	2301      	moveq	r3, #1
 800555a:	2300      	movne	r3, #0
 800555c:	b2db      	uxtb	r3, r3
 800555e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005564:	f003 0308 	and.w	r3, r3, #8
 8005568:	2b00      	cmp	r3, #0
 800556a:	d102      	bne.n	8005572 <HAL_UART_IRQHandler+0x13a>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d031      	beq.n	80055d6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f87a 	bl	800566c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	695b      	ldr	r3, [r3, #20]
 800557e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005582:	2b40      	cmp	r3, #64	; 0x40
 8005584:	d123      	bne.n	80055ce <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	695a      	ldr	r2, [r3, #20]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005594:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800559a:	2b00      	cmp	r3, #0
 800559c:	d013      	beq.n	80055c6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055a2:	4a22      	ldr	r2, [pc, #136]	; (800562c <HAL_UART_IRQHandler+0x1f4>)
 80055a4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055aa:	4618      	mov	r0, r3
 80055ac:	f7fd f89c 	bl	80026e8 <HAL_DMA_Abort_IT>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d016      	beq.n	80055e4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80055c0:	4610      	mov	r0, r2
 80055c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055c4:	e00e      	b.n	80055e4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 f846 	bl	8005658 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055cc:	e00a      	b.n	80055e4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f842 	bl	8005658 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d4:	e006      	b.n	80055e4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 f83e 	bl	8005658 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80055e2:	e01e      	b.n	8005622 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055e4:	bf00      	nop
    return;
 80055e6:	e01c      	b.n	8005622 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d008      	beq.n	8005604 <HAL_UART_IRQHandler+0x1cc>
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d003      	beq.n	8005604 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 f867 	bl	80056d0 <UART_Transmit_IT>
    return;
 8005602:	e00f      	b.n	8005624 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005604:	69fb      	ldr	r3, [r7, #28]
 8005606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00a      	beq.n	8005624 <HAL_UART_IRQHandler+0x1ec>
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005614:	2b00      	cmp	r3, #0
 8005616:	d005      	beq.n	8005624 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 f8af 	bl	800577c <UART_EndTransmit_IT>
    return;
 800561e:	bf00      	nop
 8005620:	e000      	b.n	8005624 <HAL_UART_IRQHandler+0x1ec>
    return;
 8005622:	bf00      	nop
  }
}
 8005624:	3720      	adds	r7, #32
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	080056a9 	.word	0x080056a9

08005630 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005638:	bf00      	nop
 800563a:	370c      	adds	r7, #12
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr

08005644 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800564c:	bf00      	nop
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005660:	bf00      	nop
 8005662:	370c      	adds	r7, #12
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr

0800566c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68da      	ldr	r2, [r3, #12]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005682:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	695a      	ldr	r2, [r3, #20]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 0201 	bic.w	r2, r2, #1
 8005692:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2220      	movs	r2, #32
 8005698:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr

080056a8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2200      	movs	r2, #0
 80056c0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056c2:	68f8      	ldr	r0, [r7, #12]
 80056c4:	f7ff ffc8 	bl	8005658 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056c8:	bf00      	nop
 80056ca:	3710      	adds	r7, #16
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b085      	sub	sp, #20
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	2b21      	cmp	r3, #33	; 0x21
 80056e2:	d144      	bne.n	800576e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056ec:	d11a      	bne.n	8005724 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
 80056f2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	881b      	ldrh	r3, [r3, #0]
 80056f8:	461a      	mov	r2, r3
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005702:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	691b      	ldr	r3, [r3, #16]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d105      	bne.n	8005718 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a1b      	ldr	r3, [r3, #32]
 8005710:	1c9a      	adds	r2, r3, #2
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	621a      	str	r2, [r3, #32]
 8005716:	e00e      	b.n	8005736 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a1b      	ldr	r3, [r3, #32]
 800571c:	1c5a      	adds	r2, r3, #1
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	621a      	str	r2, [r3, #32]
 8005722:	e008      	b.n	8005736 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a1b      	ldr	r3, [r3, #32]
 8005728:	1c59      	adds	r1, r3, #1
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	6211      	str	r1, [r2, #32]
 800572e:	781a      	ldrb	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800573a:	b29b      	uxth	r3, r3
 800573c:	3b01      	subs	r3, #1
 800573e:	b29b      	uxth	r3, r3
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	4619      	mov	r1, r3
 8005744:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005746:	2b00      	cmp	r3, #0
 8005748:	d10f      	bne.n	800576a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68da      	ldr	r2, [r3, #12]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005758:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68da      	ldr	r2, [r3, #12]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005768:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800576a:	2300      	movs	r3, #0
 800576c:	e000      	b.n	8005770 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800576e:	2302      	movs	r3, #2
  }
}
 8005770:	4618      	mov	r0, r3
 8005772:	3714      	adds	r7, #20
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b082      	sub	sp, #8
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68da      	ldr	r2, [r3, #12]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005792:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2220      	movs	r2, #32
 8005798:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f7ff ff47 	bl	8005630 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3708      	adds	r7, #8
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}

080057ac <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b084      	sub	sp, #16
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	2b22      	cmp	r3, #34	; 0x22
 80057be:	d171      	bne.n	80058a4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057c8:	d123      	bne.n	8005812 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ce:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	691b      	ldr	r3, [r3, #16]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d10e      	bne.n	80057f6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	b29b      	uxth	r3, r3
 80057e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057e4:	b29a      	uxth	r2, r3
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ee:	1c9a      	adds	r2, r3, #2
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	629a      	str	r2, [r3, #40]	; 0x28
 80057f4:	e029      	b.n	800584a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	b29a      	uxth	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800580a:	1c5a      	adds	r2, r3, #1
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	629a      	str	r2, [r3, #40]	; 0x28
 8005810:	e01b      	b.n	800584a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d10a      	bne.n	8005830 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	6858      	ldr	r0, [r3, #4]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005824:	1c59      	adds	r1, r3, #1
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	6291      	str	r1, [r2, #40]	; 0x28
 800582a:	b2c2      	uxtb	r2, r0
 800582c:	701a      	strb	r2, [r3, #0]
 800582e:	e00c      	b.n	800584a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	b2da      	uxtb	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800583c:	1c58      	adds	r0, r3, #1
 800583e:	6879      	ldr	r1, [r7, #4]
 8005840:	6288      	str	r0, [r1, #40]	; 0x28
 8005842:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005846:	b2d2      	uxtb	r2, r2
 8005848:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800584e:	b29b      	uxth	r3, r3
 8005850:	3b01      	subs	r3, #1
 8005852:	b29b      	uxth	r3, r3
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	4619      	mov	r1, r3
 8005858:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800585a:	2b00      	cmp	r3, #0
 800585c:	d120      	bne.n	80058a0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	68da      	ldr	r2, [r3, #12]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f022 0220 	bic.w	r2, r2, #32
 800586c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68da      	ldr	r2, [r3, #12]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800587c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	695a      	ldr	r2, [r3, #20]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f022 0201 	bic.w	r2, r2, #1
 800588c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2220      	movs	r2, #32
 8005892:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7ff fed4 	bl	8005644 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800589c:	2300      	movs	r3, #0
 800589e:	e002      	b.n	80058a6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80058a0:	2300      	movs	r3, #0
 80058a2:	e000      	b.n	80058a6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80058a4:	2302      	movs	r3, #2
  }
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
	...

080058b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058b0:	b5b0      	push	{r4, r5, r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68da      	ldr	r2, [r3, #12]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	430a      	orrs	r2, r1
 80058cc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	689a      	ldr	r2, [r3, #8]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	431a      	orrs	r2, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	431a      	orrs	r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	69db      	ldr	r3, [r3, #28]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80058f0:	f023 030c 	bic.w	r3, r3, #12
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	6812      	ldr	r2, [r2, #0]
 80058f8:	68f9      	ldr	r1, [r7, #12]
 80058fa:	430b      	orrs	r3, r1
 80058fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	695b      	ldr	r3, [r3, #20]
 8005904:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	699a      	ldr	r2, [r3, #24]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	430a      	orrs	r2, r1
 8005912:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	69db      	ldr	r3, [r3, #28]
 8005918:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800591c:	f040 80e4 	bne.w	8005ae8 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4aab      	ldr	r2, [pc, #684]	; (8005bd4 <UART_SetConfig+0x324>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d004      	beq.n	8005934 <UART_SetConfig+0x84>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4aaa      	ldr	r2, [pc, #680]	; (8005bd8 <UART_SetConfig+0x328>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d16c      	bne.n	8005a0e <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005934:	f7fd fc42 	bl	80031bc <HAL_RCC_GetPCLK2Freq>
 8005938:	4602      	mov	r2, r0
 800593a:	4613      	mov	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	4413      	add	r3, r2
 8005940:	009a      	lsls	r2, r3, #2
 8005942:	441a      	add	r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	005b      	lsls	r3, r3, #1
 800594a:	fbb2 f3f3 	udiv	r3, r2, r3
 800594e:	4aa3      	ldr	r2, [pc, #652]	; (8005bdc <UART_SetConfig+0x32c>)
 8005950:	fba2 2303 	umull	r2, r3, r2, r3
 8005954:	095b      	lsrs	r3, r3, #5
 8005956:	011c      	lsls	r4, r3, #4
 8005958:	f7fd fc30 	bl	80031bc <HAL_RCC_GetPCLK2Freq>
 800595c:	4602      	mov	r2, r0
 800595e:	4613      	mov	r3, r2
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	4413      	add	r3, r2
 8005964:	009a      	lsls	r2, r3, #2
 8005966:	441a      	add	r2, r3
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	fbb2 f5f3 	udiv	r5, r2, r3
 8005972:	f7fd fc23 	bl	80031bc <HAL_RCC_GetPCLK2Freq>
 8005976:	4602      	mov	r2, r0
 8005978:	4613      	mov	r3, r2
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	4413      	add	r3, r2
 800597e:	009a      	lsls	r2, r3, #2
 8005980:	441a      	add	r2, r3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	005b      	lsls	r3, r3, #1
 8005988:	fbb2 f3f3 	udiv	r3, r2, r3
 800598c:	4a93      	ldr	r2, [pc, #588]	; (8005bdc <UART_SetConfig+0x32c>)
 800598e:	fba2 2303 	umull	r2, r3, r2, r3
 8005992:	095b      	lsrs	r3, r3, #5
 8005994:	2264      	movs	r2, #100	; 0x64
 8005996:	fb02 f303 	mul.w	r3, r2, r3
 800599a:	1aeb      	subs	r3, r5, r3
 800599c:	00db      	lsls	r3, r3, #3
 800599e:	3332      	adds	r3, #50	; 0x32
 80059a0:	4a8e      	ldr	r2, [pc, #568]	; (8005bdc <UART_SetConfig+0x32c>)
 80059a2:	fba2 2303 	umull	r2, r3, r2, r3
 80059a6:	095b      	lsrs	r3, r3, #5
 80059a8:	005b      	lsls	r3, r3, #1
 80059aa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80059ae:	441c      	add	r4, r3
 80059b0:	f7fd fc04 	bl	80031bc <HAL_RCC_GetPCLK2Freq>
 80059b4:	4602      	mov	r2, r0
 80059b6:	4613      	mov	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	009a      	lsls	r2, r3, #2
 80059be:	441a      	add	r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	005b      	lsls	r3, r3, #1
 80059c6:	fbb2 f5f3 	udiv	r5, r2, r3
 80059ca:	f7fd fbf7 	bl	80031bc <HAL_RCC_GetPCLK2Freq>
 80059ce:	4602      	mov	r2, r0
 80059d0:	4613      	mov	r3, r2
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	4413      	add	r3, r2
 80059d6:	009a      	lsls	r2, r3, #2
 80059d8:	441a      	add	r2, r3
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	005b      	lsls	r3, r3, #1
 80059e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80059e4:	4a7d      	ldr	r2, [pc, #500]	; (8005bdc <UART_SetConfig+0x32c>)
 80059e6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ea:	095b      	lsrs	r3, r3, #5
 80059ec:	2264      	movs	r2, #100	; 0x64
 80059ee:	fb02 f303 	mul.w	r3, r2, r3
 80059f2:	1aeb      	subs	r3, r5, r3
 80059f4:	00db      	lsls	r3, r3, #3
 80059f6:	3332      	adds	r3, #50	; 0x32
 80059f8:	4a78      	ldr	r2, [pc, #480]	; (8005bdc <UART_SetConfig+0x32c>)
 80059fa:	fba2 2303 	umull	r2, r3, r2, r3
 80059fe:	095b      	lsrs	r3, r3, #5
 8005a00:	f003 0207 	and.w	r2, r3, #7
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4422      	add	r2, r4
 8005a0a:	609a      	str	r2, [r3, #8]
 8005a0c:	e154      	b.n	8005cb8 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005a0e:	f7fd fbc1 	bl	8003194 <HAL_RCC_GetPCLK1Freq>
 8005a12:	4602      	mov	r2, r0
 8005a14:	4613      	mov	r3, r2
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	4413      	add	r3, r2
 8005a1a:	009a      	lsls	r2, r3, #2
 8005a1c:	441a      	add	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	005b      	lsls	r3, r3, #1
 8005a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a28:	4a6c      	ldr	r2, [pc, #432]	; (8005bdc <UART_SetConfig+0x32c>)
 8005a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a2e:	095b      	lsrs	r3, r3, #5
 8005a30:	011c      	lsls	r4, r3, #4
 8005a32:	f7fd fbaf 	bl	8003194 <HAL_RCC_GetPCLK1Freq>
 8005a36:	4602      	mov	r2, r0
 8005a38:	4613      	mov	r3, r2
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	4413      	add	r3, r2
 8005a3e:	009a      	lsls	r2, r3, #2
 8005a40:	441a      	add	r2, r3
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	005b      	lsls	r3, r3, #1
 8005a48:	fbb2 f5f3 	udiv	r5, r2, r3
 8005a4c:	f7fd fba2 	bl	8003194 <HAL_RCC_GetPCLK1Freq>
 8005a50:	4602      	mov	r2, r0
 8005a52:	4613      	mov	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	4413      	add	r3, r2
 8005a58:	009a      	lsls	r2, r3, #2
 8005a5a:	441a      	add	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	005b      	lsls	r3, r3, #1
 8005a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a66:	4a5d      	ldr	r2, [pc, #372]	; (8005bdc <UART_SetConfig+0x32c>)
 8005a68:	fba2 2303 	umull	r2, r3, r2, r3
 8005a6c:	095b      	lsrs	r3, r3, #5
 8005a6e:	2264      	movs	r2, #100	; 0x64
 8005a70:	fb02 f303 	mul.w	r3, r2, r3
 8005a74:	1aeb      	subs	r3, r5, r3
 8005a76:	00db      	lsls	r3, r3, #3
 8005a78:	3332      	adds	r3, #50	; 0x32
 8005a7a:	4a58      	ldr	r2, [pc, #352]	; (8005bdc <UART_SetConfig+0x32c>)
 8005a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a80:	095b      	lsrs	r3, r3, #5
 8005a82:	005b      	lsls	r3, r3, #1
 8005a84:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a88:	441c      	add	r4, r3
 8005a8a:	f7fd fb83 	bl	8003194 <HAL_RCC_GetPCLK1Freq>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	4613      	mov	r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4413      	add	r3, r2
 8005a96:	009a      	lsls	r2, r3, #2
 8005a98:	441a      	add	r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	005b      	lsls	r3, r3, #1
 8005aa0:	fbb2 f5f3 	udiv	r5, r2, r3
 8005aa4:	f7fd fb76 	bl	8003194 <HAL_RCC_GetPCLK1Freq>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	4613      	mov	r3, r2
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	4413      	add	r3, r2
 8005ab0:	009a      	lsls	r2, r3, #2
 8005ab2:	441a      	add	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	005b      	lsls	r3, r3, #1
 8005aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8005abe:	4a47      	ldr	r2, [pc, #284]	; (8005bdc <UART_SetConfig+0x32c>)
 8005ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ac4:	095b      	lsrs	r3, r3, #5
 8005ac6:	2264      	movs	r2, #100	; 0x64
 8005ac8:	fb02 f303 	mul.w	r3, r2, r3
 8005acc:	1aeb      	subs	r3, r5, r3
 8005ace:	00db      	lsls	r3, r3, #3
 8005ad0:	3332      	adds	r3, #50	; 0x32
 8005ad2:	4a42      	ldr	r2, [pc, #264]	; (8005bdc <UART_SetConfig+0x32c>)
 8005ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad8:	095b      	lsrs	r3, r3, #5
 8005ada:	f003 0207 	and.w	r2, r3, #7
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4422      	add	r2, r4
 8005ae4:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8005ae6:	e0e7      	b.n	8005cb8 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a39      	ldr	r2, [pc, #228]	; (8005bd4 <UART_SetConfig+0x324>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d004      	beq.n	8005afc <UART_SetConfig+0x24c>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a38      	ldr	r2, [pc, #224]	; (8005bd8 <UART_SetConfig+0x328>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d171      	bne.n	8005be0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005afc:	f7fd fb5e 	bl	80031bc <HAL_RCC_GetPCLK2Freq>
 8005b00:	4602      	mov	r2, r0
 8005b02:	4613      	mov	r3, r2
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	4413      	add	r3, r2
 8005b08:	009a      	lsls	r2, r3, #2
 8005b0a:	441a      	add	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b16:	4a31      	ldr	r2, [pc, #196]	; (8005bdc <UART_SetConfig+0x32c>)
 8005b18:	fba2 2303 	umull	r2, r3, r2, r3
 8005b1c:	095b      	lsrs	r3, r3, #5
 8005b1e:	011c      	lsls	r4, r3, #4
 8005b20:	f7fd fb4c 	bl	80031bc <HAL_RCC_GetPCLK2Freq>
 8005b24:	4602      	mov	r2, r0
 8005b26:	4613      	mov	r3, r2
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	4413      	add	r3, r2
 8005b2c:	009a      	lsls	r2, r3, #2
 8005b2e:	441a      	add	r2, r3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	fbb2 f5f3 	udiv	r5, r2, r3
 8005b3a:	f7fd fb3f 	bl	80031bc <HAL_RCC_GetPCLK2Freq>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	4613      	mov	r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	4413      	add	r3, r2
 8005b46:	009a      	lsls	r2, r3, #2
 8005b48:	441a      	add	r2, r3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b54:	4a21      	ldr	r2, [pc, #132]	; (8005bdc <UART_SetConfig+0x32c>)
 8005b56:	fba2 2303 	umull	r2, r3, r2, r3
 8005b5a:	095b      	lsrs	r3, r3, #5
 8005b5c:	2264      	movs	r2, #100	; 0x64
 8005b5e:	fb02 f303 	mul.w	r3, r2, r3
 8005b62:	1aeb      	subs	r3, r5, r3
 8005b64:	011b      	lsls	r3, r3, #4
 8005b66:	3332      	adds	r3, #50	; 0x32
 8005b68:	4a1c      	ldr	r2, [pc, #112]	; (8005bdc <UART_SetConfig+0x32c>)
 8005b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b6e:	095b      	lsrs	r3, r3, #5
 8005b70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b74:	441c      	add	r4, r3
 8005b76:	f7fd fb21 	bl	80031bc <HAL_RCC_GetPCLK2Freq>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4413      	add	r3, r2
 8005b82:	009a      	lsls	r2, r3, #2
 8005b84:	441a      	add	r2, r3
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	fbb2 f5f3 	udiv	r5, r2, r3
 8005b90:	f7fd fb14 	bl	80031bc <HAL_RCC_GetPCLK2Freq>
 8005b94:	4602      	mov	r2, r0
 8005b96:	4613      	mov	r3, r2
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	4413      	add	r3, r2
 8005b9c:	009a      	lsls	r2, r3, #2
 8005b9e:	441a      	add	r2, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005baa:	4a0c      	ldr	r2, [pc, #48]	; (8005bdc <UART_SetConfig+0x32c>)
 8005bac:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb0:	095b      	lsrs	r3, r3, #5
 8005bb2:	2264      	movs	r2, #100	; 0x64
 8005bb4:	fb02 f303 	mul.w	r3, r2, r3
 8005bb8:	1aeb      	subs	r3, r5, r3
 8005bba:	011b      	lsls	r3, r3, #4
 8005bbc:	3332      	adds	r3, #50	; 0x32
 8005bbe:	4a07      	ldr	r2, [pc, #28]	; (8005bdc <UART_SetConfig+0x32c>)
 8005bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc4:	095b      	lsrs	r3, r3, #5
 8005bc6:	f003 020f 	and.w	r2, r3, #15
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4422      	add	r2, r4
 8005bd0:	609a      	str	r2, [r3, #8]
 8005bd2:	e071      	b.n	8005cb8 <UART_SetConfig+0x408>
 8005bd4:	40011000 	.word	0x40011000
 8005bd8:	40011400 	.word	0x40011400
 8005bdc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005be0:	f7fd fad8 	bl	8003194 <HAL_RCC_GetPCLK1Freq>
 8005be4:	4602      	mov	r2, r0
 8005be6:	4613      	mov	r3, r2
 8005be8:	009b      	lsls	r3, r3, #2
 8005bea:	4413      	add	r3, r2
 8005bec:	009a      	lsls	r2, r3, #2
 8005bee:	441a      	add	r2, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bfa:	4a31      	ldr	r2, [pc, #196]	; (8005cc0 <UART_SetConfig+0x410>)
 8005bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8005c00:	095b      	lsrs	r3, r3, #5
 8005c02:	011c      	lsls	r4, r3, #4
 8005c04:	f7fd fac6 	bl	8003194 <HAL_RCC_GetPCLK1Freq>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	4413      	add	r3, r2
 8005c10:	009a      	lsls	r2, r3, #2
 8005c12:	441a      	add	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	fbb2 f5f3 	udiv	r5, r2, r3
 8005c1e:	f7fd fab9 	bl	8003194 <HAL_RCC_GetPCLK1Freq>
 8005c22:	4602      	mov	r2, r0
 8005c24:	4613      	mov	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4413      	add	r3, r2
 8005c2a:	009a      	lsls	r2, r3, #2
 8005c2c:	441a      	add	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c38:	4a21      	ldr	r2, [pc, #132]	; (8005cc0 <UART_SetConfig+0x410>)
 8005c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c3e:	095b      	lsrs	r3, r3, #5
 8005c40:	2264      	movs	r2, #100	; 0x64
 8005c42:	fb02 f303 	mul.w	r3, r2, r3
 8005c46:	1aeb      	subs	r3, r5, r3
 8005c48:	011b      	lsls	r3, r3, #4
 8005c4a:	3332      	adds	r3, #50	; 0x32
 8005c4c:	4a1c      	ldr	r2, [pc, #112]	; (8005cc0 <UART_SetConfig+0x410>)
 8005c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c52:	095b      	lsrs	r3, r3, #5
 8005c54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c58:	441c      	add	r4, r3
 8005c5a:	f7fd fa9b 	bl	8003194 <HAL_RCC_GetPCLK1Freq>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	4613      	mov	r3, r2
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	4413      	add	r3, r2
 8005c66:	009a      	lsls	r2, r3, #2
 8005c68:	441a      	add	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	fbb2 f5f3 	udiv	r5, r2, r3
 8005c74:	f7fd fa8e 	bl	8003194 <HAL_RCC_GetPCLK1Freq>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	4413      	add	r3, r2
 8005c80:	009a      	lsls	r2, r3, #2
 8005c82:	441a      	add	r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c8e:	4a0c      	ldr	r2, [pc, #48]	; (8005cc0 <UART_SetConfig+0x410>)
 8005c90:	fba2 2303 	umull	r2, r3, r2, r3
 8005c94:	095b      	lsrs	r3, r3, #5
 8005c96:	2264      	movs	r2, #100	; 0x64
 8005c98:	fb02 f303 	mul.w	r3, r2, r3
 8005c9c:	1aeb      	subs	r3, r5, r3
 8005c9e:	011b      	lsls	r3, r3, #4
 8005ca0:	3332      	adds	r3, #50	; 0x32
 8005ca2:	4a07      	ldr	r2, [pc, #28]	; (8005cc0 <UART_SetConfig+0x410>)
 8005ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca8:	095b      	lsrs	r3, r3, #5
 8005caa:	f003 020f 	and.w	r2, r3, #15
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4422      	add	r2, r4
 8005cb4:	609a      	str	r2, [r3, #8]
}
 8005cb6:	e7ff      	b.n	8005cb8 <UART_SetConfig+0x408>
 8005cb8:	bf00      	nop
 8005cba:	3710      	adds	r7, #16
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bdb0      	pop	{r4, r5, r7, pc}
 8005cc0:	51eb851f 	.word	0x51eb851f
 8005cc4:	00000000 	.word	0x00000000

08005cc8 <currentControl>:




inline void currentControl(void)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	af00      	add	r7, sp, #0



	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_SET);
 8005ccc:	2201      	movs	r2, #1
 8005cce:	2140      	movs	r1, #64	; 0x40
 8005cd0:	48b1      	ldr	r0, [pc, #708]	; (8005f98 <currentControl+0x2d0>)
 8005cd2:	f7fd f93d 	bl	8002f50 <HAL_GPIO_WritePin>

	refreshEncoder();
 8005cd6:	f002 fb33 	bl	8008340 <refreshEncoder>
		sin_theta_re = sin_table2[(int)(forced_theta_re * 1591.54943f)];
	}
#endif


	get_current_dq(&Id, &Iq, sector_SVM, cos_theta_re, sin_theta_re);
 8005cda:	4bb0      	ldr	r3, [pc, #704]	; (8005f9c <currentControl+0x2d4>)
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	4bb0      	ldr	r3, [pc, #704]	; (8005fa0 <currentControl+0x2d8>)
 8005ce0:	edd3 7a00 	vldr	s15, [r3]
 8005ce4:	4baf      	ldr	r3, [pc, #700]	; (8005fa4 <currentControl+0x2dc>)
 8005ce6:	ed93 7a00 	vldr	s14, [r3]
 8005cea:	eef0 0a47 	vmov.f32	s1, s14
 8005cee:	eeb0 0a67 	vmov.f32	s0, s15
 8005cf2:	49ad      	ldr	r1, [pc, #692]	; (8005fa8 <currentControl+0x2e0>)
 8005cf4:	48ad      	ldr	r0, [pc, #692]	; (8005fac <currentControl+0x2e4>)
 8005cf6:	f000 fe13 	bl	8006920 <get_current_dq>


	if(theta_re < M_PI)
 8005cfa:	4bad      	ldr	r3, [pc, #692]	; (8005fb0 <currentControl+0x2e8>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7fa fbe6 	bl	80004d0 <__aeabi_f2d>
 8005d04:	a3a2      	add	r3, pc, #648	; (adr r3, 8005f90 <currentControl+0x2c8>)
 8005d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d0a:	f7fa feab 	bl	8000a64 <__aeabi_dcmplt>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d005      	beq.n	8005d20 <currentControl+0x58>
		HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_RESET);
 8005d14:	2200      	movs	r2, #0
 8005d16:	2140      	movs	r1, #64	; 0x40
 8005d18:	48a6      	ldr	r0, [pc, #664]	; (8005fb4 <currentControl+0x2ec>)
 8005d1a:	f7fd f919 	bl	8002f50 <HAL_GPIO_WritePin>
 8005d1e:	e004      	b.n	8005d2a <currentControl+0x62>
	else
		HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_SET);
 8005d20:	2201      	movs	r2, #1
 8005d22:	2140      	movs	r1, #64	; 0x40
 8005d24:	48a3      	ldr	r0, [pc, #652]	; (8005fb4 <currentControl+0x2ec>)
 8005d26:	f7fd f913 	bl	8002f50 <HAL_GPIO_WritePin>

	/********** ACR (Auto Current Regulator) **********/

#if _ACR_ENABLE_

	if(Id_ref < -Id_limit)		_Id_ref = -Id_limit;
 8005d2a:	4ba3      	ldr	r3, [pc, #652]	; (8005fb8 <currentControl+0x2f0>)
 8005d2c:	edd3 7a00 	vldr	s15, [r3]
 8005d30:	eeb1 7a67 	vneg.f32	s14, s15
 8005d34:	4ba1      	ldr	r3, [pc, #644]	; (8005fbc <currentControl+0x2f4>)
 8005d36:	edd3 7a00 	vldr	s15, [r3]
 8005d3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d42:	dd08      	ble.n	8005d56 <currentControl+0x8e>
 8005d44:	4b9c      	ldr	r3, [pc, #624]	; (8005fb8 <currentControl+0x2f0>)
 8005d46:	edd3 7a00 	vldr	s15, [r3]
 8005d4a:	eef1 7a67 	vneg.f32	s15, s15
 8005d4e:	4b9c      	ldr	r3, [pc, #624]	; (8005fc0 <currentControl+0x2f8>)
 8005d50:	edc3 7a00 	vstr	s15, [r3]
 8005d54:	e013      	b.n	8005d7e <currentControl+0xb6>
	else if(Id_ref > Id_limit)	_Id_ref = Id_limit;
 8005d56:	4b99      	ldr	r3, [pc, #612]	; (8005fbc <currentControl+0x2f4>)
 8005d58:	ed93 7a00 	vldr	s14, [r3]
 8005d5c:	4b96      	ldr	r3, [pc, #600]	; (8005fb8 <currentControl+0x2f0>)
 8005d5e:	edd3 7a00 	vldr	s15, [r3]
 8005d62:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d6a:	dd04      	ble.n	8005d76 <currentControl+0xae>
 8005d6c:	4b92      	ldr	r3, [pc, #584]	; (8005fb8 <currentControl+0x2f0>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a93      	ldr	r2, [pc, #588]	; (8005fc0 <currentControl+0x2f8>)
 8005d72:	6013      	str	r3, [r2, #0]
 8005d74:	e003      	b.n	8005d7e <currentControl+0xb6>
	else						_Id_ref = Id_ref;
 8005d76:	4b91      	ldr	r3, [pc, #580]	; (8005fbc <currentControl+0x2f4>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a91      	ldr	r2, [pc, #580]	; (8005fc0 <currentControl+0x2f8>)
 8005d7c:	6013      	str	r3, [r2, #0]

	if(Iq_ref < -Iq_limit)		_Iq_ref = -Iq_limit;
 8005d7e:	4b91      	ldr	r3, [pc, #580]	; (8005fc4 <currentControl+0x2fc>)
 8005d80:	edd3 7a00 	vldr	s15, [r3]
 8005d84:	eeb1 7a67 	vneg.f32	s14, s15
 8005d88:	4b8f      	ldr	r3, [pc, #572]	; (8005fc8 <currentControl+0x300>)
 8005d8a:	edd3 7a00 	vldr	s15, [r3]
 8005d8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d96:	dd08      	ble.n	8005daa <currentControl+0xe2>
 8005d98:	4b8a      	ldr	r3, [pc, #552]	; (8005fc4 <currentControl+0x2fc>)
 8005d9a:	edd3 7a00 	vldr	s15, [r3]
 8005d9e:	eef1 7a67 	vneg.f32	s15, s15
 8005da2:	4b8a      	ldr	r3, [pc, #552]	; (8005fcc <currentControl+0x304>)
 8005da4:	edc3 7a00 	vstr	s15, [r3]
 8005da8:	e013      	b.n	8005dd2 <currentControl+0x10a>
	else if(Iq_ref > Iq_limit)	_Iq_ref = Iq_limit;
 8005daa:	4b87      	ldr	r3, [pc, #540]	; (8005fc8 <currentControl+0x300>)
 8005dac:	ed93 7a00 	vldr	s14, [r3]
 8005db0:	4b84      	ldr	r3, [pc, #528]	; (8005fc4 <currentControl+0x2fc>)
 8005db2:	edd3 7a00 	vldr	s15, [r3]
 8005db6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dbe:	dd04      	ble.n	8005dca <currentControl+0x102>
 8005dc0:	4b80      	ldr	r3, [pc, #512]	; (8005fc4 <currentControl+0x2fc>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a81      	ldr	r2, [pc, #516]	; (8005fcc <currentControl+0x304>)
 8005dc6:	6013      	str	r3, [r2, #0]
 8005dc8:	e003      	b.n	8005dd2 <currentControl+0x10a>
	else						_Iq_ref = Iq_ref;
 8005dca:	4b7f      	ldr	r3, [pc, #508]	; (8005fc8 <currentControl+0x300>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a7f      	ldr	r2, [pc, #508]	; (8005fcc <currentControl+0x304>)
 8005dd0:	6013      	str	r3, [r2, #0]
		Iq_error = forced_I_delta_ref - Iq;
	}
	else
	{
#endif
		Id_error = _Id_ref - Id;
 8005dd2:	4b7b      	ldr	r3, [pc, #492]	; (8005fc0 <currentControl+0x2f8>)
 8005dd4:	ed93 7a00 	vldr	s14, [r3]
 8005dd8:	4b74      	ldr	r3, [pc, #464]	; (8005fac <currentControl+0x2e4>)
 8005dda:	edd3 7a00 	vldr	s15, [r3]
 8005dde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005de2:	4b7b      	ldr	r3, [pc, #492]	; (8005fd0 <currentControl+0x308>)
 8005de4:	edc3 7a00 	vstr	s15, [r3]
		Iq_error = _Iq_ref - Iq;
 8005de8:	4b78      	ldr	r3, [pc, #480]	; (8005fcc <currentControl+0x304>)
 8005dea:	ed93 7a00 	vldr	s14, [r3]
 8005dee:	4b6e      	ldr	r3, [pc, #440]	; (8005fa8 <currentControl+0x2e0>)
 8005df0:	edd3 7a00 	vldr	s15, [r3]
 8005df4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005df8:	4b76      	ldr	r3, [pc, #472]	; (8005fd4 <currentControl+0x30c>)
 8005dfa:	edc3 7a00 	vstr	s15, [r3]
	}
#endif


	// integral
	Id_error_integ_temp1 = Id_error + Id_error_integ_temp2;
 8005dfe:	4b74      	ldr	r3, [pc, #464]	; (8005fd0 <currentControl+0x308>)
 8005e00:	ed93 7a00 	vldr	s14, [r3]
 8005e04:	4b74      	ldr	r3, [pc, #464]	; (8005fd8 <currentControl+0x310>)
 8005e06:	edd3 7a00 	vldr	s15, [r3]
 8005e0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e0e:	4b73      	ldr	r3, [pc, #460]	; (8005fdc <currentControl+0x314>)
 8005e10:	edc3 7a00 	vstr	s15, [r3]
	if(Id_error_integ_temp1 < -1000000.0) Id_error_integ_temp1 = -1000000.0;
 8005e14:	4b71      	ldr	r3, [pc, #452]	; (8005fdc <currentControl+0x314>)
 8005e16:	edd3 7a00 	vldr	s15, [r3]
 8005e1a:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8005fe0 <currentControl+0x318>
 8005e1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e26:	d503      	bpl.n	8005e30 <currentControl+0x168>
 8005e28:	4b6c      	ldr	r3, [pc, #432]	; (8005fdc <currentControl+0x314>)
 8005e2a:	4a6e      	ldr	r2, [pc, #440]	; (8005fe4 <currentControl+0x31c>)
 8005e2c:	601a      	str	r2, [r3, #0]
 8005e2e:	e00c      	b.n	8005e4a <currentControl+0x182>
	else if(Id_error_integ_temp1 > 1000000.0) Id_error_integ_temp1 = 1000000.0;
 8005e30:	4b6a      	ldr	r3, [pc, #424]	; (8005fdc <currentControl+0x314>)
 8005e32:	edd3 7a00 	vldr	s15, [r3]
 8005e36:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8005fe8 <currentControl+0x320>
 8005e3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e42:	dd02      	ble.n	8005e4a <currentControl+0x182>
 8005e44:	4b65      	ldr	r3, [pc, #404]	; (8005fdc <currentControl+0x314>)
 8005e46:	4a69      	ldr	r2, [pc, #420]	; (8005fec <currentControl+0x324>)
 8005e48:	601a      	str	r2, [r3, #0]
	Id_error_integ = ACR_cycleTime * 0.5f * (Id_error_integ_temp1 + Id_error_integ_temp2);
 8005e4a:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8005ff0 <currentControl+0x328>
 8005e4e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8005e52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e56:	4b61      	ldr	r3, [pc, #388]	; (8005fdc <currentControl+0x314>)
 8005e58:	edd3 6a00 	vldr	s13, [r3]
 8005e5c:	4b5e      	ldr	r3, [pc, #376]	; (8005fd8 <currentControl+0x310>)
 8005e5e:	edd3 7a00 	vldr	s15, [r3]
 8005e62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e6a:	4b62      	ldr	r3, [pc, #392]	; (8005ff4 <currentControl+0x32c>)
 8005e6c:	edc3 7a00 	vstr	s15, [r3]
	Id_error_integ_temp2 = Id_error_integ_temp1;
 8005e70:	4b5a      	ldr	r3, [pc, #360]	; (8005fdc <currentControl+0x314>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a58      	ldr	r2, [pc, #352]	; (8005fd8 <currentControl+0x310>)
 8005e76:	6013      	str	r3, [r2, #0]

	Iq_error_integ_temp1 = Iq_error + Iq_error_integ_temp2;
 8005e78:	4b56      	ldr	r3, [pc, #344]	; (8005fd4 <currentControl+0x30c>)
 8005e7a:	ed93 7a00 	vldr	s14, [r3]
 8005e7e:	4b5e      	ldr	r3, [pc, #376]	; (8005ff8 <currentControl+0x330>)
 8005e80:	edd3 7a00 	vldr	s15, [r3]
 8005e84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e88:	4b5c      	ldr	r3, [pc, #368]	; (8005ffc <currentControl+0x334>)
 8005e8a:	edc3 7a00 	vstr	s15, [r3]
	if(Iq_error_integ_temp1 < -1000000.0) Iq_error_integ_temp1 = -1000000.0;
 8005e8e:	4b5b      	ldr	r3, [pc, #364]	; (8005ffc <currentControl+0x334>)
 8005e90:	edd3 7a00 	vldr	s15, [r3]
 8005e94:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8005fe0 <currentControl+0x318>
 8005e98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ea0:	d503      	bpl.n	8005eaa <currentControl+0x1e2>
 8005ea2:	4b56      	ldr	r3, [pc, #344]	; (8005ffc <currentControl+0x334>)
 8005ea4:	4a4f      	ldr	r2, [pc, #316]	; (8005fe4 <currentControl+0x31c>)
 8005ea6:	601a      	str	r2, [r3, #0]
 8005ea8:	e00c      	b.n	8005ec4 <currentControl+0x1fc>
	else if(Iq_error_integ_temp1 > 1000000.0) Iq_error_integ_temp1 = 1000000.0;
 8005eaa:	4b54      	ldr	r3, [pc, #336]	; (8005ffc <currentControl+0x334>)
 8005eac:	edd3 7a00 	vldr	s15, [r3]
 8005eb0:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8005fe8 <currentControl+0x320>
 8005eb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ebc:	dd02      	ble.n	8005ec4 <currentControl+0x1fc>
 8005ebe:	4b4f      	ldr	r3, [pc, #316]	; (8005ffc <currentControl+0x334>)
 8005ec0:	4a4a      	ldr	r2, [pc, #296]	; (8005fec <currentControl+0x324>)
 8005ec2:	601a      	str	r2, [r3, #0]
	Iq_error_integ = ACR_cycleTime * 0.5f * (Iq_error_integ_temp1 + Iq_error_integ_temp2);
 8005ec4:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8005ff0 <currentControl+0x328>
 8005ec8:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8005ecc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ed0:	4b4a      	ldr	r3, [pc, #296]	; (8005ffc <currentControl+0x334>)
 8005ed2:	edd3 6a00 	vldr	s13, [r3]
 8005ed6:	4b48      	ldr	r3, [pc, #288]	; (8005ff8 <currentControl+0x330>)
 8005ed8:	edd3 7a00 	vldr	s15, [r3]
 8005edc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ee4:	4b46      	ldr	r3, [pc, #280]	; (8006000 <currentControl+0x338>)
 8005ee6:	edc3 7a00 	vstr	s15, [r3]
	Iq_error_integ_temp2 = Iq_error_integ_temp1;
 8005eea:	4b44      	ldr	r3, [pc, #272]	; (8005ffc <currentControl+0x334>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a42      	ldr	r2, [pc, #264]	; (8005ff8 <currentControl+0x330>)
 8005ef0:	6013      	str	r3, [r2, #0]


	Vd_ref = Kp_ACR * Id_error + Ki_ACR * Id_error_integ;
 8005ef2:	4b44      	ldr	r3, [pc, #272]	; (8006004 <currentControl+0x33c>)
 8005ef4:	ed93 7a00 	vldr	s14, [r3]
 8005ef8:	4b35      	ldr	r3, [pc, #212]	; (8005fd0 <currentControl+0x308>)
 8005efa:	edd3 7a00 	vldr	s15, [r3]
 8005efe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f02:	4b41      	ldr	r3, [pc, #260]	; (8006008 <currentControl+0x340>)
 8005f04:	edd3 6a00 	vldr	s13, [r3]
 8005f08:	4b3a      	ldr	r3, [pc, #232]	; (8005ff4 <currentControl+0x32c>)
 8005f0a:	edd3 7a00 	vldr	s15, [r3]
 8005f0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f16:	4b3d      	ldr	r3, [pc, #244]	; (800600c <currentControl+0x344>)
 8005f18:	edc3 7a00 	vstr	s15, [r3]
	Vq_ref = Kp_ACR * Iq_error + Ki_ACR * Iq_error_integ;
 8005f1c:	4b39      	ldr	r3, [pc, #228]	; (8006004 <currentControl+0x33c>)
 8005f1e:	ed93 7a00 	vldr	s14, [r3]
 8005f22:	4b2c      	ldr	r3, [pc, #176]	; (8005fd4 <currentControl+0x30c>)
 8005f24:	edd3 7a00 	vldr	s15, [r3]
 8005f28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f2c:	4b36      	ldr	r3, [pc, #216]	; (8006008 <currentControl+0x340>)
 8005f2e:	edd3 6a00 	vldr	s13, [r3]
 8005f32:	4b33      	ldr	r3, [pc, #204]	; (8006000 <currentControl+0x338>)
 8005f34:	edd3 7a00 	vldr	s15, [r3]
 8005f38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f40:	4b33      	ldr	r3, [pc, #204]	; (8006010 <currentControl+0x348>)
 8005f42:	edc3 7a00 	vstr	s15, [r3]
#endif

	/********* end of ACR **********/


	if(HAL_GPIO_ReadPin(BR_FLT_GPIO_Port, BR_FLT_Pin) == GPIO_PIN_RESET)
 8005f46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005f4a:	481a      	ldr	r0, [pc, #104]	; (8005fb4 <currentControl+0x2ec>)
 8005f4c:	f7fc ffe8 	bl	8002f20 <HAL_GPIO_ReadPin>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d101      	bne.n	8005f5a <currentControl+0x292>
	{
		HAL_NVIC_SystemReset();
 8005f56:	f7fc faa8 	bl	80024aa <HAL_NVIC_SystemReset>
	}


	setSVM_dq();
 8005f5a:	f001 fcb1 	bl	80078c0 <setSVM_dq>

#endif



	requestEncoder();
 8005f5e:	f002 f9d1 	bl	8008304 <requestEncoder>


	// Auto Speed Regulator launching
	ASR_prescalerCount += 1;
 8005f62:	4b2c      	ldr	r3, [pc, #176]	; (8006014 <currentControl+0x34c>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	3301      	adds	r3, #1
 8005f68:	4a2a      	ldr	r2, [pc, #168]	; (8006014 <currentControl+0x34c>)
 8005f6a:	6013      	str	r3, [r2, #0]
	if(ASR_prescalerCount >= ASR_prescale)
 8005f6c:	4b29      	ldr	r3, [pc, #164]	; (8006014 <currentControl+0x34c>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2b09      	cmp	r3, #9
 8005f72:	dd05      	ble.n	8005f80 <currentControl+0x2b8>
	{
		ASR_flg = 1;
 8005f74:	4b28      	ldr	r3, [pc, #160]	; (8006018 <currentControl+0x350>)
 8005f76:	2201      	movs	r2, #1
 8005f78:	601a      	str	r2, [r3, #0]
		ASR_prescalerCount = 0;
 8005f7a:	4b26      	ldr	r3, [pc, #152]	; (8006014 <currentControl+0x34c>)
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	601a      	str	r2, [r3, #0]
	}



	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
 8005f80:	2200      	movs	r2, #0
 8005f82:	2140      	movs	r1, #64	; 0x40
 8005f84:	4804      	ldr	r0, [pc, #16]	; (8005f98 <currentControl+0x2d0>)
 8005f86:	f7fc ffe3 	bl	8002f50 <HAL_GPIO_WritePin>

	return;
 8005f8a:	bf00      	nop
}
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	54442d18 	.word	0x54442d18
 8005f94:	400921fb 	.word	0x400921fb
 8005f98:	40020400 	.word	0x40020400
 8005f9c:	20000190 	.word	0x20000190
 8005fa0:	20000038 	.word	0x20000038
 8005fa4:	200001dc 	.word	0x200001dc
 8005fa8:	200000d0 	.word	0x200000d0
 8005fac:	200000cc 	.word	0x200000cc
 8005fb0:	200001d8 	.word	0x200001d8
 8005fb4:	40020000 	.word	0x40020000
 8005fb8:	20000010 	.word	0x20000010
 8005fbc:	200000c4 	.word	0x200000c4
 8005fc0:	20000204 	.word	0x20000204
 8005fc4:	20000014 	.word	0x20000014
 8005fc8:	200000c8 	.word	0x200000c8
 8005fcc:	20000208 	.word	0x20000208
 8005fd0:	200000d4 	.word	0x200000d4
 8005fd4:	200000d8 	.word	0x200000d8
 8005fd8:	200000e8 	.word	0x200000e8
 8005fdc:	200000e4 	.word	0x200000e4
 8005fe0:	c9742400 	.word	0xc9742400
 8005fe4:	c9742400 	.word	0xc9742400
 8005fe8:	49742400 	.word	0x49742400
 8005fec:	49742400 	.word	0x49742400
 8005ff0:	38d1b717 	.word	0x38d1b717
 8005ff4:	200000dc 	.word	0x200000dc
 8005ff8:	200000f0 	.word	0x200000f0
 8005ffc:	200000ec 	.word	0x200000ec
 8006000:	200000e0 	.word	0x200000e0
 8006004:	20000008 	.word	0x20000008
 8006008:	2000000c 	.word	0x2000000c
 800600c:	20000188 	.word	0x20000188
 8006010:	2000018c 	.word	0x2000018c
 8006014:	2000010c 	.word	0x2000010c
 8006018:	20000108 	.word	0x20000108

0800601c <ACR_reset>:



inline void ACR_reset()
{
 800601c:	b480      	push	{r7}
 800601e:	af00      	add	r7, sp, #0

	Id_error_integ_temp1 = 0.0f;
 8006020:	4b14      	ldr	r3, [pc, #80]	; (8006074 <ACR_reset+0x58>)
 8006022:	f04f 0200 	mov.w	r2, #0
 8006026:	601a      	str	r2, [r3, #0]
	Id_error_integ_temp2 = 0.0f;
 8006028:	4b13      	ldr	r3, [pc, #76]	; (8006078 <ACR_reset+0x5c>)
 800602a:	f04f 0200 	mov.w	r2, #0
 800602e:	601a      	str	r2, [r3, #0]
	Iq_error_integ_temp1 = 0.0f;
 8006030:	4b12      	ldr	r3, [pc, #72]	; (800607c <ACR_reset+0x60>)
 8006032:	f04f 0200 	mov.w	r2, #0
 8006036:	601a      	str	r2, [r3, #0]
	Iq_error_integ_temp2 = 0.0f;
 8006038:	4b11      	ldr	r3, [pc, #68]	; (8006080 <ACR_reset+0x64>)
 800603a:	f04f 0200 	mov.w	r2, #0
 800603e:	601a      	str	r2, [r3, #0]


	Id = Id_ref = 0.0f;
 8006040:	f04f 0300 	mov.w	r3, #0
 8006044:	4a0f      	ldr	r2, [pc, #60]	; (8006084 <ACR_reset+0x68>)
 8006046:	6013      	str	r3, [r2, #0]
 8006048:	4a0f      	ldr	r2, [pc, #60]	; (8006088 <ACR_reset+0x6c>)
 800604a:	6013      	str	r3, [r2, #0]
	Iq = Iq_ref = 0.0f;
 800604c:	f04f 0300 	mov.w	r3, #0
 8006050:	4a0e      	ldr	r2, [pc, #56]	; (800608c <ACR_reset+0x70>)
 8006052:	6013      	str	r3, [r2, #0]
 8006054:	4a0e      	ldr	r2, [pc, #56]	; (8006090 <ACR_reset+0x74>)
 8006056:	6013      	str	r3, [r2, #0]

	Vd_ref = 0.0f;
 8006058:	4b0e      	ldr	r3, [pc, #56]	; (8006094 <ACR_reset+0x78>)
 800605a:	f04f 0200 	mov.w	r2, #0
 800605e:	601a      	str	r2, [r3, #0]
	Vq_ref = 0.0f;
 8006060:	4b0d      	ldr	r3, [pc, #52]	; (8006098 <ACR_reset+0x7c>)
 8006062:	f04f 0200 	mov.w	r2, #0
 8006066:	601a      	str	r2, [r3, #0]

}
 8006068:	bf00      	nop
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	200000e4 	.word	0x200000e4
 8006078:	200000e8 	.word	0x200000e8
 800607c:	200000ec 	.word	0x200000ec
 8006080:	200000f0 	.word	0x200000f0
 8006084:	200000c4 	.word	0x200000c4
 8006088:	200000cc 	.word	0x200000cc
 800608c:	200000c8 	.word	0x200000c8
 8006090:	200000d0 	.word	0x200000d0
 8006094:	20000188 	.word	0x20000188
 8006098:	2000018c 	.word	0x2000018c
 800609c:	00000000 	.word	0x00000000

080060a0 <speedControl>:




inline void speedControl()
{
 80060a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80060a4:	af00      	add	r7, sp, #0



	  if(ASR_steps <= 0)
 80060a6:	4bba      	ldr	r3, [pc, #744]	; (8006390 <speedControl+0x2f0>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	dc04      	bgt.n	80060b8 <speedControl+0x18>
	  {
		  d_theta = 0.0f;
 80060ae:	4bb9      	ldr	r3, [pc, #740]	; (8006394 <speedControl+0x2f4>)
 80060b0:	f04f 0200 	mov.w	r2, #0
 80060b4:	601a      	str	r2, [r3, #0]
 80060b6:	e00a      	b.n	80060ce <speedControl+0x2e>
	  }
	  else
	  {
		  d_theta = theta - p_theta;
 80060b8:	4bb7      	ldr	r3, [pc, #732]	; (8006398 <speedControl+0x2f8>)
 80060ba:	ed93 7a00 	vldr	s14, [r3]
 80060be:	4bb7      	ldr	r3, [pc, #732]	; (800639c <speedControl+0x2fc>)
 80060c0:	edd3 7a00 	vldr	s15, [r3]
 80060c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80060c8:	4bb2      	ldr	r3, [pc, #712]	; (8006394 <speedControl+0x2f4>)
 80060ca:	edc3 7a00 	vstr	s15, [r3]
	  }
	  ASR_steps += 1;
 80060ce:	4bb0      	ldr	r3, [pc, #704]	; (8006390 <speedControl+0x2f0>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	3301      	adds	r3, #1
 80060d4:	4aae      	ldr	r2, [pc, #696]	; (8006390 <speedControl+0x2f0>)
 80060d6:	6013      	str	r3, [r2, #0]

	  p_theta = theta;
 80060d8:	4baf      	ldr	r3, [pc, #700]	; (8006398 <speedControl+0x2f8>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4aaf      	ldr	r2, [pc, #700]	; (800639c <speedControl+0x2fc>)
 80060de:	6013      	str	r3, [r2, #0]

	  if(d_theta < - M_PI)		d_theta += 2 * M_PI;
 80060e0:	4bac      	ldr	r3, [pc, #688]	; (8006394 <speedControl+0x2f4>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7fa f9f3 	bl	80004d0 <__aeabi_f2d>
 80060ea:	a3a1      	add	r3, pc, #644	; (adr r3, 8006370 <speedControl+0x2d0>)
 80060ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f0:	f7fa fcb8 	bl	8000a64 <__aeabi_dcmplt>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d013      	beq.n	8006122 <speedControl+0x82>
 80060fa:	4ba6      	ldr	r3, [pc, #664]	; (8006394 <speedControl+0x2f4>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4618      	mov	r0, r3
 8006100:	f7fa f9e6 	bl	80004d0 <__aeabi_f2d>
 8006104:	a39c      	add	r3, pc, #624	; (adr r3, 8006378 <speedControl+0x2d8>)
 8006106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610a:	f7fa f883 	bl	8000214 <__adddf3>
 800610e:	4603      	mov	r3, r0
 8006110:	460c      	mov	r4, r1
 8006112:	4618      	mov	r0, r3
 8006114:	4621      	mov	r1, r4
 8006116:	f7fa fce3 	bl	8000ae0 <__aeabi_d2f>
 800611a:	4602      	mov	r2, r0
 800611c:	4b9d      	ldr	r3, [pc, #628]	; (8006394 <speedControl+0x2f4>)
 800611e:	601a      	str	r2, [r3, #0]
 8006120:	e01f      	b.n	8006162 <speedControl+0xc2>
	  else if(d_theta > M_PI)	d_theta -= 2 * M_PI;
 8006122:	4b9c      	ldr	r3, [pc, #624]	; (8006394 <speedControl+0x2f4>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4618      	mov	r0, r3
 8006128:	f7fa f9d2 	bl	80004d0 <__aeabi_f2d>
 800612c:	a394      	add	r3, pc, #592	; (adr r3, 8006380 <speedControl+0x2e0>)
 800612e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006132:	f7fa fcb5 	bl	8000aa0 <__aeabi_dcmpgt>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d012      	beq.n	8006162 <speedControl+0xc2>
 800613c:	4b95      	ldr	r3, [pc, #596]	; (8006394 <speedControl+0x2f4>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4618      	mov	r0, r3
 8006142:	f7fa f9c5 	bl	80004d0 <__aeabi_f2d>
 8006146:	a38c      	add	r3, pc, #560	; (adr r3, 8006378 <speedControl+0x2d8>)
 8006148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800614c:	f7fa f860 	bl	8000210 <__aeabi_dsub>
 8006150:	4603      	mov	r3, r0
 8006152:	460c      	mov	r4, r1
 8006154:	4618      	mov	r0, r3
 8006156:	4621      	mov	r1, r4
 8006158:	f7fa fcc2 	bl	8000ae0 <__aeabi_d2f>
 800615c:	4602      	mov	r2, r0
 800615e:	4b8d      	ldr	r3, [pc, #564]	; (8006394 <speedControl+0x2f4>)
 8006160:	601a      	str	r2, [r3, #0]

	  omega = omega * 0.5 + 0.5 * d_theta / ASR_cycleTime;
 8006162:	4b8f      	ldr	r3, [pc, #572]	; (80063a0 <speedControl+0x300>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4618      	mov	r0, r3
 8006168:	f7fa f9b2 	bl	80004d0 <__aeabi_f2d>
 800616c:	f04f 0200 	mov.w	r2, #0
 8006170:	4b8c      	ldr	r3, [pc, #560]	; (80063a4 <speedControl+0x304>)
 8006172:	f7fa fa05 	bl	8000580 <__aeabi_dmul>
 8006176:	4603      	mov	r3, r0
 8006178:	460c      	mov	r4, r1
 800617a:	4625      	mov	r5, r4
 800617c:	461c      	mov	r4, r3
 800617e:	4b85      	ldr	r3, [pc, #532]	; (8006394 <speedControl+0x2f4>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4618      	mov	r0, r3
 8006184:	f7fa f9a4 	bl	80004d0 <__aeabi_f2d>
 8006188:	f04f 0200 	mov.w	r2, #0
 800618c:	4b85      	ldr	r3, [pc, #532]	; (80063a4 <speedControl+0x304>)
 800618e:	f7fa f9f7 	bl	8000580 <__aeabi_dmul>
 8006192:	4602      	mov	r2, r0
 8006194:	460b      	mov	r3, r1
 8006196:	4690      	mov	r8, r2
 8006198:	4699      	mov	r9, r3
 800619a:	4b83      	ldr	r3, [pc, #524]	; (80063a8 <speedControl+0x308>)
 800619c:	4618      	mov	r0, r3
 800619e:	f7fa f997 	bl	80004d0 <__aeabi_f2d>
 80061a2:	4602      	mov	r2, r0
 80061a4:	460b      	mov	r3, r1
 80061a6:	4640      	mov	r0, r8
 80061a8:	4649      	mov	r1, r9
 80061aa:	f7fa fb13 	bl	80007d4 <__aeabi_ddiv>
 80061ae:	4602      	mov	r2, r0
 80061b0:	460b      	mov	r3, r1
 80061b2:	4620      	mov	r0, r4
 80061b4:	4629      	mov	r1, r5
 80061b6:	f7fa f82d 	bl	8000214 <__adddf3>
 80061ba:	4603      	mov	r3, r0
 80061bc:	460c      	mov	r4, r1
 80061be:	4618      	mov	r0, r3
 80061c0:	4621      	mov	r1, r4
 80061c2:	f7fa fc8d 	bl	8000ae0 <__aeabi_d2f>
 80061c6:	4602      	mov	r2, r0
 80061c8:	4b75      	ldr	r3, [pc, #468]	; (80063a0 <speedControl+0x300>)
 80061ca:	601a      	str	r2, [r3, #0]


#if _ASR_ENABLE_


	  if(omega_ref < -omega_limit)		_omega_ref = -omega_limit;
 80061cc:	4b77      	ldr	r3, [pc, #476]	; (80063ac <speedControl+0x30c>)
 80061ce:	edd3 7a00 	vldr	s15, [r3]
 80061d2:	eeb1 7a67 	vneg.f32	s14, s15
 80061d6:	4b76      	ldr	r3, [pc, #472]	; (80063b0 <speedControl+0x310>)
 80061d8:	edd3 7a00 	vldr	s15, [r3]
 80061dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80061e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061e4:	dd08      	ble.n	80061f8 <speedControl+0x158>
 80061e6:	4b71      	ldr	r3, [pc, #452]	; (80063ac <speedControl+0x30c>)
 80061e8:	edd3 7a00 	vldr	s15, [r3]
 80061ec:	eef1 7a67 	vneg.f32	s15, s15
 80061f0:	4b70      	ldr	r3, [pc, #448]	; (80063b4 <speedControl+0x314>)
 80061f2:	edc3 7a00 	vstr	s15, [r3]
 80061f6:	e013      	b.n	8006220 <speedControl+0x180>
	  else if(omega_ref > omega_limit)	_omega_ref = omega_limit;
 80061f8:	4b6d      	ldr	r3, [pc, #436]	; (80063b0 <speedControl+0x310>)
 80061fa:	ed93 7a00 	vldr	s14, [r3]
 80061fe:	4b6b      	ldr	r3, [pc, #428]	; (80063ac <speedControl+0x30c>)
 8006200:	edd3 7a00 	vldr	s15, [r3]
 8006204:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800620c:	dd04      	ble.n	8006218 <speedControl+0x178>
 800620e:	4b67      	ldr	r3, [pc, #412]	; (80063ac <speedControl+0x30c>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a68      	ldr	r2, [pc, #416]	; (80063b4 <speedControl+0x314>)
 8006214:	6013      	str	r3, [r2, #0]
 8006216:	e003      	b.n	8006220 <speedControl+0x180>
	  else								_omega_ref = omega_ref;
 8006218:	4b65      	ldr	r3, [pc, #404]	; (80063b0 <speedControl+0x310>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a65      	ldr	r2, [pc, #404]	; (80063b4 <speedControl+0x314>)
 800621e:	6013      	str	r3, [r2, #0]

	  omega_error = _omega_ref - omega;
 8006220:	4b64      	ldr	r3, [pc, #400]	; (80063b4 <speedControl+0x314>)
 8006222:	ed93 7a00 	vldr	s14, [r3]
 8006226:	4b5e      	ldr	r3, [pc, #376]	; (80063a0 <speedControl+0x300>)
 8006228:	edd3 7a00 	vldr	s15, [r3]
 800622c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006230:	4b61      	ldr	r3, [pc, #388]	; (80063b8 <speedControl+0x318>)
 8006232:	edc3 7a00 	vstr	s15, [r3]

	  // integral
	  omega_error_integ_temp1 = omega_error + omega_error_integ_temp2;
 8006236:	4b60      	ldr	r3, [pc, #384]	; (80063b8 <speedControl+0x318>)
 8006238:	ed93 7a00 	vldr	s14, [r3]
 800623c:	4b5f      	ldr	r3, [pc, #380]	; (80063bc <speedControl+0x31c>)
 800623e:	edd3 7a00 	vldr	s15, [r3]
 8006242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006246:	4b5e      	ldr	r3, [pc, #376]	; (80063c0 <speedControl+0x320>)
 8006248:	edc3 7a00 	vstr	s15, [r3]
	  if(omega_error_integ_temp1 < -6.0 / ASR_cycleTime)
 800624c:	4b5c      	ldr	r3, [pc, #368]	; (80063c0 <speedControl+0x320>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4618      	mov	r0, r3
 8006252:	f7fa f93d 	bl	80004d0 <__aeabi_f2d>
 8006256:	4604      	mov	r4, r0
 8006258:	460d      	mov	r5, r1
 800625a:	4b53      	ldr	r3, [pc, #332]	; (80063a8 <speedControl+0x308>)
 800625c:	4618      	mov	r0, r3
 800625e:	f7fa f937 	bl	80004d0 <__aeabi_f2d>
 8006262:	4602      	mov	r2, r0
 8006264:	460b      	mov	r3, r1
 8006266:	f04f 0000 	mov.w	r0, #0
 800626a:	4956      	ldr	r1, [pc, #344]	; (80063c4 <speedControl+0x324>)
 800626c:	f7fa fab2 	bl	80007d4 <__aeabi_ddiv>
 8006270:	4602      	mov	r2, r0
 8006272:	460b      	mov	r3, r1
 8006274:	4620      	mov	r0, r4
 8006276:	4629      	mov	r1, r5
 8006278:	f7fa fbf4 	bl	8000a64 <__aeabi_dcmplt>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d009      	beq.n	8006296 <speedControl+0x1f6>
	  {
		  omega_error_integ_temp1 = -6.0 / ASR_cycleTime;
 8006282:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80063c8 <speedControl+0x328>
 8006286:	eef9 6a08 	vmov.f32	s13, #152	; 0xc0c00000 -6.0
 800628a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800628e:	4b4c      	ldr	r3, [pc, #304]	; (80063c0 <speedControl+0x320>)
 8006290:	edc3 7a00 	vstr	s15, [r3]
 8006294:	e023      	b.n	80062de <speedControl+0x23e>
	  }
	  else if(omega_error_integ_temp1 > 6.0 / ASR_cycleTime)
 8006296:	4b4a      	ldr	r3, [pc, #296]	; (80063c0 <speedControl+0x320>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4618      	mov	r0, r3
 800629c:	f7fa f918 	bl	80004d0 <__aeabi_f2d>
 80062a0:	4604      	mov	r4, r0
 80062a2:	460d      	mov	r5, r1
 80062a4:	4b40      	ldr	r3, [pc, #256]	; (80063a8 <speedControl+0x308>)
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7fa f912 	bl	80004d0 <__aeabi_f2d>
 80062ac:	4602      	mov	r2, r0
 80062ae:	460b      	mov	r3, r1
 80062b0:	f04f 0000 	mov.w	r0, #0
 80062b4:	4945      	ldr	r1, [pc, #276]	; (80063cc <speedControl+0x32c>)
 80062b6:	f7fa fa8d 	bl	80007d4 <__aeabi_ddiv>
 80062ba:	4602      	mov	r2, r0
 80062bc:	460b      	mov	r3, r1
 80062be:	4620      	mov	r0, r4
 80062c0:	4629      	mov	r1, r5
 80062c2:	f7fa fbed 	bl	8000aa0 <__aeabi_dcmpgt>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d008      	beq.n	80062de <speedControl+0x23e>
	  {
		  omega_error_integ_temp1 = 6.0 / ASR_cycleTime;
 80062cc:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80063c8 <speedControl+0x328>
 80062d0:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80062d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062d8:	4b39      	ldr	r3, [pc, #228]	; (80063c0 <speedControl+0x320>)
 80062da:	edc3 7a00 	vstr	s15, [r3]
	  }
	  omega_error_integ = ASR_cycleTime * 0.5f * (omega_error_integ_temp1 + omega_error_integ_temp2);
 80062de:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80063c8 <speedControl+0x328>
 80062e2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80062e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80062ea:	4b35      	ldr	r3, [pc, #212]	; (80063c0 <speedControl+0x320>)
 80062ec:	edd3 6a00 	vldr	s13, [r3]
 80062f0:	4b32      	ldr	r3, [pc, #200]	; (80063bc <speedControl+0x31c>)
 80062f2:	edd3 7a00 	vldr	s15, [r3]
 80062f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062fe:	4b34      	ldr	r3, [pc, #208]	; (80063d0 <speedControl+0x330>)
 8006300:	edc3 7a00 	vstr	s15, [r3]
	  omega_error_integ_temp2 = omega_error_integ_temp1;
 8006304:	4b2e      	ldr	r3, [pc, #184]	; (80063c0 <speedControl+0x320>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a2c      	ldr	r2, [pc, #176]	; (80063bc <speedControl+0x31c>)
 800630a:	6013      	str	r3, [r2, #0]


	  torque_ref = Kp_ASR * omega_error + Ki_ASR * omega_error_integ;
 800630c:	4b31      	ldr	r3, [pc, #196]	; (80063d4 <speedControl+0x334>)
 800630e:	ed93 7a00 	vldr	s14, [r3]
 8006312:	4b29      	ldr	r3, [pc, #164]	; (80063b8 <speedControl+0x318>)
 8006314:	edd3 7a00 	vldr	s15, [r3]
 8006318:	ee27 7a27 	vmul.f32	s14, s14, s15
 800631c:	4b2e      	ldr	r3, [pc, #184]	; (80063d8 <speedControl+0x338>)
 800631e:	edd3 6a00 	vldr	s13, [r3]
 8006322:	4b2b      	ldr	r3, [pc, #172]	; (80063d0 <speedControl+0x330>)
 8006324:	edd3 7a00 	vldr	s15, [r3]
 8006328:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800632c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006330:	4b2a      	ldr	r3, [pc, #168]	; (80063dc <speedControl+0x33c>)
 8006332:	edc3 7a00 	vstr	s15, [r3]

	  Id_ref = 0.0f;
 8006336:	4b2a      	ldr	r3, [pc, #168]	; (80063e0 <speedControl+0x340>)
 8006338:	f04f 0200 	mov.w	r2, #0
 800633c:	601a      	str	r2, [r3, #0]
	  Iq_ref = KT * torque_ref;
 800633e:	4b27      	ldr	r3, [pc, #156]	; (80063dc <speedControl+0x33c>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4618      	mov	r0, r3
 8006344:	f7fa f8c4 	bl	80004d0 <__aeabi_f2d>
 8006348:	a30f      	add	r3, pc, #60	; (adr r3, 8006388 <speedControl+0x2e8>)
 800634a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634e:	f7fa f917 	bl	8000580 <__aeabi_dmul>
 8006352:	4603      	mov	r3, r0
 8006354:	460c      	mov	r4, r1
 8006356:	4618      	mov	r0, r3
 8006358:	4621      	mov	r1, r4
 800635a:	f7fa fbc1 	bl	8000ae0 <__aeabi_d2f>
 800635e:	4602      	mov	r2, r0
 8006360:	4b20      	ldr	r3, [pc, #128]	; (80063e4 <speedControl+0x344>)
 8006362:	601a      	str	r2, [r3, #0]
#endif




	return;
 8006364:	bf00      	nop
}
 8006366:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800636a:	bf00      	nop
 800636c:	f3af 8000 	nop.w
 8006370:	54442d18 	.word	0x54442d18
 8006374:	c00921fb 	.word	0xc00921fb
 8006378:	54442d18 	.word	0x54442d18
 800637c:	401921fb 	.word	0x401921fb
 8006380:	54442d18 	.word	0x54442d18
 8006384:	400921fb 	.word	0x400921fb
 8006388:	8b6ec798 	.word	0x8b6ec798
 800638c:	3fd22b62 	.word	0x3fd22b62
 8006390:	20000104 	.word	0x20000104
 8006394:	2000020c 	.word	0x2000020c
 8006398:	200001d4 	.word	0x200001d4
 800639c:	20000114 	.word	0x20000114
 80063a0:	20000110 	.word	0x20000110
 80063a4:	3fe00000 	.word	0x3fe00000
 80063a8:	3a83126f 	.word	0x3a83126f
 80063ac:	20000020 	.word	0x20000020
 80063b0:	200000f4 	.word	0x200000f4
 80063b4:	20000210 	.word	0x20000210
 80063b8:	200000f8 	.word	0x200000f8
 80063bc:	2000011c 	.word	0x2000011c
 80063c0:	20000118 	.word	0x20000118
 80063c4:	c0180000 	.word	0xc0180000
 80063c8:	3a83126f 	.word	0x3a83126f
 80063cc:	40180000 	.word	0x40180000
 80063d0:	200000fc 	.word	0x200000fc
 80063d4:	20000018 	.word	0x20000018
 80063d8:	2000001c 	.word	0x2000001c
 80063dc:	20000100 	.word	0x20000100
 80063e0:	200000c4 	.word	0x200000c4
 80063e4:	200000c8 	.word	0x200000c8

080063e8 <ASR_reset>:



inline void ASR_reset()
{
 80063e8:	b480      	push	{r7}
 80063ea:	af00      	add	r7, sp, #0

	p_theta = 0.0f;
 80063ec:	4b0c      	ldr	r3, [pc, #48]	; (8006420 <ASR_reset+0x38>)
 80063ee:	f04f 0200 	mov.w	r2, #0
 80063f2:	601a      	str	r2, [r3, #0]

	omega_error_integ_temp1 = 0.0f;
 80063f4:	4b0b      	ldr	r3, [pc, #44]	; (8006424 <ASR_reset+0x3c>)
 80063f6:	f04f 0200 	mov.w	r2, #0
 80063fa:	601a      	str	r2, [r3, #0]
	omega_error_integ_temp2 = 0.0f;
 80063fc:	4b0a      	ldr	r3, [pc, #40]	; (8006428 <ASR_reset+0x40>)
 80063fe:	f04f 0200 	mov.w	r2, #0
 8006402:	601a      	str	r2, [r3, #0]

	omega = omega_ref = 0.0f;
 8006404:	f04f 0300 	mov.w	r3, #0
 8006408:	4a08      	ldr	r2, [pc, #32]	; (800642c <ASR_reset+0x44>)
 800640a:	6013      	str	r3, [r2, #0]
 800640c:	4a08      	ldr	r2, [pc, #32]	; (8006430 <ASR_reset+0x48>)
 800640e:	6013      	str	r3, [r2, #0]

	ASR_steps = 0;
 8006410:	4b08      	ldr	r3, [pc, #32]	; (8006434 <ASR_reset+0x4c>)
 8006412:	2200      	movs	r2, #0
 8006414:	601a      	str	r2, [r3, #0]

}
 8006416:	bf00      	nop
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr
 8006420:	20000114 	.word	0x20000114
 8006424:	20000118 	.word	0x20000118
 8006428:	2000011c 	.word	0x2000011c
 800642c:	200000f4 	.word	0x200000f4
 8006430:	20000110 	.word	0x20000110
 8006434:	20000104 	.word	0x20000104

08006438 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800643e:	463b      	mov	r3, r7
 8006440:	2200      	movs	r2, #0
 8006442:	601a      	str	r2, [r3, #0]
 8006444:	605a      	str	r2, [r3, #4]
 8006446:	609a      	str	r2, [r3, #8]
 8006448:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800644a:	4b22      	ldr	r3, [pc, #136]	; (80064d4 <MX_ADC1_Init+0x9c>)
 800644c:	4a22      	ldr	r2, [pc, #136]	; (80064d8 <MX_ADC1_Init+0xa0>)
 800644e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8006450:	4b20      	ldr	r3, [pc, #128]	; (80064d4 <MX_ADC1_Init+0x9c>)
 8006452:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006456:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006458:	4b1e      	ldr	r3, [pc, #120]	; (80064d4 <MX_ADC1_Init+0x9c>)
 800645a:	2200      	movs	r2, #0
 800645c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800645e:	4b1d      	ldr	r3, [pc, #116]	; (80064d4 <MX_ADC1_Init+0x9c>)
 8006460:	2201      	movs	r2, #1
 8006462:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006464:	4b1b      	ldr	r3, [pc, #108]	; (80064d4 <MX_ADC1_Init+0x9c>)
 8006466:	2201      	movs	r2, #1
 8006468:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800646a:	4b1a      	ldr	r3, [pc, #104]	; (80064d4 <MX_ADC1_Init+0x9c>)
 800646c:	2200      	movs	r2, #0
 800646e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8006472:	4b18      	ldr	r3, [pc, #96]	; (80064d4 <MX_ADC1_Init+0x9c>)
 8006474:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006478:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800647a:	4b16      	ldr	r3, [pc, #88]	; (80064d4 <MX_ADC1_Init+0x9c>)
 800647c:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8006480:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006482:	4b14      	ldr	r3, [pc, #80]	; (80064d4 <MX_ADC1_Init+0x9c>)
 8006484:	2200      	movs	r2, #0
 8006486:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8006488:	4b12      	ldr	r3, [pc, #72]	; (80064d4 <MX_ADC1_Init+0x9c>)
 800648a:	2201      	movs	r2, #1
 800648c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800648e:	4b11      	ldr	r3, [pc, #68]	; (80064d4 <MX_ADC1_Init+0x9c>)
 8006490:	2201      	movs	r2, #1
 8006492:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8006496:	4b0f      	ldr	r3, [pc, #60]	; (80064d4 <MX_ADC1_Init+0x9c>)
 8006498:	2200      	movs	r2, #0
 800649a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800649c:	480d      	ldr	r0, [pc, #52]	; (80064d4 <MX_ADC1_Init+0x9c>)
 800649e:	f7fa fd83 	bl	8000fa8 <HAL_ADC_Init>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d001      	beq.n	80064ac <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80064a8:	f001 fa02 	bl	80078b0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80064ac:	2300      	movs	r3, #0
 80064ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80064b0:	2301      	movs	r3, #1
 80064b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80064b4:	2300      	movs	r3, #0
 80064b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80064b8:	463b      	mov	r3, r7
 80064ba:	4619      	mov	r1, r3
 80064bc:	4805      	ldr	r0, [pc, #20]	; (80064d4 <MX_ADC1_Init+0x9c>)
 80064be:	f7fa fec7 	bl	8001250 <HAL_ADC_ConfigChannel>
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d001      	beq.n	80064cc <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80064c8:	f001 f9f2 	bl	80078b0 <Error_Handler>
  }

}
 80064cc:	bf00      	nop
 80064ce:	3710      	adds	r7, #16
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	200002bc 	.word	0x200002bc
 80064d8:	40012000 	.word	0x40012000

080064dc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80064e2:	463b      	mov	r3, r7
 80064e4:	2200      	movs	r2, #0
 80064e6:	601a      	str	r2, [r3, #0]
 80064e8:	605a      	str	r2, [r3, #4]
 80064ea:	609a      	str	r2, [r3, #8]
 80064ec:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 80064ee:	4b22      	ldr	r3, [pc, #136]	; (8006578 <MX_ADC2_Init+0x9c>)
 80064f0:	4a22      	ldr	r2, [pc, #136]	; (800657c <MX_ADC2_Init+0xa0>)
 80064f2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 80064f4:	4b20      	ldr	r3, [pc, #128]	; (8006578 <MX_ADC2_Init+0x9c>)
 80064f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80064fa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80064fc:	4b1e      	ldr	r3, [pc, #120]	; (8006578 <MX_ADC2_Init+0x9c>)
 80064fe:	2200      	movs	r2, #0
 8006500:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8006502:	4b1d      	ldr	r3, [pc, #116]	; (8006578 <MX_ADC2_Init+0x9c>)
 8006504:	2200      	movs	r2, #0
 8006506:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8006508:	4b1b      	ldr	r3, [pc, #108]	; (8006578 <MX_ADC2_Init+0x9c>)
 800650a:	2200      	movs	r2, #0
 800650c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800650e:	4b1a      	ldr	r3, [pc, #104]	; (8006578 <MX_ADC2_Init+0x9c>)
 8006510:	2200      	movs	r2, #0
 8006512:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8006516:	4b18      	ldr	r3, [pc, #96]	; (8006578 <MX_ADC2_Init+0x9c>)
 8006518:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800651c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800651e:	4b16      	ldr	r3, [pc, #88]	; (8006578 <MX_ADC2_Init+0x9c>)
 8006520:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8006524:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006526:	4b14      	ldr	r3, [pc, #80]	; (8006578 <MX_ADC2_Init+0x9c>)
 8006528:	2200      	movs	r2, #0
 800652a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800652c:	4b12      	ldr	r3, [pc, #72]	; (8006578 <MX_ADC2_Init+0x9c>)
 800652e:	2201      	movs	r2, #1
 8006530:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8006532:	4b11      	ldr	r3, [pc, #68]	; (8006578 <MX_ADC2_Init+0x9c>)
 8006534:	2201      	movs	r2, #1
 8006536:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800653a:	4b0f      	ldr	r3, [pc, #60]	; (8006578 <MX_ADC2_Init+0x9c>)
 800653c:	2201      	movs	r2, #1
 800653e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8006540:	480d      	ldr	r0, [pc, #52]	; (8006578 <MX_ADC2_Init+0x9c>)
 8006542:	f7fa fd31 	bl	8000fa8 <HAL_ADC_Init>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d001      	beq.n	8006550 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 800654c:	f001 f9b0 	bl	80078b0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8006550:	2304      	movs	r3, #4
 8006552:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006554:	2301      	movs	r3, #1
 8006556:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8006558:	2300      	movs	r3, #0
 800655a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800655c:	463b      	mov	r3, r7
 800655e:	4619      	mov	r1, r3
 8006560:	4805      	ldr	r0, [pc, #20]	; (8006578 <MX_ADC2_Init+0x9c>)
 8006562:	f7fa fe75 	bl	8001250 <HAL_ADC_ConfigChannel>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d001      	beq.n	8006570 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 800656c:	f001 f9a0 	bl	80078b0 <Error_Handler>
  }

}
 8006570:	bf00      	nop
 8006572:	3710      	adds	r7, #16
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	20000214 	.word	0x20000214
 800657c:	40012100 	.word	0x40012100

08006580 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b084      	sub	sp, #16
 8006584:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8006586:	463b      	mov	r3, r7
 8006588:	2200      	movs	r2, #0
 800658a:	601a      	str	r2, [r3, #0]
 800658c:	605a      	str	r2, [r3, #4]
 800658e:	609a      	str	r2, [r3, #8]
 8006590:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
 8006592:	4b22      	ldr	r3, [pc, #136]	; (800661c <MX_ADC3_Init+0x9c>)
 8006594:	4a22      	ldr	r2, [pc, #136]	; (8006620 <MX_ADC3_Init+0xa0>)
 8006596:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8006598:	4b20      	ldr	r3, [pc, #128]	; (800661c <MX_ADC3_Init+0x9c>)
 800659a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800659e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80065a0:	4b1e      	ldr	r3, [pc, #120]	; (800661c <MX_ADC3_Init+0x9c>)
 80065a2:	2200      	movs	r2, #0
 80065a4:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80065a6:	4b1d      	ldr	r3, [pc, #116]	; (800661c <MX_ADC3_Init+0x9c>)
 80065a8:	2200      	movs	r2, #0
 80065aa:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80065ac:	4b1b      	ldr	r3, [pc, #108]	; (800661c <MX_ADC3_Init+0x9c>)
 80065ae:	2200      	movs	r2, #0
 80065b0:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80065b2:	4b1a      	ldr	r3, [pc, #104]	; (800661c <MX_ADC3_Init+0x9c>)
 80065b4:	2200      	movs	r2, #0
 80065b6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80065ba:	4b18      	ldr	r3, [pc, #96]	; (800661c <MX_ADC3_Init+0x9c>)
 80065bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 80065c2:	4b16      	ldr	r3, [pc, #88]	; (800661c <MX_ADC3_Init+0x9c>)
 80065c4:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80065c8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80065ca:	4b14      	ldr	r3, [pc, #80]	; (800661c <MX_ADC3_Init+0x9c>)
 80065cc:	2200      	movs	r2, #0
 80065ce:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80065d0:	4b12      	ldr	r3, [pc, #72]	; (800661c <MX_ADC3_Init+0x9c>)
 80065d2:	2201      	movs	r2, #1
 80065d4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80065d6:	4b11      	ldr	r3, [pc, #68]	; (800661c <MX_ADC3_Init+0x9c>)
 80065d8:	2201      	movs	r2, #1
 80065da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80065de:	4b0f      	ldr	r3, [pc, #60]	; (800661c <MX_ADC3_Init+0x9c>)
 80065e0:	2201      	movs	r2, #1
 80065e2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80065e4:	480d      	ldr	r0, [pc, #52]	; (800661c <MX_ADC3_Init+0x9c>)
 80065e6:	f7fa fcdf 	bl	8000fa8 <HAL_ADC_Init>
 80065ea:	4603      	mov	r3, r0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d001      	beq.n	80065f4 <MX_ADC3_Init+0x74>
  {
    Error_Handler();
 80065f0:	f001 f95e 	bl	80078b0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80065f4:	2301      	movs	r3, #1
 80065f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80065f8:	2301      	movs	r3, #1
 80065fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80065fc:	2300      	movs	r3, #0
 80065fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8006600:	463b      	mov	r3, r7
 8006602:	4619      	mov	r1, r3
 8006604:	4805      	ldr	r0, [pc, #20]	; (800661c <MX_ADC3_Init+0x9c>)
 8006606:	f7fa fe23 	bl	8001250 <HAL_ADC_ConfigChannel>
 800660a:	4603      	mov	r3, r0
 800660c:	2b00      	cmp	r3, #0
 800660e:	d001      	beq.n	8006614 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 8006610:	f001 f94e 	bl	80078b0 <Error_Handler>
  }

}
 8006614:	bf00      	nop
 8006616:	3710      	adds	r7, #16
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}
 800661c:	20000304 	.word	0x20000304
 8006620:	40012200 	.word	0x40012200

08006624 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b08e      	sub	sp, #56	; 0x38
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800662c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006630:	2200      	movs	r2, #0
 8006632:	601a      	str	r2, [r3, #0]
 8006634:	605a      	str	r2, [r3, #4]
 8006636:	609a      	str	r2, [r3, #8]
 8006638:	60da      	str	r2, [r3, #12]
 800663a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a9b      	ldr	r2, [pc, #620]	; (80068b0 <HAL_ADC_MspInit+0x28c>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d172      	bne.n	800672c <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006646:	2300      	movs	r3, #0
 8006648:	623b      	str	r3, [r7, #32]
 800664a:	4b9a      	ldr	r3, [pc, #616]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 800664c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800664e:	4a99      	ldr	r2, [pc, #612]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006650:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006654:	6453      	str	r3, [r2, #68]	; 0x44
 8006656:	4b97      	ldr	r3, [pc, #604]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800665a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800665e:	623b      	str	r3, [r7, #32]
 8006660:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006662:	2300      	movs	r3, #0
 8006664:	61fb      	str	r3, [r7, #28]
 8006666:	4b93      	ldr	r3, [pc, #588]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800666a:	4a92      	ldr	r2, [pc, #584]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 800666c:	f043 0304 	orr.w	r3, r3, #4
 8006670:	6313      	str	r3, [r2, #48]	; 0x30
 8006672:	4b90      	ldr	r3, [pc, #576]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006676:	f003 0304 	and.w	r3, r3, #4
 800667a:	61fb      	str	r3, [r7, #28]
 800667c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800667e:	2300      	movs	r3, #0
 8006680:	61bb      	str	r3, [r7, #24]
 8006682:	4b8c      	ldr	r3, [pc, #560]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006686:	4a8b      	ldr	r2, [pc, #556]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006688:	f043 0301 	orr.w	r3, r3, #1
 800668c:	6313      	str	r3, [r2, #48]	; 0x30
 800668e:	4b89      	ldr	r3, [pc, #548]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006692:	f003 0301 	and.w	r3, r3, #1
 8006696:	61bb      	str	r3, [r7, #24]
 8006698:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN10
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800669a:	2301      	movs	r3, #1
 800669c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800669e:	2303      	movs	r3, #3
 80066a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066a2:	2300      	movs	r3, #0
 80066a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80066a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80066aa:	4619      	mov	r1, r3
 80066ac:	4882      	ldr	r0, [pc, #520]	; (80068b8 <HAL_ADC_MspInit+0x294>)
 80066ae:	f7fc faa5 	bl	8002bfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80066b2:	2301      	movs	r3, #1
 80066b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80066b6:	2303      	movs	r3, #3
 80066b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066ba:	2300      	movs	r3, #0
 80066bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80066c2:	4619      	mov	r1, r3
 80066c4:	487d      	ldr	r0, [pc, #500]	; (80068bc <HAL_ADC_MspInit+0x298>)
 80066c6:	f7fc fa99 	bl	8002bfc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80066ca:	4b7d      	ldr	r3, [pc, #500]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 80066cc:	4a7d      	ldr	r2, [pc, #500]	; (80068c4 <HAL_ADC_MspInit+0x2a0>)
 80066ce:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80066d0:	4b7b      	ldr	r3, [pc, #492]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80066d6:	4b7a      	ldr	r3, [pc, #488]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 80066d8:	2200      	movs	r2, #0
 80066da:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80066dc:	4b78      	ldr	r3, [pc, #480]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 80066de:	2200      	movs	r2, #0
 80066e0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80066e2:	4b77      	ldr	r3, [pc, #476]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 80066e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80066e8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80066ea:	4b75      	ldr	r3, [pc, #468]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 80066ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066f0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80066f2:	4b73      	ldr	r3, [pc, #460]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 80066f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80066f8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80066fa:	4b71      	ldr	r3, [pc, #452]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 80066fc:	2200      	movs	r2, #0
 80066fe:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8006700:	4b6f      	ldr	r3, [pc, #444]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 8006702:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006706:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006708:	4b6d      	ldr	r3, [pc, #436]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 800670a:	2200      	movs	r2, #0
 800670c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800670e:	486c      	ldr	r0, [pc, #432]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 8006710:	f7fb fedc 	bl	80024cc <HAL_DMA_Init>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d001      	beq.n	800671e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800671a:	f001 f8c9 	bl	80078b0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a67      	ldr	r2, [pc, #412]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 8006722:	639a      	str	r2, [r3, #56]	; 0x38
 8006724:	4a66      	ldr	r2, [pc, #408]	; (80068c0 <HAL_ADC_MspInit+0x29c>)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800672a:	e0bc      	b.n	80068a6 <HAL_ADC_MspInit+0x282>
  else if(adcHandle->Instance==ADC2)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a65      	ldr	r2, [pc, #404]	; (80068c8 <HAL_ADC_MspInit+0x2a4>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d159      	bne.n	80067ea <HAL_ADC_MspInit+0x1c6>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006736:	2300      	movs	r3, #0
 8006738:	617b      	str	r3, [r7, #20]
 800673a:	4b5e      	ldr	r3, [pc, #376]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 800673c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800673e:	4a5d      	ldr	r2, [pc, #372]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006740:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006744:	6453      	str	r3, [r2, #68]	; 0x44
 8006746:	4b5b      	ldr	r3, [pc, #364]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800674a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800674e:	617b      	str	r3, [r7, #20]
 8006750:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006752:	2300      	movs	r3, #0
 8006754:	613b      	str	r3, [r7, #16]
 8006756:	4b57      	ldr	r3, [pc, #348]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800675a:	4a56      	ldr	r2, [pc, #344]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 800675c:	f043 0301 	orr.w	r3, r3, #1
 8006760:	6313      	str	r3, [r2, #48]	; 0x30
 8006762:	4b54      	ldr	r3, [pc, #336]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	613b      	str	r3, [r7, #16]
 800676c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800676e:	2310      	movs	r3, #16
 8006770:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006772:	2303      	movs	r3, #3
 8006774:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006776:	2300      	movs	r3, #0
 8006778:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800677a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800677e:	4619      	mov	r1, r3
 8006780:	484e      	ldr	r0, [pc, #312]	; (80068bc <HAL_ADC_MspInit+0x298>)
 8006782:	f7fc fa3b 	bl	8002bfc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8006786:	4b51      	ldr	r3, [pc, #324]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 8006788:	4a51      	ldr	r2, [pc, #324]	; (80068d0 <HAL_ADC_MspInit+0x2ac>)
 800678a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800678c:	4b4f      	ldr	r3, [pc, #316]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 800678e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006792:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006794:	4b4d      	ldr	r3, [pc, #308]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 8006796:	2200      	movs	r2, #0
 8006798:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800679a:	4b4c      	ldr	r3, [pc, #304]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 800679c:	2200      	movs	r2, #0
 800679e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80067a0:	4b4a      	ldr	r3, [pc, #296]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 80067a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80067a6:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80067a8:	4b48      	ldr	r3, [pc, #288]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 80067aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067ae:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80067b0:	4b46      	ldr	r3, [pc, #280]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 80067b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80067b6:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 80067b8:	4b44      	ldr	r3, [pc, #272]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 80067ba:	2200      	movs	r2, #0
 80067bc:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 80067be:	4b43      	ldr	r3, [pc, #268]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 80067c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80067c4:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80067c6:	4b41      	ldr	r3, [pc, #260]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 80067c8:	2200      	movs	r2, #0
 80067ca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80067cc:	483f      	ldr	r0, [pc, #252]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 80067ce:	f7fb fe7d 	bl	80024cc <HAL_DMA_Init>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d001      	beq.n	80067dc <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 80067d8:	f001 f86a 	bl	80078b0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	4a3b      	ldr	r2, [pc, #236]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 80067e0:	639a      	str	r2, [r3, #56]	; 0x38
 80067e2:	4a3a      	ldr	r2, [pc, #232]	; (80068cc <HAL_ADC_MspInit+0x2a8>)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6393      	str	r3, [r2, #56]	; 0x38
}
 80067e8:	e05d      	b.n	80068a6 <HAL_ADC_MspInit+0x282>
  else if(adcHandle->Instance==ADC3)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a39      	ldr	r2, [pc, #228]	; (80068d4 <HAL_ADC_MspInit+0x2b0>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d158      	bne.n	80068a6 <HAL_ADC_MspInit+0x282>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80067f4:	2300      	movs	r3, #0
 80067f6:	60fb      	str	r3, [r7, #12]
 80067f8:	4b2e      	ldr	r3, [pc, #184]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 80067fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067fc:	4a2d      	ldr	r2, [pc, #180]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 80067fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006802:	6453      	str	r3, [r2, #68]	; 0x44
 8006804:	4b2b      	ldr	r3, [pc, #172]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800680c:	60fb      	str	r3, [r7, #12]
 800680e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006810:	2300      	movs	r3, #0
 8006812:	60bb      	str	r3, [r7, #8]
 8006814:	4b27      	ldr	r3, [pc, #156]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006818:	4a26      	ldr	r2, [pc, #152]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 800681a:	f043 0301 	orr.w	r3, r3, #1
 800681e:	6313      	str	r3, [r2, #48]	; 0x30
 8006820:	4b24      	ldr	r3, [pc, #144]	; (80068b4 <HAL_ADC_MspInit+0x290>)
 8006822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006824:	f003 0301 	and.w	r3, r3, #1
 8006828:	60bb      	str	r3, [r7, #8]
 800682a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800682c:	2302      	movs	r3, #2
 800682e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006830:	2303      	movs	r3, #3
 8006832:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006834:	2300      	movs	r3, #0
 8006836:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006838:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800683c:	4619      	mov	r1, r3
 800683e:	481f      	ldr	r0, [pc, #124]	; (80068bc <HAL_ADC_MspInit+0x298>)
 8006840:	f7fc f9dc 	bl	8002bfc <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 8006844:	4b24      	ldr	r3, [pc, #144]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 8006846:	4a25      	ldr	r2, [pc, #148]	; (80068dc <HAL_ADC_MspInit+0x2b8>)
 8006848:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 800684a:	4b23      	ldr	r3, [pc, #140]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 800684c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006850:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006852:	4b21      	ldr	r3, [pc, #132]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 8006854:	2200      	movs	r2, #0
 8006856:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8006858:	4b1f      	ldr	r3, [pc, #124]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 800685a:	2200      	movs	r2, #0
 800685c:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800685e:	4b1e      	ldr	r3, [pc, #120]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 8006860:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006864:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006866:	4b1c      	ldr	r3, [pc, #112]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 8006868:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800686c:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800686e:	4b1a      	ldr	r3, [pc, #104]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 8006870:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006874:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 8006876:	4b18      	ldr	r3, [pc, #96]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 8006878:	2200      	movs	r2, #0
 800687a:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800687c:	4b16      	ldr	r3, [pc, #88]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 800687e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006882:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006884:	4b14      	ldr	r3, [pc, #80]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 8006886:	2200      	movs	r2, #0
 8006888:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800688a:	4813      	ldr	r0, [pc, #76]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 800688c:	f7fb fe1e 	bl	80024cc <HAL_DMA_Init>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <HAL_ADC_MspInit+0x276>
      Error_Handler();
 8006896:	f001 f80b 	bl	80078b0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a0e      	ldr	r2, [pc, #56]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 800689e:	639a      	str	r2, [r3, #56]	; 0x38
 80068a0:	4a0d      	ldr	r2, [pc, #52]	; (80068d8 <HAL_ADC_MspInit+0x2b4>)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6393      	str	r3, [r2, #56]	; 0x38
}
 80068a6:	bf00      	nop
 80068a8:	3738      	adds	r7, #56	; 0x38
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	40012000 	.word	0x40012000
 80068b4:	40023800 	.word	0x40023800
 80068b8:	40020800 	.word	0x40020800
 80068bc:	40020000 	.word	0x40020000
 80068c0:	2000034c 	.word	0x2000034c
 80068c4:	40026410 	.word	0x40026410
 80068c8:	40012100 	.word	0x40012100
 80068cc:	200003ac 	.word	0x200003ac
 80068d0:	40026440 	.word	0x40026440
 80068d4:	40012200 	.word	0x40012200
 80068d8:	2000025c 	.word	0x2000025c
 80068dc:	40026428 	.word	0x40026428

080068e0 <ADC_Init>:

/* USER CODE BEGIN 1 */


void ADC_Init(void)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	af00      	add	r7, sp, #0

	  // ADC Starting
	  HAL_ADC_Start_DMA(&hadc1, AD_Iu, 2);
 80068e4:	2202      	movs	r2, #2
 80068e6:	4908      	ldr	r1, [pc, #32]	; (8006908 <ADC_Init+0x28>)
 80068e8:	4808      	ldr	r0, [pc, #32]	; (800690c <ADC_Init+0x2c>)
 80068ea:	f7fa fba1 	bl	8001030 <HAL_ADC_Start_DMA>
	  HAL_ADC_Start_DMA(&hadc2, AD_Iv, 1);
 80068ee:	2201      	movs	r2, #1
 80068f0:	4907      	ldr	r1, [pc, #28]	; (8006910 <ADC_Init+0x30>)
 80068f2:	4808      	ldr	r0, [pc, #32]	; (8006914 <ADC_Init+0x34>)
 80068f4:	f7fa fb9c 	bl	8001030 <HAL_ADC_Start_DMA>
	  HAL_ADC_Start_DMA(&hadc3, AD_Iw, 1);
 80068f8:	2201      	movs	r2, #1
 80068fa:	4907      	ldr	r1, [pc, #28]	; (8006918 <ADC_Init+0x38>)
 80068fc:	4807      	ldr	r0, [pc, #28]	; (800691c <ADC_Init+0x3c>)
 80068fe:	f7fa fb97 	bl	8001030 <HAL_ADC_Start_DMA>

}
 8006902:	bf00      	nop
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	20000120 	.word	0x20000120
 800690c:	200002bc 	.word	0x200002bc
 8006910:	20000124 	.word	0x20000124
 8006914:	20000214 	.word	0x20000214
 8006918:	20000128 	.word	0x20000128
 800691c:	20000304 	.word	0x20000304

08006920 <get_current_dq>:


void get_current_dq(float *Id, float *Iq, int SVM_sector, float cos_theta_re, float sin_theta_re)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
 8006926:	6178      	str	r0, [r7, #20]
 8006928:	6139      	str	r1, [r7, #16]
 800692a:	60fa      	str	r2, [r7, #12]
 800692c:	ed87 0a02 	vstr	s0, [r7, #8]
 8006930:	edc7 0a01 	vstr	s1, [r7, #4]
	AD_Iu = HAL_ADC_GetValue(&hadc1);
	AD_Iv = HAL_ADC_GetValue(&hadc2);
	AD_Iw = HAL_ADC_GetValue(&hadc3);
	*/

	HAL_ADC_Start_DMA(&hadc1, AD_Iu, 2);
 8006934:	2202      	movs	r2, #2
 8006936:	49be      	ldr	r1, [pc, #760]	; (8006c30 <get_current_dq+0x310>)
 8006938:	48be      	ldr	r0, [pc, #760]	; (8006c34 <get_current_dq+0x314>)
 800693a:	f7fa fb79 	bl	8001030 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, AD_Iv, 1);
 800693e:	2201      	movs	r2, #1
 8006940:	49bd      	ldr	r1, [pc, #756]	; (8006c38 <get_current_dq+0x318>)
 8006942:	48be      	ldr	r0, [pc, #760]	; (8006c3c <get_current_dq+0x31c>)
 8006944:	f7fa fb74 	bl	8001030 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc3, AD_Iw, 1);
 8006948:	2201      	movs	r2, #1
 800694a:	49bd      	ldr	r1, [pc, #756]	; (8006c40 <get_current_dq+0x320>)
 800694c:	48bd      	ldr	r0, [pc, #756]	; (8006c44 <get_current_dq+0x324>)
 800694e:	f7fa fb6f 	bl	8001030 <HAL_ADC_Start_DMA>

#endif

#if _MEDF_ENABLE_

	AD_Iu_buf[pos_MEDF_I] = (int32_t)AD_Iu[0];
 8006952:	4bb7      	ldr	r3, [pc, #732]	; (8006c30 <get_current_dq+0x310>)
 8006954:	881b      	ldrh	r3, [r3, #0]
 8006956:	b29a      	uxth	r2, r3
 8006958:	4bbb      	ldr	r3, [pc, #748]	; (8006c48 <get_current_dq+0x328>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4611      	mov	r1, r2
 800695e:	4abb      	ldr	r2, [pc, #748]	; (8006c4c <get_current_dq+0x32c>)
 8006960:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	AD_Iv_buf[pos_MEDF_I] = (int32_t)AD_Iv[0];
 8006964:	4bb4      	ldr	r3, [pc, #720]	; (8006c38 <get_current_dq+0x318>)
 8006966:	881b      	ldrh	r3, [r3, #0]
 8006968:	b29a      	uxth	r2, r3
 800696a:	4bb7      	ldr	r3, [pc, #732]	; (8006c48 <get_current_dq+0x328>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4611      	mov	r1, r2
 8006970:	4ab7      	ldr	r2, [pc, #732]	; (8006c50 <get_current_dq+0x330>)
 8006972:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	AD_Iw_buf[pos_MEDF_I] = (int32_t)AD_Iw[0];
 8006976:	4bb2      	ldr	r3, [pc, #712]	; (8006c40 <get_current_dq+0x320>)
 8006978:	881b      	ldrh	r3, [r3, #0]
 800697a:	b29a      	uxth	r2, r3
 800697c:	4bb2      	ldr	r3, [pc, #712]	; (8006c48 <get_current_dq+0x328>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4611      	mov	r1, r2
 8006982:	4ab4      	ldr	r2, [pc, #720]	; (8006c54 <get_current_dq+0x334>)
 8006984:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	pos_MEDF_I += 1;
 8006988:	4baf      	ldr	r3, [pc, #700]	; (8006c48 <get_current_dq+0x328>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	3301      	adds	r3, #1
 800698e:	4aae      	ldr	r2, [pc, #696]	; (8006c48 <get_current_dq+0x328>)
 8006990:	6013      	str	r3, [r2, #0]
	if(pos_MEDF_I >= N_MEDF_I)
 8006992:	4bad      	ldr	r3, [pc, #692]	; (8006c48 <get_current_dq+0x328>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	2b02      	cmp	r3, #2
 8006998:	dd02      	ble.n	80069a0 <get_current_dq+0x80>
	{
		pos_MEDF_I = 0;
 800699a:	4bab      	ldr	r3, [pc, #684]	; (8006c48 <get_current_dq+0x328>)
 800699c:	2200      	movs	r2, #0
 800699e:	601a      	str	r2, [r3, #0]
	}

	AD_Iu_MEDF = median3(AD_Iu_buf);
 80069a0:	48aa      	ldr	r0, [pc, #680]	; (8006c4c <get_current_dq+0x32c>)
 80069a2:	f000 f979 	bl	8006c98 <median3>
 80069a6:	4602      	mov	r2, r0
 80069a8:	4bab      	ldr	r3, [pc, #684]	; (8006c58 <get_current_dq+0x338>)
 80069aa:	601a      	str	r2, [r3, #0]
	AD_Iv_MEDF = median3(AD_Iv_buf);
 80069ac:	48a8      	ldr	r0, [pc, #672]	; (8006c50 <get_current_dq+0x330>)
 80069ae:	f000 f973 	bl	8006c98 <median3>
 80069b2:	4602      	mov	r2, r0
 80069b4:	4ba9      	ldr	r3, [pc, #676]	; (8006c5c <get_current_dq+0x33c>)
 80069b6:	601a      	str	r2, [r3, #0]
	AD_Iw_MEDF = median3(AD_Iw_buf);
 80069b8:	48a6      	ldr	r0, [pc, #664]	; (8006c54 <get_current_dq+0x334>)
 80069ba:	f000 f96d 	bl	8006c98 <median3>
 80069be:	4602      	mov	r2, r0
 80069c0:	4ba7      	ldr	r3, [pc, #668]	; (8006c60 <get_current_dq+0x340>)
 80069c2:	601a      	str	r2, [r3, #0]

	V_Iu = (float)AD_Iu_MEDF / AD_Range * Vref_AD - V_Iu_offset;
 80069c4:	4ba4      	ldr	r3, [pc, #656]	; (8006c58 <get_current_dq+0x338>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	ee07 3a90 	vmov	s15, r3
 80069cc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80069d0:	eddf 7aa4 	vldr	s15, [pc, #656]	; 8006c64 <get_current_dq+0x344>
 80069d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80069d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069dc:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 8006c68 <get_current_dq+0x348>
 80069e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80069e4:	4ba1      	ldr	r3, [pc, #644]	; (8006c6c <get_current_dq+0x34c>)
 80069e6:	edd3 7a00 	vldr	s15, [r3]
 80069ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069ee:	4ba0      	ldr	r3, [pc, #640]	; (8006c70 <get_current_dq+0x350>)
 80069f0:	edc3 7a00 	vstr	s15, [r3]
	V_Iv = (float)AD_Iv_MEDF / AD_Range * Vref_AD - V_Iv_offset;
 80069f4:	4b99      	ldr	r3, [pc, #612]	; (8006c5c <get_current_dq+0x33c>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	ee07 3a90 	vmov	s15, r3
 80069fc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006a00:	eddf 7a98 	vldr	s15, [pc, #608]	; 8006c64 <get_current_dq+0x344>
 8006a04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a0c:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8006c68 <get_current_dq+0x348>
 8006a10:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006a14:	4b97      	ldr	r3, [pc, #604]	; (8006c74 <get_current_dq+0x354>)
 8006a16:	edd3 7a00 	vldr	s15, [r3]
 8006a1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a1e:	4b96      	ldr	r3, [pc, #600]	; (8006c78 <get_current_dq+0x358>)
 8006a20:	edc3 7a00 	vstr	s15, [r3]
	V_Iw = (float)AD_Iw_MEDF / AD_Range * Vref_AD - V_Iw_offset;
 8006a24:	4b8e      	ldr	r3, [pc, #568]	; (8006c60 <get_current_dq+0x340>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	ee07 3a90 	vmov	s15, r3
 8006a2c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006a30:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8006c64 <get_current_dq+0x344>
 8006a34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a3c:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8006c68 <get_current_dq+0x348>
 8006a40:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006a44:	4b8d      	ldr	r3, [pc, #564]	; (8006c7c <get_current_dq+0x35c>)
 8006a46:	edd3 7a00 	vldr	s15, [r3]
 8006a4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a4e:	4b8c      	ldr	r3, [pc, #560]	; (8006c80 <get_current_dq+0x360>)
 8006a50:	edc3 7a00 	vstr	s15, [r3]

#endif

	//Vdc = Vdc * 0.9 + 0.1 * (float)AD_Iu[1] / AD_Range * Vref_AD * Gain_Vdc_sense;

	switch(SVM_sector)
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2b05      	cmp	r3, #5
 8006a58:	d874      	bhi.n	8006b44 <get_current_dq+0x224>
 8006a5a:	a201      	add	r2, pc, #4	; (adr r2, 8006a60 <get_current_dq+0x140>)
 8006a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a60:	08006a79 	.word	0x08006a79
 8006a64:	08006abd 	.word	0x08006abd
 8006a68:	08006abd 	.word	0x08006abd
 8006a6c:	08006b01 	.word	0x08006b01
 8006a70:	08006b01 	.word	0x08006b01
 8006a74:	08006a79 	.word	0x08006a79
	{
	case 0: case 5:
		Iv = V_Iv * Gain_currentSense;
 8006a78:	4b7f      	ldr	r3, [pc, #508]	; (8006c78 <get_current_dq+0x358>)
 8006a7a:	edd3 7a00 	vldr	s15, [r3]
 8006a7e:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8006a82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006a86:	4b7f      	ldr	r3, [pc, #508]	; (8006c84 <get_current_dq+0x364>)
 8006a88:	edc3 7a00 	vstr	s15, [r3]
		Iw = V_Iw * Gain_currentSense;
 8006a8c:	4b7c      	ldr	r3, [pc, #496]	; (8006c80 <get_current_dq+0x360>)
 8006a8e:	edd3 7a00 	vldr	s15, [r3]
 8006a92:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8006a96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006a9a:	4b7b      	ldr	r3, [pc, #492]	; (8006c88 <get_current_dq+0x368>)
 8006a9c:	edc3 7a00 	vstr	s15, [r3]
		Iu = - Iv - Iw;
 8006aa0:	4b78      	ldr	r3, [pc, #480]	; (8006c84 <get_current_dq+0x364>)
 8006aa2:	edd3 7a00 	vldr	s15, [r3]
 8006aa6:	eeb1 7a67 	vneg.f32	s14, s15
 8006aaa:	4b77      	ldr	r3, [pc, #476]	; (8006c88 <get_current_dq+0x368>)
 8006aac:	edd3 7a00 	vldr	s15, [r3]
 8006ab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ab4:	4b75      	ldr	r3, [pc, #468]	; (8006c8c <get_current_dq+0x36c>)
 8006ab6:	edc3 7a00 	vstr	s15, [r3]
		break;
 8006aba:	e043      	b.n	8006b44 <get_current_dq+0x224>

	case 1: case 2:
		Iw = V_Iw * Gain_currentSense;
 8006abc:	4b70      	ldr	r3, [pc, #448]	; (8006c80 <get_current_dq+0x360>)
 8006abe:	edd3 7a00 	vldr	s15, [r3]
 8006ac2:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8006ac6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006aca:	4b6f      	ldr	r3, [pc, #444]	; (8006c88 <get_current_dq+0x368>)
 8006acc:	edc3 7a00 	vstr	s15, [r3]
		Iu = V_Iu * Gain_currentSense;
 8006ad0:	4b67      	ldr	r3, [pc, #412]	; (8006c70 <get_current_dq+0x350>)
 8006ad2:	edd3 7a00 	vldr	s15, [r3]
 8006ad6:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8006ada:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006ade:	4b6b      	ldr	r3, [pc, #428]	; (8006c8c <get_current_dq+0x36c>)
 8006ae0:	edc3 7a00 	vstr	s15, [r3]
		Iv = - Iw - Iu;
 8006ae4:	4b68      	ldr	r3, [pc, #416]	; (8006c88 <get_current_dq+0x368>)
 8006ae6:	edd3 7a00 	vldr	s15, [r3]
 8006aea:	eeb1 7a67 	vneg.f32	s14, s15
 8006aee:	4b67      	ldr	r3, [pc, #412]	; (8006c8c <get_current_dq+0x36c>)
 8006af0:	edd3 7a00 	vldr	s15, [r3]
 8006af4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006af8:	4b62      	ldr	r3, [pc, #392]	; (8006c84 <get_current_dq+0x364>)
 8006afa:	edc3 7a00 	vstr	s15, [r3]
		break;
 8006afe:	e021      	b.n	8006b44 <get_current_dq+0x224>

	case 3: case 4:
		Iu = V_Iu * Gain_currentSense;
 8006b00:	4b5b      	ldr	r3, [pc, #364]	; (8006c70 <get_current_dq+0x350>)
 8006b02:	edd3 7a00 	vldr	s15, [r3]
 8006b06:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8006b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b0e:	4b5f      	ldr	r3, [pc, #380]	; (8006c8c <get_current_dq+0x36c>)
 8006b10:	edc3 7a00 	vstr	s15, [r3]
		Iv = V_Iv * Gain_currentSense;
 8006b14:	4b58      	ldr	r3, [pc, #352]	; (8006c78 <get_current_dq+0x358>)
 8006b16:	edd3 7a00 	vldr	s15, [r3]
 8006b1a:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8006b1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b22:	4b58      	ldr	r3, [pc, #352]	; (8006c84 <get_current_dq+0x364>)
 8006b24:	edc3 7a00 	vstr	s15, [r3]
		Iw = - Iu - Iv;
 8006b28:	4b58      	ldr	r3, [pc, #352]	; (8006c8c <get_current_dq+0x36c>)
 8006b2a:	edd3 7a00 	vldr	s15, [r3]
 8006b2e:	eeb1 7a67 	vneg.f32	s14, s15
 8006b32:	4b54      	ldr	r3, [pc, #336]	; (8006c84 <get_current_dq+0x364>)
 8006b34:	edd3 7a00 	vldr	s15, [r3]
 8006b38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b3c:	4b52      	ldr	r3, [pc, #328]	; (8006c88 <get_current_dq+0x368>)
 8006b3e:	edc3 7a00 	vstr	s15, [r3]
		break;
 8006b42:	bf00      	nop
	}

	*Id = 0.8165f * (Iu * cos_theta_re + Iv * (-0.5f * cos_theta_re + 0.855f * sin_theta_re) + Iw * (-0.5f * cos_theta_re - 0.855f * sin_theta_re));
 8006b44:	4b51      	ldr	r3, [pc, #324]	; (8006c8c <get_current_dq+0x36c>)
 8006b46:	ed93 7a00 	vldr	s14, [r3]
 8006b4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8006b4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b52:	edd7 7a02 	vldr	s15, [r7, #8]
 8006b56:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
 8006b5a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006b5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006b62:	ed9f 6a4b 	vldr	s12, [pc, #300]	; 8006c90 <get_current_dq+0x370>
 8006b66:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006b6a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006b6e:	4b45      	ldr	r3, [pc, #276]	; (8006c84 <get_current_dq+0x364>)
 8006b70:	edd3 7a00 	vldr	s15, [r3]
 8006b74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006b78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b7c:	edd7 7a02 	vldr	s15, [r7, #8]
 8006b80:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
 8006b84:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006b88:	edd7 7a01 	vldr	s15, [r7, #4]
 8006b8c:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8006c90 <get_current_dq+0x370>
 8006b90:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006b94:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006b98:	4b3b      	ldr	r3, [pc, #236]	; (8006c88 <get_current_dq+0x368>)
 8006b9a:	edd3 7a00 	vldr	s15, [r3]
 8006b9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ba6:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8006c94 <get_current_dq+0x374>
 8006baa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	edc3 7a00 	vstr	s15, [r3]
	*Iq = 0.8165f * (-Iu * sin_theta_re + Iv * (0.5f * sin_theta_re + 0.855f * cos_theta_re) + Iw * (0.5f * sin_theta_re - 0.855f * cos_theta_re));
 8006bb4:	4b35      	ldr	r3, [pc, #212]	; (8006c8c <get_current_dq+0x36c>)
 8006bb6:	edd3 7a00 	vldr	s15, [r3]
 8006bba:	eeb1 7a67 	vneg.f32	s14, s15
 8006bbe:	edd7 7a01 	vldr	s15, [r7, #4]
 8006bc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006bc6:	edd7 7a01 	vldr	s15, [r7, #4]
 8006bca:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8006bce:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006bd2:	edd7 7a02 	vldr	s15, [r7, #8]
 8006bd6:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8006c90 <get_current_dq+0x370>
 8006bda:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006bde:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006be2:	4b28      	ldr	r3, [pc, #160]	; (8006c84 <get_current_dq+0x364>)
 8006be4:	edd3 7a00 	vldr	s15, [r3]
 8006be8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006bec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006bf0:	edd7 7a01 	vldr	s15, [r7, #4]
 8006bf4:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8006bf8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006bfc:	edd7 7a02 	vldr	s15, [r7, #8]
 8006c00:	ed9f 6a23 	vldr	s12, [pc, #140]	; 8006c90 <get_current_dq+0x370>
 8006c04:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006c08:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006c0c:	4b1e      	ldr	r3, [pc, #120]	; (8006c88 <get_current_dq+0x368>)
 8006c0e:	edd3 7a00 	vldr	s15, [r3]
 8006c12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006c16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c1a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8006c94 <get_current_dq+0x374>
 8006c1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	edc3 7a00 	vstr	s15, [r3]


	return;
 8006c28:	bf00      	nop

}
 8006c2a:	3718      	adds	r7, #24
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	20000120 	.word	0x20000120
 8006c34:	200002bc 	.word	0x200002bc
 8006c38:	20000124 	.word	0x20000124
 8006c3c:	20000214 	.word	0x20000214
 8006c40:	20000128 	.word	0x20000128
 8006c44:	20000304 	.word	0x20000304
 8006c48:	20000144 	.word	0x20000144
 8006c4c:	20000148 	.word	0x20000148
 8006c50:	20000154 	.word	0x20000154
 8006c54:	20000160 	.word	0x20000160
 8006c58:	2000016c 	.word	0x2000016c
 8006c5c:	20000170 	.word	0x20000170
 8006c60:	20000174 	.word	0x20000174
 8006c64:	00001000 	.word	0x00001000
 8006c68:	40533333 	.word	0x40533333
 8006c6c:	20000024 	.word	0x20000024
 8006c70:	2000012c 	.word	0x2000012c
 8006c74:	20000028 	.word	0x20000028
 8006c78:	20000130 	.word	0x20000130
 8006c7c:	2000002c 	.word	0x2000002c
 8006c80:	20000134 	.word	0x20000134
 8006c84:	2000013c 	.word	0x2000013c
 8006c88:	20000140 	.word	0x20000140
 8006c8c:	20000138 	.word	0x20000138
 8006c90:	3f5ae148 	.word	0x3f5ae148
 8006c94:	3f510625 	.word	0x3f510625

08006c98 <median3>:



extern int32_t median3(int32_t *buf)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]

	if(buf[0] < buf[1])
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	3304      	adds	r3, #4
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	da17      	bge.n	8006cde <median3+0x46>
	{
		if(buf[2] < buf[0])			return buf[0];
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	3308      	adds	r3, #8
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	da02      	bge.n	8006cc2 <median3+0x2a>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	e025      	b.n	8006d0e <median3+0x76>
		else if(buf[2] < buf[1])	return buf[2];
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	3308      	adds	r3, #8
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	3304      	adds	r3, #4
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	da02      	bge.n	8006cd8 <median3+0x40>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	689b      	ldr	r3, [r3, #8]
 8006cd6:	e01a      	b.n	8006d0e <median3+0x76>
		else						return buf[1];
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	e017      	b.n	8006d0e <median3+0x76>
	}
	else
	{
		if(buf[2] < buf[1])			return buf[1];
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	3308      	adds	r3, #8
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	3304      	adds	r3, #4
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	429a      	cmp	r2, r3
 8006cec:	da02      	bge.n	8006cf4 <median3+0x5c>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	e00c      	b.n	8006d0e <median3+0x76>
		else if(buf[2] < buf[1])	return buf[2];
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	3308      	adds	r3, #8
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	3304      	adds	r3, #4
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	da02      	bge.n	8006d0a <median3+0x72>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	e001      	b.n	8006d0e <median3+0x76>
		else						return buf[0];
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
	}

	return 0;
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	370c      	adds	r7, #12
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
	...

08006d1c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8006d20:	4b18      	ldr	r3, [pc, #96]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d22:	4a19      	ldr	r2, [pc, #100]	; (8006d88 <MX_CAN1_Init+0x6c>)
 8006d24:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 8006d26:	4b17      	ldr	r3, [pc, #92]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d28:	2204      	movs	r2, #4
 8006d2a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8006d2c:	4b15      	ldr	r3, [pc, #84]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d2e:	2200      	movs	r2, #0
 8006d30:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8006d32:	4b14      	ldr	r3, [pc, #80]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d34:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006d38:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8006d3a:	4b12      	ldr	r3, [pc, #72]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d3c:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8006d40:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8006d42:	4b10      	ldr	r3, [pc, #64]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d44:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006d48:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8006d4a:	4b0e      	ldr	r3, [pc, #56]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8006d50:	4b0c      	ldr	r3, [pc, #48]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d52:	2200      	movs	r2, #0
 8006d54:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8006d56:	4b0b      	ldr	r3, [pc, #44]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d58:	2200      	movs	r2, #0
 8006d5a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8006d5c:	4b09      	ldr	r3, [pc, #36]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d5e:	2200      	movs	r2, #0
 8006d60:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8006d62:	4b08      	ldr	r3, [pc, #32]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d64:	2200      	movs	r2, #0
 8006d66:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8006d68:	4b06      	ldr	r3, [pc, #24]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8006d6e:	4805      	ldr	r0, [pc, #20]	; (8006d84 <MX_CAN1_Init+0x68>)
 8006d70:	f7fa fd1e 	bl	80017b0 <HAL_CAN_Init>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d001      	beq.n	8006d7e <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8006d7a:	f000 fd99 	bl	80078b0 <Error_Handler>
  }

}
 8006d7e:	bf00      	nop
 8006d80:	bd80      	pop	{r7, pc}
 8006d82:	bf00      	nop
 8006d84:	20000458 	.word	0x20000458
 8006d88:	40006400 	.word	0x40006400

08006d8c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b08a      	sub	sp, #40	; 0x28
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d94:	f107 0314 	add.w	r3, r7, #20
 8006d98:	2200      	movs	r2, #0
 8006d9a:	601a      	str	r2, [r3, #0]
 8006d9c:	605a      	str	r2, [r3, #4]
 8006d9e:	609a      	str	r2, [r3, #8]
 8006da0:	60da      	str	r2, [r3, #12]
 8006da2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a21      	ldr	r2, [pc, #132]	; (8006e30 <HAL_CAN_MspInit+0xa4>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d13c      	bne.n	8006e28 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8006dae:	2300      	movs	r3, #0
 8006db0:	613b      	str	r3, [r7, #16]
 8006db2:	4b20      	ldr	r3, [pc, #128]	; (8006e34 <HAL_CAN_MspInit+0xa8>)
 8006db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db6:	4a1f      	ldr	r2, [pc, #124]	; (8006e34 <HAL_CAN_MspInit+0xa8>)
 8006db8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8006dbe:	4b1d      	ldr	r3, [pc, #116]	; (8006e34 <HAL_CAN_MspInit+0xa8>)
 8006dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dc6:	613b      	str	r3, [r7, #16]
 8006dc8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006dca:	2300      	movs	r3, #0
 8006dcc:	60fb      	str	r3, [r7, #12]
 8006dce:	4b19      	ldr	r3, [pc, #100]	; (8006e34 <HAL_CAN_MspInit+0xa8>)
 8006dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd2:	4a18      	ldr	r2, [pc, #96]	; (8006e34 <HAL_CAN_MspInit+0xa8>)
 8006dd4:	f043 0301 	orr.w	r3, r3, #1
 8006dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8006dda:	4b16      	ldr	r3, [pc, #88]	; (8006e34 <HAL_CAN_MspInit+0xa8>)
 8006ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dde:	f003 0301 	and.w	r3, r3, #1
 8006de2:	60fb      	str	r3, [r7, #12]
 8006de4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006de6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8006dea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dec:	2302      	movs	r3, #2
 8006dee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006df0:	2300      	movs	r3, #0
 8006df2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006df4:	2303      	movs	r3, #3
 8006df6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8006df8:	2309      	movs	r3, #9
 8006dfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006dfc:	f107 0314 	add.w	r3, r7, #20
 8006e00:	4619      	mov	r1, r3
 8006e02:	480d      	ldr	r0, [pc, #52]	; (8006e38 <HAL_CAN_MspInit+0xac>)
 8006e04:	f7fb fefa 	bl	8002bfc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8006e08:	2200      	movs	r2, #0
 8006e0a:	2100      	movs	r1, #0
 8006e0c:	2013      	movs	r0, #19
 8006e0e:	f7fb fb22 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8006e12:	2013      	movs	r0, #19
 8006e14:	f7fb fb3b 	bl	800248e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8006e18:	2200      	movs	r2, #0
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	2014      	movs	r0, #20
 8006e1e:	f7fb fb1a 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8006e22:	2014      	movs	r0, #20
 8006e24:	f7fb fb33 	bl	800248e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8006e28:	bf00      	nop
 8006e2a:	3728      	adds	r7, #40	; 0x28
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	40006400 	.word	0x40006400
 8006e34:	40023800 	.word	0x40023800
 8006e38:	40020000 	.word	0x40020000

08006e3c <CAN_Init>:

/* USER CODE BEGIN 1 */


void CAN_Init()
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	af00      	add	r7, sp, #0

	motorChannel = getChannel();
 8006e40:	f000 f84a 	bl	8006ed8 <getChannel>
 8006e44:	4603      	mov	r3, r0
 8006e46:	461a      	mov	r2, r3
 8006e48:	4b20      	ldr	r3, [pc, #128]	; (8006ecc <CAN_Init+0x90>)
 8006e4a:	701a      	strb	r2, [r3, #0]


	sFilterConfig.FilterBank = 0;
 8006e4c:	4b20      	ldr	r3, [pc, #128]	; (8006ed0 <CAN_Init+0x94>)
 8006e4e:	2200      	movs	r2, #0
 8006e50:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8006e52:	4b1f      	ldr	r3, [pc, #124]	; (8006ed0 <CAN_Init+0x94>)
 8006e54:	2200      	movs	r2, #0
 8006e56:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8006e58:	4b1d      	ldr	r3, [pc, #116]	; (8006ed0 <CAN_Init+0x94>)
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x2000 | motorChannel << 10;
 8006e5e:	4b1b      	ldr	r3, [pc, #108]	; (8006ecc <CAN_Init+0x90>)
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	029b      	lsls	r3, r3, #10
 8006e64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006e68:	461a      	mov	r2, r3
 8006e6a:	4b19      	ldr	r3, [pc, #100]	; (8006ed0 <CAN_Init+0x94>)
 8006e6c:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8006e6e:	4b18      	ldr	r3, [pc, #96]	; (8006ed0 <CAN_Init+0x94>)
 8006e70:	2200      	movs	r2, #0
 8006e72:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0xfc00;
 8006e74:	4b16      	ldr	r3, [pc, #88]	; (8006ed0 <CAN_Init+0x94>)
 8006e76:	f44f 427c 	mov.w	r2, #64512	; 0xfc00
 8006e7a:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0006;
 8006e7c:	4b14      	ldr	r3, [pc, #80]	; (8006ed0 <CAN_Init+0x94>)
 8006e7e:	2206      	movs	r2, #6
 8006e80:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8006e82:	4b13      	ldr	r3, [pc, #76]	; (8006ed0 <CAN_Init+0x94>)
 8006e84:	2200      	movs	r2, #0
 8006e86:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8006e88:	4b11      	ldr	r3, [pc, #68]	; (8006ed0 <CAN_Init+0x94>)
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8006e8e:	4b10      	ldr	r3, [pc, #64]	; (8006ed0 <CAN_Init+0x94>)
 8006e90:	220e      	movs	r2, #14
 8006e92:	625a      	str	r2, [r3, #36]	; 0x24

	if(HAL_CAN_ConfigFilter(&hcan1,&sFilterConfig) != HAL_OK)
 8006e94:	490e      	ldr	r1, [pc, #56]	; (8006ed0 <CAN_Init+0x94>)
 8006e96:	480f      	ldr	r0, [pc, #60]	; (8006ed4 <CAN_Init+0x98>)
 8006e98:	f7fa fd86 	bl	80019a8 <HAL_CAN_ConfigFilter>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d001      	beq.n	8006ea6 <CAN_Init+0x6a>
	{
	  Error_Handler();
 8006ea2:	f000 fd05 	bl	80078b0 <Error_Handler>
	}

	if(HAL_CAN_Start(&hcan1) != HAL_OK)
 8006ea6:	480b      	ldr	r0, [pc, #44]	; (8006ed4 <CAN_Init+0x98>)
 8006ea8:	f7fa fe5e 	bl	8001b68 <HAL_CAN_Start>
 8006eac:	4603      	mov	r3, r0
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d001      	beq.n	8006eb6 <CAN_Init+0x7a>
	{
	  Error_Handler();
 8006eb2:	f000 fcfd 	bl	80078b0 <Error_Handler>
	}

	if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 8006eb6:	2103      	movs	r1, #3
 8006eb8:	4806      	ldr	r0, [pc, #24]	; (8006ed4 <CAN_Init+0x98>)
 8006eba:	f7fa ffac 	bl	8001e16 <HAL_CAN_ActivateNotification>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d001      	beq.n	8006ec8 <CAN_Init+0x8c>
	{
	  Error_Handler();
 8006ec4:	f000 fcf4 	bl	80078b0 <Error_Handler>
	}


}
 8006ec8:	bf00      	nop
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	20000178 	.word	0x20000178
 8006ed0:	2000040c 	.word	0x2000040c
 8006ed4:	20000458 	.word	0x20000458

08006ed8 <getChannel>:


uint8_t getChannel()
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	71fb      	strb	r3, [r7, #7]

	ch |= !HAL_GPIO_ReadPin(CH_b0_GPIO_Port, CH_b0_Pin) << 0;
 8006ee2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006ee6:	481b      	ldr	r0, [pc, #108]	; (8006f54 <getChannel+0x7c>)
 8006ee8:	f7fc f81a 	bl	8002f20 <HAL_GPIO_ReadPin>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	bf0c      	ite	eq
 8006ef2:	2301      	moveq	r3, #1
 8006ef4:	2300      	movne	r3, #0
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	b25a      	sxtb	r2, r3
 8006efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	b25b      	sxtb	r3, r3
 8006f02:	71fb      	strb	r3, [r7, #7]
	ch |= !HAL_GPIO_ReadPin(CH_b1_GPIO_Port, CH_b1_Pin) << 1;
 8006f04:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006f08:	4812      	ldr	r0, [pc, #72]	; (8006f54 <getChannel+0x7c>)
 8006f0a:	f7fc f809 	bl	8002f20 <HAL_GPIO_ReadPin>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d101      	bne.n	8006f18 <getChannel+0x40>
 8006f14:	2302      	movs	r3, #2
 8006f16:	e000      	b.n	8006f1a <getChannel+0x42>
 8006f18:	2300      	movs	r3, #0
 8006f1a:	b25a      	sxtb	r2, r3
 8006f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	b25b      	sxtb	r3, r3
 8006f24:	71fb      	strb	r3, [r7, #7]
	ch |= !HAL_GPIO_ReadPin(CH_b2_GPIO_Port, CH_b2_Pin) << 2;
 8006f26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f2a:	480a      	ldr	r0, [pc, #40]	; (8006f54 <getChannel+0x7c>)
 8006f2c:	f7fb fff8 	bl	8002f20 <HAL_GPIO_ReadPin>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d101      	bne.n	8006f3a <getChannel+0x62>
 8006f36:	2304      	movs	r3, #4
 8006f38:	e000      	b.n	8006f3c <getChannel+0x64>
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	b25a      	sxtb	r2, r3
 8006f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	b25b      	sxtb	r3, r3
 8006f46:	71fb      	strb	r3, [r7, #7]

	return ch;
 8006f48:	79fb      	ldrb	r3, [r7, #7]
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3708      	adds	r7, #8
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	40020400 	.word	0x40020400

08006f58 <HAL_CAN_TxMailbox0CompleteCallback>:




void HAL_CAN_TxMailbox0CompleteCallback (CAN_HandleTypeDef * hcan)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b082      	sub	sp, #8
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
	{
	}
	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
 8006f60:	2200      	movs	r2, #0
 8006f62:	2140      	movs	r1, #64	; 0x40
 8006f64:	4803      	ldr	r0, [pc, #12]	; (8006f74 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>)
 8006f66:	f7fb fff3 	bl	8002f50 <HAL_GPIO_WritePin>

}
 8006f6a:	bf00      	nop
 8006f6c:	3708      	adds	r7, #8
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
 8006f72:	bf00      	nop
 8006f74:	40020400 	.word	0x40020400

08006f78 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback (CAN_HandleTypeDef * hcan)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b082      	sub	sp, #8
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
	{
	}
	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
 8006f80:	2200      	movs	r2, #0
 8006f82:	2140      	movs	r1, #64	; 0x40
 8006f84:	4803      	ldr	r0, [pc, #12]	; (8006f94 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>)
 8006f86:	f7fb ffe3 	bl	8002f50 <HAL_GPIO_WritePin>

}
 8006f8a:	bf00      	nop
 8006f8c:	3708      	adds	r7, #8
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	40020400 	.word	0x40020400

08006f98 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback (CAN_HandleTypeDef * hcan)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
	{
	}
	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	2140      	movs	r1, #64	; 0x40
 8006fa4:	4803      	ldr	r0, [pc, #12]	; (8006fb4 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>)
 8006fa6:	f7fb ffd3 	bl	8002f50 <HAL_GPIO_WritePin>

}
 8006faa:	bf00      	nop
 8006fac:	3708      	adds	r7, #8
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}
 8006fb2:	bf00      	nop
 8006fb4:	40020400 	.word	0x40020400

08006fb8 <HAL_CAN_RxFifo0MsgPendingCallback>:



void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b084      	sub	sp, #16
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
			uint8_t byte[4];
		};
	}controlRef;


	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can1RxHeader, can1RxData);
 8006fc0:	4b16      	ldr	r3, [pc, #88]	; (800701c <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8006fc2:	4a17      	ldr	r2, [pc, #92]	; (8007020 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8006fc4:	2100      	movs	r1, #0
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f7fa fe12 	bl	8001bf0 <HAL_CAN_GetRxMessage>

	can1RxFlg = 1;
 8006fcc:	4b15      	ldr	r3, [pc, #84]	; (8007024 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 8006fce:	2201      	movs	r2, #1
 8006fd0:	701a      	strb	r2, [r3, #0]

#if _ASR_ENABLE_ && !_APR_ENABLE_
	if(((can1RxHeader.StdId & 0x1c) >> 2) == 0x01 && can1RxHeader.DLC == 0x4)
 8006fd2:	4b13      	ldr	r3, [pc, #76]	; (8007020 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	089b      	lsrs	r3, r3, #2
 8006fd8:	f003 0307 	and.w	r3, r3, #7
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	d114      	bne.n	800700a <HAL_CAN_RxFifo0MsgPendingCallback+0x52>
 8006fe0:	4b0f      	ldr	r3, [pc, #60]	; (8007020 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8006fe2:	691b      	ldr	r3, [r3, #16]
 8006fe4:	2b04      	cmp	r3, #4
 8006fe6:	d110      	bne.n	800700a <HAL_CAN_RxFifo0MsgPendingCallback+0x52>
	{
		controlRef.byte[0] = can1RxData[0];
 8006fe8:	4b0c      	ldr	r3, [pc, #48]	; (800701c <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8006fea:	781b      	ldrb	r3, [r3, #0]
 8006fec:	733b      	strb	r3, [r7, #12]
		controlRef.byte[1] = can1RxData[1];
 8006fee:	4b0b      	ldr	r3, [pc, #44]	; (800701c <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8006ff0:	785b      	ldrb	r3, [r3, #1]
 8006ff2:	737b      	strb	r3, [r7, #13]
		controlRef.byte[2] = can1RxData[2];
 8006ff4:	4b09      	ldr	r3, [pc, #36]	; (800701c <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8006ff6:	789b      	ldrb	r3, [r3, #2]
 8006ff8:	73bb      	strb	r3, [r7, #14]
		controlRef.byte[3] = can1RxData[3];
 8006ffa:	4b08      	ldr	r3, [pc, #32]	; (800701c <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8006ffc:	78db      	ldrb	r3, [r3, #3]
 8006ffe:	73fb      	strb	r3, [r7, #15]

		omega_ref = controlRef.fval;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	4a09      	ldr	r2, [pc, #36]	; (8007028 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8007004:	6013      	str	r3, [r2, #0]

		timeoutReset();
 8007006:	f001 fe1b 	bl	8008c40 <timeoutReset>
		theta_ref = controlRef.fval;
	}
#endif


	HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_SET);
 800700a:	2201      	movs	r2, #1
 800700c:	2140      	movs	r1, #64	; 0x40
 800700e:	4807      	ldr	r0, [pc, #28]	; (800702c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8007010:	f7fb ff9e 	bl	8002f50 <HAL_GPIO_WritePin>

}
 8007014:	bf00      	nop
 8007016:	3710      	adds	r7, #16
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}
 800701c:	20000450 	.word	0x20000450
 8007020:	20000434 	.word	0x20000434
 8007024:	20000179 	.word	0x20000179
 8007028:	200000f4 	.word	0x200000f4
 800702c:	40020000 	.word	0x40020000

08007030 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b082      	sub	sp, #8
 8007034:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8007036:	2300      	movs	r3, #0
 8007038:	607b      	str	r3, [r7, #4]
 800703a:	4b14      	ldr	r3, [pc, #80]	; (800708c <MX_DMA_Init+0x5c>)
 800703c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800703e:	4a13      	ldr	r2, [pc, #76]	; (800708c <MX_DMA_Init+0x5c>)
 8007040:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007044:	6313      	str	r3, [r2, #48]	; 0x30
 8007046:	4b11      	ldr	r3, [pc, #68]	; (800708c <MX_DMA_Init+0x5c>)
 8007048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800704a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800704e:	607b      	str	r3, [r7, #4]
 8007050:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8007052:	2200      	movs	r2, #0
 8007054:	2100      	movs	r1, #0
 8007056:	2038      	movs	r0, #56	; 0x38
 8007058:	f7fb f9fd 	bl	8002456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800705c:	2038      	movs	r0, #56	; 0x38
 800705e:	f7fb fa16 	bl	800248e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8007062:	2200      	movs	r2, #0
 8007064:	2100      	movs	r1, #0
 8007066:	2039      	movs	r0, #57	; 0x39
 8007068:	f7fb f9f5 	bl	8002456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800706c:	2039      	movs	r0, #57	; 0x39
 800706e:	f7fb fa0e 	bl	800248e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8007072:	2200      	movs	r2, #0
 8007074:	2100      	movs	r1, #0
 8007076:	203a      	movs	r0, #58	; 0x3a
 8007078:	f7fb f9ed 	bl	8002456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800707c:	203a      	movs	r0, #58	; 0x3a
 800707e:	f7fb fa06 	bl	800248e <HAL_NVIC_EnableIRQ>

}
 8007082:	bf00      	nop
 8007084:	3708      	adds	r7, #8
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
 800708a:	bf00      	nop
 800708c:	40023800 	.word	0x40023800

08007090 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b08a      	sub	sp, #40	; 0x28
 8007094:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007096:	f107 0314 	add.w	r3, r7, #20
 800709a:	2200      	movs	r2, #0
 800709c:	601a      	str	r2, [r3, #0]
 800709e:	605a      	str	r2, [r3, #4]
 80070a0:	609a      	str	r2, [r3, #8]
 80070a2:	60da      	str	r2, [r3, #12]
 80070a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80070a6:	2300      	movs	r3, #0
 80070a8:	613b      	str	r3, [r7, #16]
 80070aa:	4b45      	ldr	r3, [pc, #276]	; (80071c0 <MX_GPIO_Init+0x130>)
 80070ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ae:	4a44      	ldr	r2, [pc, #272]	; (80071c0 <MX_GPIO_Init+0x130>)
 80070b0:	f043 0304 	orr.w	r3, r3, #4
 80070b4:	6313      	str	r3, [r2, #48]	; 0x30
 80070b6:	4b42      	ldr	r3, [pc, #264]	; (80071c0 <MX_GPIO_Init+0x130>)
 80070b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ba:	f003 0304 	and.w	r3, r3, #4
 80070be:	613b      	str	r3, [r7, #16]
 80070c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80070c2:	2300      	movs	r3, #0
 80070c4:	60fb      	str	r3, [r7, #12]
 80070c6:	4b3e      	ldr	r3, [pc, #248]	; (80071c0 <MX_GPIO_Init+0x130>)
 80070c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ca:	4a3d      	ldr	r2, [pc, #244]	; (80071c0 <MX_GPIO_Init+0x130>)
 80070cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070d0:	6313      	str	r3, [r2, #48]	; 0x30
 80070d2:	4b3b      	ldr	r3, [pc, #236]	; (80071c0 <MX_GPIO_Init+0x130>)
 80070d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070da:	60fb      	str	r3, [r7, #12]
 80070dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80070de:	2300      	movs	r3, #0
 80070e0:	60bb      	str	r3, [r7, #8]
 80070e2:	4b37      	ldr	r3, [pc, #220]	; (80071c0 <MX_GPIO_Init+0x130>)
 80070e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e6:	4a36      	ldr	r2, [pc, #216]	; (80071c0 <MX_GPIO_Init+0x130>)
 80070e8:	f043 0301 	orr.w	r3, r3, #1
 80070ec:	6313      	str	r3, [r2, #48]	; 0x30
 80070ee:	4b34      	ldr	r3, [pc, #208]	; (80071c0 <MX_GPIO_Init+0x130>)
 80070f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070f2:	f003 0301 	and.w	r3, r3, #1
 80070f6:	60bb      	str	r3, [r7, #8]
 80070f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80070fa:	2300      	movs	r3, #0
 80070fc:	607b      	str	r3, [r7, #4]
 80070fe:	4b30      	ldr	r3, [pc, #192]	; (80071c0 <MX_GPIO_Init+0x130>)
 8007100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007102:	4a2f      	ldr	r2, [pc, #188]	; (80071c0 <MX_GPIO_Init+0x130>)
 8007104:	f043 0302 	orr.w	r3, r3, #2
 8007108:	6313      	str	r3, [r2, #48]	; 0x30
 800710a:	4b2d      	ldr	r3, [pc, #180]	; (80071c0 <MX_GPIO_Init+0x130>)
 800710c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800710e:	f003 0302 	and.w	r3, r3, #2
 8007112:	607b      	str	r3, [r7, #4]
 8007114:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DB1_Pin|OP_CAL_Pin|GATE_EN_Pin, GPIO_PIN_RESET);
 8007116:	2200      	movs	r2, #0
 8007118:	f44f 61cc 	mov.w	r1, #1632	; 0x660
 800711c:	4829      	ldr	r0, [pc, #164]	; (80071c4 <MX_GPIO_Init+0x134>)
 800711e:	f7fb ff17 	bl	8002f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_NSS_Pin|DB2_Pin|DB0_Pin, GPIO_PIN_RESET);
 8007122:	2200      	movs	r2, #0
 8007124:	f241 0150 	movw	r1, #4176	; 0x1050
 8007128:	4827      	ldr	r0, [pc, #156]	; (80071c8 <MX_GPIO_Init+0x138>)
 800712a:	f7fb ff11 	bl	8002f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800712e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007132:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8007134:	4b25      	ldr	r3, [pc, #148]	; (80071cc <MX_GPIO_Init+0x13c>)
 8007136:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007138:	2300      	movs	r3, #0
 800713a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800713c:	f107 0314 	add.w	r3, r7, #20
 8007140:	4619      	mov	r1, r3
 8007142:	4823      	ldr	r0, [pc, #140]	; (80071d0 <MX_GPIO_Init+0x140>)
 8007144:	f7fb fd5a 	bl	8002bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|DB1_Pin|OP_CAL_Pin|GATE_EN_Pin;
 8007148:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 800714c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800714e:	2301      	movs	r3, #1
 8007150:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007152:	2300      	movs	r3, #0
 8007154:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007156:	2300      	movs	r3, #0
 8007158:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800715a:	f107 0314 	add.w	r3, r7, #20
 800715e:	4619      	mov	r1, r3
 8007160:	4818      	ldr	r0, [pc, #96]	; (80071c4 <MX_GPIO_Init+0x134>)
 8007162:	f7fb fd4b 	bl	8002bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|DB2_Pin|DB0_Pin;
 8007166:	f241 0350 	movw	r3, #4176	; 0x1050
 800716a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800716c:	2301      	movs	r3, #1
 800716e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007170:	2300      	movs	r3, #0
 8007172:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007174:	2300      	movs	r3, #0
 8007176:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007178:	f107 0314 	add.w	r3, r7, #20
 800717c:	4619      	mov	r1, r3
 800717e:	4812      	ldr	r0, [pc, #72]	; (80071c8 <MX_GPIO_Init+0x138>)
 8007180:	f7fb fd3c 	bl	8002bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CH_b0_Pin|CH_b1_Pin|CH_b2_Pin;
 8007184:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8007188:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800718a:	2300      	movs	r3, #0
 800718c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800718e:	2301      	movs	r3, #1
 8007190:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007192:	f107 0314 	add.w	r3, r7, #20
 8007196:	4619      	mov	r1, r3
 8007198:	480b      	ldr	r0, [pc, #44]	; (80071c8 <MX_GPIO_Init+0x138>)
 800719a:	f7fb fd2f 	bl	8002bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BR_FLT_Pin;
 800719e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80071a4:	2300      	movs	r3, #0
 80071a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071a8:	2300      	movs	r3, #0
 80071aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BR_FLT_GPIO_Port, &GPIO_InitStruct);
 80071ac:	f107 0314 	add.w	r3, r7, #20
 80071b0:	4619      	mov	r1, r3
 80071b2:	4804      	ldr	r0, [pc, #16]	; (80071c4 <MX_GPIO_Init+0x134>)
 80071b4:	f7fb fd22 	bl	8002bfc <HAL_GPIO_Init>

}
 80071b8:	bf00      	nop
 80071ba:	3728      	adds	r7, #40	; 0x28
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}
 80071c0:	40023800 	.word	0x40023800
 80071c4:	40020000 	.word	0x40020000
 80071c8:	40020400 	.word	0x40020400
 80071cc:	10210000 	.word	0x10210000
 80071d0:	40020800 	.word	0x40020800

080071d4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80071dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80071e0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80071e4:	f003 0301 	and.w	r3, r3, #1
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d013      	beq.n	8007214 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80071ec:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80071f0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80071f4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00b      	beq.n	8007214 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80071fc:	e000      	b.n	8007200 <ITM_SendChar+0x2c>
    {
      __NOP();
 80071fe:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8007200:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d0f9      	beq.n	80071fe <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800720a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	b2d2      	uxtb	r2, r2
 8007212:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8007214:	687b      	ldr	r3, [r7, #4]
}
 8007216:	4618      	mov	r0, r3
 8007218:	370c      	adds	r7, #12
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr

08007222 <_write>:
#endif



int _write(int file, char *ptr, int len)
{
 8007222:	b580      	push	{r7, lr}
 8007224:	b086      	sub	sp, #24
 8007226:	af00      	add	r7, sp, #0
 8007228:	60f8      	str	r0, [r7, #12]
 800722a:	60b9      	str	r1, [r7, #8]
 800722c:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 800722e:	2300      	movs	r3, #0
 8007230:	617b      	str	r3, [r7, #20]
 8007232:	e009      	b.n	8007248 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	1c5a      	adds	r2, r3, #1
 8007238:	60ba      	str	r2, [r7, #8]
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	4618      	mov	r0, r3
 800723e:	f7ff ffc9 	bl	80071d4 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	3301      	adds	r3, #1
 8007246:	617b      	str	r3, [r7, #20]
 8007248:	697a      	ldr	r2, [r7, #20]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	429a      	cmp	r2, r3
 800724e:	dbf1      	blt.n	8007234 <_write+0x12>
  }
  return len;
 8007250:	687b      	ldr	r3, [r7, #4]
}
 8007252:	4618      	mov	r0, r3
 8007254:	3718      	adds	r7, #24
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
 800725a:	0000      	movs	r0, r0
 800725c:	0000      	movs	r0, r0
	...

08007260 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007260:	b590      	push	{r4, r7, lr}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */


	int count = 0;
 8007266:	2300      	movs	r3, #0
 8007268:	607b      	str	r3, [r7, #4]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800726a:	f7f9 fe09 	bl	8000e80 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800726e:	f000 fab3 	bl	80077d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007272:	f7ff ff0d 	bl	8007090 <MX_GPIO_Init>
  MX_DMA_Init();
 8007276:	f7ff fedb 	bl	8007030 <MX_DMA_Init>
  MX_ADC1_Init();
 800727a:	f7ff f8dd 	bl	8006438 <MX_ADC1_Init>
  MX_ADC2_Init();
 800727e:	f7ff f92d 	bl	80064dc <MX_ADC2_Init>
  MX_ADC3_Init();
 8007282:	f7ff f97d 	bl	8006580 <MX_ADC3_Init>
  MX_CAN1_Init();
 8007286:	f7ff fd49 	bl	8006d1c <MX_CAN1_Init>
  MX_SPI2_Init();
 800728a:	f000 fec7 	bl	800801c <MX_SPI2_Init>
  MX_SPI3_Init();
 800728e:	f000 fefd 	bl	800808c <MX_SPI3_Init>
  MX_TIM8_Init();
 8007292:	f001 faf9 	bl	8008888 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8007296:	f001 fced 	bl	8008c74 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


  ADC_Init();
 800729a:	f7ff fb21 	bl	80068e0 <ADC_Init>

  /********** CAN Setting **********/


  CAN_Init();
 800729e:	f7ff fdcd 	bl	8006e3c <CAN_Init>


  //UartPrintf(&huart2, "Hello world\n");

  printf("Hello\n");
 80072a2:	48b1      	ldr	r0, [pc, #708]	; (8007568 <main+0x308>)
 80072a4:	f001 fe18 	bl	8008ed8 <puts>

  // Gate Enable
  HAL_GPIO_WritePin(GATE_EN_GPIO_Port, GATE_EN_Pin, GPIO_PIN_SET);
 80072a8:	2201      	movs	r2, #1
 80072aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80072ae:	48af      	ldr	r0, [pc, #700]	; (800756c <main+0x30c>)
 80072b0:	f7fb fe4e 	bl	8002f50 <HAL_GPIO_WritePin>


  // Current Sensing Auto Offset Calibration
  HAL_GPIO_WritePin(OP_CAL_GPIO_Port, OP_CAL_Pin, GPIO_PIN_SET);
 80072b4:	2201      	movs	r2, #1
 80072b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80072ba:	48ac      	ldr	r0, [pc, #688]	; (800756c <main+0x30c>)
 80072bc:	f7fb fe48 	bl	8002f50 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80072c0:	200a      	movs	r0, #10
 80072c2:	f7f9 fe4f 	bl	8000f64 <HAL_Delay>
  HAL_GPIO_WritePin(OP_CAL_GPIO_Port, OP_CAL_Pin, GPIO_PIN_RESET);
 80072c6:	2200      	movs	r2, #0
 80072c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80072cc:	48a7      	ldr	r0, [pc, #668]	; (800756c <main+0x30c>)
 80072ce:	f7fb fe3f 	bl	8002f50 <HAL_GPIO_WritePin>


  /******** DEBUG ********/

  HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_RESET);
 80072d2:	2200      	movs	r2, #0
 80072d4:	2140      	movs	r1, #64	; 0x40
 80072d6:	48a5      	ldr	r0, [pc, #660]	; (800756c <main+0x30c>)
 80072d8:	f7fb fe3a 	bl	8002f50 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, GPIO_PIN_RESET);
 80072dc:	2200      	movs	r2, #0
 80072de:	2110      	movs	r1, #16
 80072e0:	48a3      	ldr	r0, [pc, #652]	; (8007570 <main+0x310>)
 80072e2:	f7fb fe35 	bl	8002f50 <HAL_GPIO_WritePin>


  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 80072e6:	2201      	movs	r2, #1
 80072e8:	2120      	movs	r1, #32
 80072ea:	48a0      	ldr	r0, [pc, #640]	; (800756c <main+0x30c>)
 80072ec:	f7fb fe30 	bl	8002f50 <HAL_GPIO_WritePin>
 80072f0:	2064      	movs	r0, #100	; 0x64
 80072f2:	f7f9 fe37 	bl	8000f64 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 80072f6:	2200      	movs	r2, #0
 80072f8:	2120      	movs	r1, #32
 80072fa:	489c      	ldr	r0, [pc, #624]	; (800756c <main+0x30c>)
 80072fc:	f7fb fe28 	bl	8002f50 <HAL_GPIO_WritePin>
 8007300:	2064      	movs	r0, #100	; 0x64
 8007302:	f7f9 fe2f 	bl	8000f64 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8007306:	2201      	movs	r2, #1
 8007308:	2120      	movs	r1, #32
 800730a:	4898      	ldr	r0, [pc, #608]	; (800756c <main+0x30c>)
 800730c:	f7fb fe20 	bl	8002f50 <HAL_GPIO_WritePin>
 8007310:	2064      	movs	r0, #100	; 0x64
 8007312:	f7f9 fe27 	bl	8000f64 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8007316:	2200      	movs	r2, #0
 8007318:	2120      	movs	r1, #32
 800731a:	4894      	ldr	r0, [pc, #592]	; (800756c <main+0x30c>)
 800731c:	f7fb fe18 	bl	8002f50 <HAL_GPIO_WritePin>
 8007320:	2064      	movs	r0, #100	; 0x64
 8007322:	f7f9 fe1f 	bl	8000f64 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8007326:	2201      	movs	r2, #1
 8007328:	2120      	movs	r1, #32
 800732a:	4890      	ldr	r0, [pc, #576]	; (800756c <main+0x30c>)
 800732c:	f7fb fe10 	bl	8002f50 <HAL_GPIO_WritePin>
 8007330:	2064      	movs	r0, #100	; 0x64
 8007332:	f7f9 fe17 	bl	8000f64 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8007336:	2200      	movs	r2, #0
 8007338:	2120      	movs	r1, #32
 800733a:	488c      	ldr	r0, [pc, #560]	; (800756c <main+0x30c>)
 800733c:	f7fb fe08 	bl	8002f50 <HAL_GPIO_WritePin>
 8007340:	2064      	movs	r0, #100	; 0x64
 8007342:	f7f9 fe0f 	bl	8000f64 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8007346:	2201      	movs	r2, #1
 8007348:	2120      	movs	r1, #32
 800734a:	4888      	ldr	r0, [pc, #544]	; (800756c <main+0x30c>)
 800734c:	f7fb fe00 	bl	8002f50 <HAL_GPIO_WritePin>
 8007350:	2064      	movs	r0, #100	; 0x64
 8007352:	f7f9 fe07 	bl	8000f64 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8007356:	2200      	movs	r2, #0
 8007358:	2120      	movs	r1, #32
 800735a:	4884      	ldr	r0, [pc, #528]	; (800756c <main+0x30c>)
 800735c:	f7fb fdf8 	bl	8002f50 <HAL_GPIO_WritePin>
 8007360:	2064      	movs	r0, #100	; 0x64
 8007362:	f7f9 fdff 	bl	8000f64 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8007366:	2201      	movs	r2, #1
 8007368:	2120      	movs	r1, #32
 800736a:	4880      	ldr	r0, [pc, #512]	; (800756c <main+0x30c>)
 800736c:	f7fb fdf0 	bl	8002f50 <HAL_GPIO_WritePin>
 8007370:	2064      	movs	r0, #100	; 0x64
 8007372:	f7f9 fdf7 	bl	8000f64 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8007376:	2200      	movs	r2, #0
 8007378:	2120      	movs	r1, #32
 800737a:	487c      	ldr	r0, [pc, #496]	; (800756c <main+0x30c>)
 800737c:	f7fb fde8 	bl	8002f50 <HAL_GPIO_WritePin>
 8007380:	2064      	movs	r0, #100	; 0x64
 8007382:	f7f9 fdef 	bl	8000f64 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8007386:	2201      	movs	r2, #1
 8007388:	2120      	movs	r1, #32
 800738a:	4878      	ldr	r0, [pc, #480]	; (800756c <main+0x30c>)
 800738c:	f7fb fde0 	bl	8002f50 <HAL_GPIO_WritePin>
 8007390:	2064      	movs	r0, #100	; 0x64
 8007392:	f7f9 fde7 	bl	8000f64 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8007396:	2200      	movs	r2, #0
 8007398:	2120      	movs	r1, #32
 800739a:	4874      	ldr	r0, [pc, #464]	; (800756c <main+0x30c>)
 800739c:	f7fb fdd8 	bl	8002f50 <HAL_GPIO_WritePin>
 80073a0:	2064      	movs	r0, #100	; 0x64
 80073a2:	f7f9 fddf 	bl	8000f64 <HAL_Delay>



  TIM_Init();
 80073a6:	f001 fbc9 	bl	8008b3c <TIM_Init>

  SPI_Init();
 80073aa:	f000 ff99 	bl	80082e0 <SPI_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  if(ASR_flg == 1)
 80073ae:	4b71      	ldr	r3, [pc, #452]	; (8007574 <main+0x314>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d1fb      	bne.n	80073ae <main+0x14e>
	  {
		  HAL_GPIO_TogglePin(DB2_GPIO_Port, DB2_Pin);
 80073b6:	2110      	movs	r1, #16
 80073b8:	486d      	ldr	r0, [pc, #436]	; (8007570 <main+0x310>)
 80073ba:	f7fb fde2 	bl	8002f82 <HAL_GPIO_TogglePin>


		  if(forced_commute_state > 0)
 80073be:	4b6e      	ldr	r3, [pc, #440]	; (8007578 <main+0x318>)
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	b2db      	uxtb	r3, r3
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f000 81de 	beq.w	8007786 <main+0x526>
		  {

			  switch(forced_commute_state)
 80073ca:	4b6b      	ldr	r3, [pc, #428]	; (8007578 <main+0x318>)
 80073cc:	781b      	ldrb	r3, [r3, #0]
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	3b01      	subs	r3, #1
 80073d2:	2b03      	cmp	r3, #3
 80073d4:	f200 81d9 	bhi.w	800778a <main+0x52a>
 80073d8:	a201      	add	r2, pc, #4	; (adr r2, 80073e0 <main+0x180>)
 80073da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073de:	bf00      	nop
 80073e0:	080073f1 	.word	0x080073f1
 80073e4:	08007415 	.word	0x08007415
 80073e8:	0800752d 	.word	0x0800752d
 80073ec:	08007595 	.word	0x08007595
			  {
			  case 1:
				  if(forced_commute_count < 500)
 80073f0:	4b62      	ldr	r3, [pc, #392]	; (800757c <main+0x31c>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80073f8:	d205      	bcs.n	8007406 <main+0x1a6>
					  forced_commute_count += 1;
 80073fa:	4b60      	ldr	r3, [pc, #384]	; (800757c <main+0x31c>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	3301      	adds	r3, #1
 8007400:	4a5e      	ldr	r2, [pc, #376]	; (800757c <main+0x31c>)
 8007402:	6013      	str	r3, [r2, #0]
				  else
				  {
					  forced_commute_count = 0;
					  forced_commute_state = 2;
				  }
				  break;
 8007404:	e1c2      	b.n	800778c <main+0x52c>
					  forced_commute_count = 0;
 8007406:	4b5d      	ldr	r3, [pc, #372]	; (800757c <main+0x31c>)
 8007408:	2200      	movs	r2, #0
 800740a:	601a      	str	r2, [r3, #0]
					  forced_commute_state = 2;
 800740c:	4b5a      	ldr	r3, [pc, #360]	; (8007578 <main+0x318>)
 800740e:	2202      	movs	r2, #2
 8007410:	701a      	strb	r2, [r3, #0]
				  break;
 8007412:	e1bb      	b.n	800778c <main+0x52c>

			  case 2:
				  if(forced_commute_count < FORCED_COMMUTE_STEPS)
 8007414:	4b59      	ldr	r3, [pc, #356]	; (800757c <main+0x31c>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800741c:	d27f      	bcs.n	800751e <main+0x2be>
				  {
#if _FC_DUMP_
					  sensedTheta_f[forced_commute_count] = theta;
#endif
					  sensed_theta_error = forced_theta - theta;
 800741e:	4b58      	ldr	r3, [pc, #352]	; (8007580 <main+0x320>)
 8007420:	ed93 7a00 	vldr	s14, [r3]
 8007424:	4b57      	ldr	r3, [pc, #348]	; (8007584 <main+0x324>)
 8007426:	edd3 7a00 	vldr	s15, [r3]
 800742a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800742e:	4b56      	ldr	r3, [pc, #344]	; (8007588 <main+0x328>)
 8007430:	edc3 7a00 	vstr	s15, [r3]
					  if(sensed_theta_error < -M_PI)		sensed_theta_error += 2.0f * M_PI;
 8007434:	4b54      	ldr	r3, [pc, #336]	; (8007588 <main+0x328>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4618      	mov	r0, r3
 800743a:	f7f9 f849 	bl	80004d0 <__aeabi_f2d>
 800743e:	a344      	add	r3, pc, #272	; (adr r3, 8007550 <main+0x2f0>)
 8007440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007444:	f7f9 fb0e 	bl	8000a64 <__aeabi_dcmplt>
 8007448:	4603      	mov	r3, r0
 800744a:	2b00      	cmp	r3, #0
 800744c:	d013      	beq.n	8007476 <main+0x216>
 800744e:	4b4e      	ldr	r3, [pc, #312]	; (8007588 <main+0x328>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4618      	mov	r0, r3
 8007454:	f7f9 f83c 	bl	80004d0 <__aeabi_f2d>
 8007458:	a33f      	add	r3, pc, #252	; (adr r3, 8007558 <main+0x2f8>)
 800745a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745e:	f7f8 fed9 	bl	8000214 <__adddf3>
 8007462:	4603      	mov	r3, r0
 8007464:	460c      	mov	r4, r1
 8007466:	4618      	mov	r0, r3
 8007468:	4621      	mov	r1, r4
 800746a:	f7f9 fb39 	bl	8000ae0 <__aeabi_d2f>
 800746e:	4602      	mov	r2, r0
 8007470:	4b45      	ldr	r3, [pc, #276]	; (8007588 <main+0x328>)
 8007472:	601a      	str	r2, [r3, #0]
 8007474:	e01f      	b.n	80074b6 <main+0x256>
					  else if(sensed_theta_error > M_PI)	sensed_theta_error -= 2.0f * M_PI;
 8007476:	4b44      	ldr	r3, [pc, #272]	; (8007588 <main+0x328>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4618      	mov	r0, r3
 800747c:	f7f9 f828 	bl	80004d0 <__aeabi_f2d>
 8007480:	a337      	add	r3, pc, #220	; (adr r3, 8007560 <main+0x300>)
 8007482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007486:	f7f9 fb0b 	bl	8000aa0 <__aeabi_dcmpgt>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d012      	beq.n	80074b6 <main+0x256>
 8007490:	4b3d      	ldr	r3, [pc, #244]	; (8007588 <main+0x328>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4618      	mov	r0, r3
 8007496:	f7f9 f81b 	bl	80004d0 <__aeabi_f2d>
 800749a:	a32f      	add	r3, pc, #188	; (adr r3, 8007558 <main+0x2f8>)
 800749c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a0:	f7f8 feb6 	bl	8000210 <__aeabi_dsub>
 80074a4:	4603      	mov	r3, r0
 80074a6:	460c      	mov	r4, r1
 80074a8:	4618      	mov	r0, r3
 80074aa:	4621      	mov	r1, r4
 80074ac:	f7f9 fb18 	bl	8000ae0 <__aeabi_d2f>
 80074b0:	4602      	mov	r2, r0
 80074b2:	4b35      	ldr	r3, [pc, #212]	; (8007588 <main+0x328>)
 80074b4:	601a      	str	r2, [r3, #0]
					  sensed_theta_error_sum += sensed_theta_error;
 80074b6:	4b34      	ldr	r3, [pc, #208]	; (8007588 <main+0x328>)
 80074b8:	ed93 7a00 	vldr	s14, [r3]
 80074bc:	4b33      	ldr	r3, [pc, #204]	; (800758c <main+0x32c>)
 80074be:	edd3 7a00 	vldr	s15, [r3]
 80074c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80074c6:	4b31      	ldr	r3, [pc, #196]	; (800758c <main+0x32c>)
 80074c8:	edc3 7a00 	vstr	s15, [r3]
					  forced_theta = forced_commute_count * 2.0f * M_PI / FORCED_COMMUTE_STEPS;
 80074cc:	4b2b      	ldr	r3, [pc, #172]	; (800757c <main+0x31c>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	ee07 3a90 	vmov	s15, r3
 80074d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80074dc:	ee17 0a90 	vmov	r0, s15
 80074e0:	f7f8 fff6 	bl	80004d0 <__aeabi_f2d>
 80074e4:	a31e      	add	r3, pc, #120	; (adr r3, 8007560 <main+0x300>)
 80074e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ea:	f7f9 f849 	bl	8000580 <__aeabi_dmul>
 80074ee:	4603      	mov	r3, r0
 80074f0:	460c      	mov	r4, r1
 80074f2:	4618      	mov	r0, r3
 80074f4:	4621      	mov	r1, r4
 80074f6:	f04f 0200 	mov.w	r2, #0
 80074fa:	4b25      	ldr	r3, [pc, #148]	; (8007590 <main+0x330>)
 80074fc:	f7f9 f96a 	bl	80007d4 <__aeabi_ddiv>
 8007500:	4603      	mov	r3, r0
 8007502:	460c      	mov	r4, r1
 8007504:	4618      	mov	r0, r3
 8007506:	4621      	mov	r1, r4
 8007508:	f7f9 faea 	bl	8000ae0 <__aeabi_d2f>
 800750c:	4602      	mov	r2, r0
 800750e:	4b1c      	ldr	r3, [pc, #112]	; (8007580 <main+0x320>)
 8007510:	601a      	str	r2, [r3, #0]
					  forced_commute_count += 1;
 8007512:	4b1a      	ldr	r3, [pc, #104]	; (800757c <main+0x31c>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	3301      	adds	r3, #1
 8007518:	4a18      	ldr	r2, [pc, #96]	; (800757c <main+0x31c>)
 800751a:	6013      	str	r3, [r2, #0]
				  {
					  forced_commute_count = 0;
					  forced_commute_state = 3;
					  break;
				  }
				  break;
 800751c:	e136      	b.n	800778c <main+0x52c>
					  forced_commute_count = 0;
 800751e:	4b17      	ldr	r3, [pc, #92]	; (800757c <main+0x31c>)
 8007520:	2200      	movs	r2, #0
 8007522:	601a      	str	r2, [r3, #0]
					  forced_commute_state = 3;
 8007524:	4b14      	ldr	r3, [pc, #80]	; (8007578 <main+0x318>)
 8007526:	2203      	movs	r2, #3
 8007528:	701a      	strb	r2, [r3, #0]
					  break;
 800752a:	e12f      	b.n	800778c <main+0x52c>

			  case 3:
				  if(forced_commute_count < 500)
 800752c:	4b13      	ldr	r3, [pc, #76]	; (800757c <main+0x31c>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007534:	d205      	bcs.n	8007542 <main+0x2e2>
					  forced_commute_count += 1;
 8007536:	4b11      	ldr	r3, [pc, #68]	; (800757c <main+0x31c>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	3301      	adds	r3, #1
 800753c:	4a0f      	ldr	r2, [pc, #60]	; (800757c <main+0x31c>)
 800753e:	6013      	str	r3, [r2, #0]
				  else
				  {
					  forced_commute_count = 0;
					  forced_commute_state = 4;
				  }
				  break;
 8007540:	e124      	b.n	800778c <main+0x52c>
					  forced_commute_count = 0;
 8007542:	4b0e      	ldr	r3, [pc, #56]	; (800757c <main+0x31c>)
 8007544:	2200      	movs	r2, #0
 8007546:	601a      	str	r2, [r3, #0]
					  forced_commute_state = 4;
 8007548:	4b0b      	ldr	r3, [pc, #44]	; (8007578 <main+0x318>)
 800754a:	2204      	movs	r2, #4
 800754c:	701a      	strb	r2, [r3, #0]
				  break;
 800754e:	e11d      	b.n	800778c <main+0x52c>
 8007550:	54442d18 	.word	0x54442d18
 8007554:	c00921fb 	.word	0xc00921fb
 8007558:	54442d18 	.word	0x54442d18
 800755c:	401921fb 	.word	0x401921fb
 8007560:	54442d18 	.word	0x54442d18
 8007564:	400921fb 	.word	0x400921fb
 8007568:	08009bc0 	.word	0x08009bc0
 800756c:	40020000 	.word	0x40020000
 8007570:	40020400 	.word	0x40020400
 8007574:	20000108 	.word	0x20000108
 8007578:	2000017a 	.word	0x2000017a
 800757c:	20000180 	.word	0x20000180
 8007580:	2000017c 	.word	0x2000017c
 8007584:	200001d4 	.word	0x200001d4
 8007588:	20000480 	.word	0x20000480
 800758c:	20000184 	.word	0x20000184
 8007590:	409f4000 	.word	0x409f4000

			  case 4:
				  if(forced_commute_count < FORCED_COMMUTE_STEPS)
 8007594:	4b86      	ldr	r3, [pc, #536]	; (80077b0 <main+0x550>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800759c:	f080 8083 	bcs.w	80076a6 <main+0x446>
				  {
#if _FC_DUMP_
					  sensedTheta_b[FORCED_COMMUTE_STEPS - forced_commute_count - 1] = theta;
#endif
					  sensed_theta_error = forced_theta - theta;
 80075a0:	4b84      	ldr	r3, [pc, #528]	; (80077b4 <main+0x554>)
 80075a2:	ed93 7a00 	vldr	s14, [r3]
 80075a6:	4b84      	ldr	r3, [pc, #528]	; (80077b8 <main+0x558>)
 80075a8:	edd3 7a00 	vldr	s15, [r3]
 80075ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80075b0:	4b82      	ldr	r3, [pc, #520]	; (80077bc <main+0x55c>)
 80075b2:	edc3 7a00 	vstr	s15, [r3]
					  if(sensed_theta_error < -M_PI)		sensed_theta_error += 2.0f * M_PI;
 80075b6:	4b81      	ldr	r3, [pc, #516]	; (80077bc <main+0x55c>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7f8 ff88 	bl	80004d0 <__aeabi_f2d>
 80075c0:	a375      	add	r3, pc, #468	; (adr r3, 8007798 <main+0x538>)
 80075c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c6:	f7f9 fa4d 	bl	8000a64 <__aeabi_dcmplt>
 80075ca:	4603      	mov	r3, r0
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d013      	beq.n	80075f8 <main+0x398>
 80075d0:	4b7a      	ldr	r3, [pc, #488]	; (80077bc <main+0x55c>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4618      	mov	r0, r3
 80075d6:	f7f8 ff7b 	bl	80004d0 <__aeabi_f2d>
 80075da:	a371      	add	r3, pc, #452	; (adr r3, 80077a0 <main+0x540>)
 80075dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e0:	f7f8 fe18 	bl	8000214 <__adddf3>
 80075e4:	4603      	mov	r3, r0
 80075e6:	460c      	mov	r4, r1
 80075e8:	4618      	mov	r0, r3
 80075ea:	4621      	mov	r1, r4
 80075ec:	f7f9 fa78 	bl	8000ae0 <__aeabi_d2f>
 80075f0:	4602      	mov	r2, r0
 80075f2:	4b72      	ldr	r3, [pc, #456]	; (80077bc <main+0x55c>)
 80075f4:	601a      	str	r2, [r3, #0]
 80075f6:	e01f      	b.n	8007638 <main+0x3d8>
					  else if(sensed_theta_error > M_PI)	sensed_theta_error -= 2.0f * M_PI;
 80075f8:	4b70      	ldr	r3, [pc, #448]	; (80077bc <main+0x55c>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4618      	mov	r0, r3
 80075fe:	f7f8 ff67 	bl	80004d0 <__aeabi_f2d>
 8007602:	a369      	add	r3, pc, #420	; (adr r3, 80077a8 <main+0x548>)
 8007604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007608:	f7f9 fa4a 	bl	8000aa0 <__aeabi_dcmpgt>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d012      	beq.n	8007638 <main+0x3d8>
 8007612:	4b6a      	ldr	r3, [pc, #424]	; (80077bc <main+0x55c>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4618      	mov	r0, r3
 8007618:	f7f8 ff5a 	bl	80004d0 <__aeabi_f2d>
 800761c:	a360      	add	r3, pc, #384	; (adr r3, 80077a0 <main+0x540>)
 800761e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007622:	f7f8 fdf5 	bl	8000210 <__aeabi_dsub>
 8007626:	4603      	mov	r3, r0
 8007628:	460c      	mov	r4, r1
 800762a:	4618      	mov	r0, r3
 800762c:	4621      	mov	r1, r4
 800762e:	f7f9 fa57 	bl	8000ae0 <__aeabi_d2f>
 8007632:	4602      	mov	r2, r0
 8007634:	4b61      	ldr	r3, [pc, #388]	; (80077bc <main+0x55c>)
 8007636:	601a      	str	r2, [r3, #0]
					  sensed_theta_error_sum += sensed_theta_error;
 8007638:	4b60      	ldr	r3, [pc, #384]	; (80077bc <main+0x55c>)
 800763a:	ed93 7a00 	vldr	s14, [r3]
 800763e:	4b60      	ldr	r3, [pc, #384]	; (80077c0 <main+0x560>)
 8007640:	edd3 7a00 	vldr	s15, [r3]
 8007644:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007648:	4b5d      	ldr	r3, [pc, #372]	; (80077c0 <main+0x560>)
 800764a:	edc3 7a00 	vstr	s15, [r3]
					  forced_theta = (FORCED_COMMUTE_STEPS - forced_commute_count - 1) * 2.0f * M_PI / FORCED_COMMUTE_STEPS;
 800764e:	4b58      	ldr	r3, [pc, #352]	; (80077b0 <main+0x550>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f5c3 63f9 	rsb	r3, r3, #1992	; 0x7c8
 8007656:	3307      	adds	r3, #7
 8007658:	ee07 3a90 	vmov	s15, r3
 800765c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007660:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007664:	ee17 0a90 	vmov	r0, s15
 8007668:	f7f8 ff32 	bl	80004d0 <__aeabi_f2d>
 800766c:	a34e      	add	r3, pc, #312	; (adr r3, 80077a8 <main+0x548>)
 800766e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007672:	f7f8 ff85 	bl	8000580 <__aeabi_dmul>
 8007676:	4603      	mov	r3, r0
 8007678:	460c      	mov	r4, r1
 800767a:	4618      	mov	r0, r3
 800767c:	4621      	mov	r1, r4
 800767e:	f04f 0200 	mov.w	r2, #0
 8007682:	4b50      	ldr	r3, [pc, #320]	; (80077c4 <main+0x564>)
 8007684:	f7f9 f8a6 	bl	80007d4 <__aeabi_ddiv>
 8007688:	4603      	mov	r3, r0
 800768a:	460c      	mov	r4, r1
 800768c:	4618      	mov	r0, r3
 800768e:	4621      	mov	r1, r4
 8007690:	f7f9 fa26 	bl	8000ae0 <__aeabi_d2f>
 8007694:	4602      	mov	r2, r0
 8007696:	4b47      	ldr	r3, [pc, #284]	; (80077b4 <main+0x554>)
 8007698:	601a      	str	r2, [r3, #0]
					  forced_commute_count += 1;
 800769a:	4b45      	ldr	r3, [pc, #276]	; (80077b0 <main+0x550>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	3301      	adds	r3, #1
 80076a0:	4a43      	ldr	r2, [pc, #268]	; (80077b0 <main+0x550>)
 80076a2:	6013      	str	r3, [r2, #0]
					  else if(theta_re_offset > M_PI)	theta_re_offset -= 2.0f * M_PI;
					  forced_commute_count = 0;
					  forced_commute_state = 0;
					  break;
				  }
				  break;
 80076a4:	e072      	b.n	800778c <main+0x52c>
					  theta_re_offset = fmod(sensed_theta_error_sum * 0.5f / FORCED_COMMUTE_STEPS * POLES / 2, 2.0f * M_PI);
 80076a6:	4b46      	ldr	r3, [pc, #280]	; (80077c0 <main+0x560>)
 80076a8:	edd3 7a00 	vldr	s15, [r3]
 80076ac:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80076b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80076b4:	eddf 6a44 	vldr	s13, [pc, #272]	; 80077c8 <main+0x568>
 80076b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80076bc:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 80076c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80076c4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80076c8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80076cc:	ee16 0a90 	vmov	r0, s13
 80076d0:	f7f8 fefe 	bl	80004d0 <__aeabi_f2d>
 80076d4:	4603      	mov	r3, r0
 80076d6:	460c      	mov	r4, r1
 80076d8:	ed9f 1b31 	vldr	d1, [pc, #196]	; 80077a0 <main+0x540>
 80076dc:	ec44 3b10 	vmov	d0, r3, r4
 80076e0:	f002 f806 	bl	80096f0 <fmod>
 80076e4:	ec54 3b10 	vmov	r3, r4, d0
 80076e8:	4618      	mov	r0, r3
 80076ea:	4621      	mov	r1, r4
 80076ec:	f7f9 f9f8 	bl	8000ae0 <__aeabi_d2f>
 80076f0:	4602      	mov	r2, r0
 80076f2:	4b36      	ldr	r3, [pc, #216]	; (80077cc <main+0x56c>)
 80076f4:	601a      	str	r2, [r3, #0]
					  if(theta_re_offset < -M_PI)		theta_re_offset += 2.0f * M_PI;
 80076f6:	4b35      	ldr	r3, [pc, #212]	; (80077cc <main+0x56c>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7f8 fee8 	bl	80004d0 <__aeabi_f2d>
 8007700:	a325      	add	r3, pc, #148	; (adr r3, 8007798 <main+0x538>)
 8007702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007706:	f7f9 f9ad 	bl	8000a64 <__aeabi_dcmplt>
 800770a:	4603      	mov	r3, r0
 800770c:	2b00      	cmp	r3, #0
 800770e:	d013      	beq.n	8007738 <main+0x4d8>
 8007710:	4b2e      	ldr	r3, [pc, #184]	; (80077cc <main+0x56c>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4618      	mov	r0, r3
 8007716:	f7f8 fedb 	bl	80004d0 <__aeabi_f2d>
 800771a:	a321      	add	r3, pc, #132	; (adr r3, 80077a0 <main+0x540>)
 800771c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007720:	f7f8 fd78 	bl	8000214 <__adddf3>
 8007724:	4603      	mov	r3, r0
 8007726:	460c      	mov	r4, r1
 8007728:	4618      	mov	r0, r3
 800772a:	4621      	mov	r1, r4
 800772c:	f7f9 f9d8 	bl	8000ae0 <__aeabi_d2f>
 8007730:	4602      	mov	r2, r0
 8007732:	4b26      	ldr	r3, [pc, #152]	; (80077cc <main+0x56c>)
 8007734:	601a      	str	r2, [r3, #0]
 8007736:	e01f      	b.n	8007778 <main+0x518>
					  else if(theta_re_offset > M_PI)	theta_re_offset -= 2.0f * M_PI;
 8007738:	4b24      	ldr	r3, [pc, #144]	; (80077cc <main+0x56c>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4618      	mov	r0, r3
 800773e:	f7f8 fec7 	bl	80004d0 <__aeabi_f2d>
 8007742:	a319      	add	r3, pc, #100	; (adr r3, 80077a8 <main+0x548>)
 8007744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007748:	f7f9 f9aa 	bl	8000aa0 <__aeabi_dcmpgt>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d012      	beq.n	8007778 <main+0x518>
 8007752:	4b1e      	ldr	r3, [pc, #120]	; (80077cc <main+0x56c>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4618      	mov	r0, r3
 8007758:	f7f8 feba 	bl	80004d0 <__aeabi_f2d>
 800775c:	a310      	add	r3, pc, #64	; (adr r3, 80077a0 <main+0x540>)
 800775e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007762:	f7f8 fd55 	bl	8000210 <__aeabi_dsub>
 8007766:	4603      	mov	r3, r0
 8007768:	460c      	mov	r4, r1
 800776a:	4618      	mov	r0, r3
 800776c:	4621      	mov	r1, r4
 800776e:	f7f9 f9b7 	bl	8000ae0 <__aeabi_d2f>
 8007772:	4602      	mov	r2, r0
 8007774:	4b15      	ldr	r3, [pc, #84]	; (80077cc <main+0x56c>)
 8007776:	601a      	str	r2, [r3, #0]
					  forced_commute_count = 0;
 8007778:	4b0d      	ldr	r3, [pc, #52]	; (80077b0 <main+0x550>)
 800777a:	2200      	movs	r2, #0
 800777c:	601a      	str	r2, [r3, #0]
					  forced_commute_state = 0;
 800777e:	4b14      	ldr	r3, [pc, #80]	; (80077d0 <main+0x570>)
 8007780:	2200      	movs	r2, #0
 8007782:	701a      	strb	r2, [r3, #0]
					  break;
 8007784:	e002      	b.n	800778c <main+0x52c>
			  }




		  }
 8007786:	bf00      	nop
 8007788:	e000      	b.n	800778c <main+0x52c>
				  break;
 800778a:	bf00      	nop
#endif

		  /********** ASR (Auto Speed Regulator) **********/


		  speedControl();
 800778c:	f7fe fc88 	bl	80060a0 <speedControl>


		  /********** end of ASR **********/


		  ASR_flg = 0;
 8007790:	4b10      	ldr	r3, [pc, #64]	; (80077d4 <main+0x574>)
 8007792:	2200      	movs	r2, #0
 8007794:	601a      	str	r2, [r3, #0]
	  if(ASR_flg == 1)
 8007796:	e60a      	b.n	80073ae <main+0x14e>
 8007798:	54442d18 	.word	0x54442d18
 800779c:	c00921fb 	.word	0xc00921fb
 80077a0:	54442d18 	.word	0x54442d18
 80077a4:	401921fb 	.word	0x401921fb
 80077a8:	54442d18 	.word	0x54442d18
 80077ac:	400921fb 	.word	0x400921fb
 80077b0:	20000180 	.word	0x20000180
 80077b4:	2000017c 	.word	0x2000017c
 80077b8:	200001d4 	.word	0x200001d4
 80077bc:	20000480 	.word	0x20000480
 80077c0:	20000184 	.word	0x20000184
 80077c4:	409f4000 	.word	0x409f4000
 80077c8:	44fa0000 	.word	0x44fa0000
 80077cc:	20000034 	.word	0x20000034
 80077d0:	2000017a 	.word	0x2000017a
 80077d4:	20000108 	.word	0x20000108

080077d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b094      	sub	sp, #80	; 0x50
 80077dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80077de:	f107 031c 	add.w	r3, r7, #28
 80077e2:	2234      	movs	r2, #52	; 0x34
 80077e4:	2100      	movs	r1, #0
 80077e6:	4618      	mov	r0, r3
 80077e8:	f001 fb12 	bl	8008e10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80077ec:	f107 0308 	add.w	r3, r7, #8
 80077f0:	2200      	movs	r2, #0
 80077f2:	601a      	str	r2, [r3, #0]
 80077f4:	605a      	str	r2, [r3, #4]
 80077f6:	609a      	str	r2, [r3, #8]
 80077f8:	60da      	str	r2, [r3, #12]
 80077fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80077fc:	2300      	movs	r3, #0
 80077fe:	607b      	str	r3, [r7, #4]
 8007800:	4b29      	ldr	r3, [pc, #164]	; (80078a8 <SystemClock_Config+0xd0>)
 8007802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007804:	4a28      	ldr	r2, [pc, #160]	; (80078a8 <SystemClock_Config+0xd0>)
 8007806:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800780a:	6413      	str	r3, [r2, #64]	; 0x40
 800780c:	4b26      	ldr	r3, [pc, #152]	; (80078a8 <SystemClock_Config+0xd0>)
 800780e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007810:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007814:	607b      	str	r3, [r7, #4]
 8007816:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007818:	2300      	movs	r3, #0
 800781a:	603b      	str	r3, [r7, #0]
 800781c:	4b23      	ldr	r3, [pc, #140]	; (80078ac <SystemClock_Config+0xd4>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a22      	ldr	r2, [pc, #136]	; (80078ac <SystemClock_Config+0xd4>)
 8007822:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007826:	6013      	str	r3, [r2, #0]
 8007828:	4b20      	ldr	r3, [pc, #128]	; (80078ac <SystemClock_Config+0xd4>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007830:	603b      	str	r3, [r7, #0]
 8007832:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007834:	2302      	movs	r3, #2
 8007836:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007838:	2301      	movs	r3, #1
 800783a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800783c:	2310      	movs	r3, #16
 800783e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007840:	2302      	movs	r3, #2
 8007842:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007844:	2300      	movs	r3, #0
 8007846:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8007848:	2310      	movs	r3, #16
 800784a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 320;
 800784c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8007850:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007852:	2302      	movs	r3, #2
 8007854:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8007856:	2302      	movs	r3, #2
 8007858:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800785a:	2302      	movs	r3, #2
 800785c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800785e:	f107 031c 	add.w	r3, r7, #28
 8007862:	4618      	mov	r0, r3
 8007864:	f7fb fe5e 	bl	8003524 <HAL_RCC_OscConfig>
 8007868:	4603      	mov	r3, r0
 800786a:	2b00      	cmp	r3, #0
 800786c:	d001      	beq.n	8007872 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800786e:	f000 f81f 	bl	80078b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007872:	230f      	movs	r3, #15
 8007874:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007876:	2302      	movs	r3, #2
 8007878:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800787a:	2300      	movs	r3, #0
 800787c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800787e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007882:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007884:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007888:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800788a:	f107 0308 	add.w	r3, r7, #8
 800788e:	2105      	movs	r1, #5
 8007890:	4618      	mov	r0, r3
 8007892:	f7fb fb91 	bl	8002fb8 <HAL_RCC_ClockConfig>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d001      	beq.n	80078a0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800789c:	f000 f808 	bl	80078b0 <Error_Handler>
  }
}
 80078a0:	bf00      	nop
 80078a2:	3750      	adds	r7, #80	; 0x50
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	40023800 	.word	0x40023800
 80078ac:	40007000 	.word	0x40007000

080078b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80078b0:	b480      	push	{r7}
 80078b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80078b4:	bf00      	nop
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
	...

080078c0 <setSVM_dq>:
volatile int sector_SVM = 0;



inline void setSVM_dq()
{
 80078c0:	b5b0      	push	{r4, r5, r7, lr}
 80078c2:	af00      	add	r7, sp, #0
	static float vect1, vect2;




	x = Vd_ref * cos_theta_re - Vq_ref * sin_theta_re;
 80078c4:	4bb8      	ldr	r3, [pc, #736]	; (8007ba8 <setSVM_dq+0x2e8>)
 80078c6:	ed93 7a00 	vldr	s14, [r3]
 80078ca:	4bb8      	ldr	r3, [pc, #736]	; (8007bac <setSVM_dq+0x2ec>)
 80078cc:	edd3 7a00 	vldr	s15, [r3]
 80078d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80078d4:	4bb6      	ldr	r3, [pc, #728]	; (8007bb0 <setSVM_dq+0x2f0>)
 80078d6:	edd3 6a00 	vldr	s13, [r3]
 80078da:	4bb6      	ldr	r3, [pc, #728]	; (8007bb4 <setSVM_dq+0x2f4>)
 80078dc:	edd3 7a00 	vldr	s15, [r3]
 80078e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80078e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80078e8:	4bb3      	ldr	r3, [pc, #716]	; (8007bb8 <setSVM_dq+0x2f8>)
 80078ea:	edc3 7a00 	vstr	s15, [r3]
	y = Vd_ref * sin_theta_re + Vq_ref * cos_theta_re;
 80078ee:	4bae      	ldr	r3, [pc, #696]	; (8007ba8 <setSVM_dq+0x2e8>)
 80078f0:	ed93 7a00 	vldr	s14, [r3]
 80078f4:	4baf      	ldr	r3, [pc, #700]	; (8007bb4 <setSVM_dq+0x2f4>)
 80078f6:	edd3 7a00 	vldr	s15, [r3]
 80078fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80078fe:	4bac      	ldr	r3, [pc, #688]	; (8007bb0 <setSVM_dq+0x2f0>)
 8007900:	edd3 6a00 	vldr	s13, [r3]
 8007904:	4ba9      	ldr	r3, [pc, #676]	; (8007bac <setSVM_dq+0x2ec>)
 8007906:	edd3 7a00 	vldr	s15, [r3]
 800790a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800790e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007912:	4baa      	ldr	r3, [pc, #680]	; (8007bbc <setSVM_dq+0x2fc>)
 8007914:	edc3 7a00 	vstr	s15, [r3]

	cross0 = refVector[0][0] * y - refVector[0][1] * x;
 8007918:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800791c:	4ba7      	ldr	r3, [pc, #668]	; (8007bbc <setSVM_dq+0x2fc>)
 800791e:	edd3 7a00 	vldr	s15, [r3]
 8007922:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007926:	eddf 6aa6 	vldr	s13, [pc, #664]	; 8007bc0 <setSVM_dq+0x300>
 800792a:	4ba3      	ldr	r3, [pc, #652]	; (8007bb8 <setSVM_dq+0x2f8>)
 800792c:	edd3 7a00 	vldr	s15, [r3]
 8007930:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007934:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007938:	4ba2      	ldr	r3, [pc, #648]	; (8007bc4 <setSVM_dq+0x304>)
 800793a:	edc3 7a00 	vstr	s15, [r3]
	cross1 = refVector[1][0] * y - refVector[1][1] * x;
 800793e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8007942:	4b9e      	ldr	r3, [pc, #632]	; (8007bbc <setSVM_dq+0x2fc>)
 8007944:	edd3 7a00 	vldr	s15, [r3]
 8007948:	ee27 7a27 	vmul.f32	s14, s14, s15
 800794c:	eddf 6a9e 	vldr	s13, [pc, #632]	; 8007bc8 <setSVM_dq+0x308>
 8007950:	4b99      	ldr	r3, [pc, #612]	; (8007bb8 <setSVM_dq+0x2f8>)
 8007952:	edd3 7a00 	vldr	s15, [r3]
 8007956:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800795a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800795e:	4b9b      	ldr	r3, [pc, #620]	; (8007bcc <setSVM_dq+0x30c>)
 8007960:	edc3 7a00 	vstr	s15, [r3]

	if(cross0 >= 0)
 8007964:	4b97      	ldr	r3, [pc, #604]	; (8007bc4 <setSVM_dq+0x304>)
 8007966:	edd3 7a00 	vldr	s15, [r3]
 800796a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800796e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007972:	db1e      	blt.n	80079b2 <setSVM_dq+0xf2>
	{
		if(cross1 <= 0)				sector_SVM = 0;
 8007974:	4b95      	ldr	r3, [pc, #596]	; (8007bcc <setSVM_dq+0x30c>)
 8007976:	edd3 7a00 	vldr	s15, [r3]
 800797a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800797e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007982:	d803      	bhi.n	800798c <setSVM_dq+0xcc>
 8007984:	4b92      	ldr	r3, [pc, #584]	; (8007bd0 <setSVM_dq+0x310>)
 8007986:	2200      	movs	r2, #0
 8007988:	601a      	str	r2, [r3, #0]
 800798a:	e030      	b.n	80079ee <setSVM_dq+0x12e>
		else if(cross0 >= cross1)	sector_SVM = 1;
 800798c:	4b8d      	ldr	r3, [pc, #564]	; (8007bc4 <setSVM_dq+0x304>)
 800798e:	ed93 7a00 	vldr	s14, [r3]
 8007992:	4b8e      	ldr	r3, [pc, #568]	; (8007bcc <setSVM_dq+0x30c>)
 8007994:	edd3 7a00 	vldr	s15, [r3]
 8007998:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800799c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079a0:	db03      	blt.n	80079aa <setSVM_dq+0xea>
 80079a2:	4b8b      	ldr	r3, [pc, #556]	; (8007bd0 <setSVM_dq+0x310>)
 80079a4:	2201      	movs	r2, #1
 80079a6:	601a      	str	r2, [r3, #0]
 80079a8:	e021      	b.n	80079ee <setSVM_dq+0x12e>
		else						sector_SVM = 2;
 80079aa:	4b89      	ldr	r3, [pc, #548]	; (8007bd0 <setSVM_dq+0x310>)
 80079ac:	2202      	movs	r2, #2
 80079ae:	601a      	str	r2, [r3, #0]
 80079b0:	e01d      	b.n	80079ee <setSVM_dq+0x12e>
	}
	else
	{
		if(cross1 >= 0)				sector_SVM = 3;
 80079b2:	4b86      	ldr	r3, [pc, #536]	; (8007bcc <setSVM_dq+0x30c>)
 80079b4:	edd3 7a00 	vldr	s15, [r3]
 80079b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80079bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079c0:	db03      	blt.n	80079ca <setSVM_dq+0x10a>
 80079c2:	4b83      	ldr	r3, [pc, #524]	; (8007bd0 <setSVM_dq+0x310>)
 80079c4:	2203      	movs	r2, #3
 80079c6:	601a      	str	r2, [r3, #0]
 80079c8:	e011      	b.n	80079ee <setSVM_dq+0x12e>
		else if(cross0 <= cross1)	sector_SVM = 4;
 80079ca:	4b7e      	ldr	r3, [pc, #504]	; (8007bc4 <setSVM_dq+0x304>)
 80079cc:	ed93 7a00 	vldr	s14, [r3]
 80079d0:	4b7e      	ldr	r3, [pc, #504]	; (8007bcc <setSVM_dq+0x30c>)
 80079d2:	edd3 7a00 	vldr	s15, [r3]
 80079d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80079da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079de:	d803      	bhi.n	80079e8 <setSVM_dq+0x128>
 80079e0:	4b7b      	ldr	r3, [pc, #492]	; (8007bd0 <setSVM_dq+0x310>)
 80079e2:	2204      	movs	r2, #4
 80079e4:	601a      	str	r2, [r3, #0]
 80079e6:	e002      	b.n	80079ee <setSVM_dq+0x12e>
		else						sector_SVM = 5;
 80079e8:	4b79      	ldr	r3, [pc, #484]	; (8007bd0 <setSVM_dq+0x310>)
 80079ea:	2205      	movs	r2, #5
 80079ec:	601a      	str	r2, [r3, #0]
	}

	x1 = refVector[sector_SVM][0];
 80079ee:	4b78      	ldr	r3, [pc, #480]	; (8007bd0 <setSVM_dq+0x310>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a78      	ldr	r2, [pc, #480]	; (8007bd4 <setSVM_dq+0x314>)
 80079f4:	00db      	lsls	r3, r3, #3
 80079f6:	4413      	add	r3, r2
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a77      	ldr	r2, [pc, #476]	; (8007bd8 <setSVM_dq+0x318>)
 80079fc:	6013      	str	r3, [r2, #0]
	y1 = refVector[sector_SVM][1];
 80079fe:	4b74      	ldr	r3, [pc, #464]	; (8007bd0 <setSVM_dq+0x310>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a74      	ldr	r2, [pc, #464]	; (8007bd4 <setSVM_dq+0x314>)
 8007a04:	00db      	lsls	r3, r3, #3
 8007a06:	4413      	add	r3, r2
 8007a08:	3304      	adds	r3, #4
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a73      	ldr	r2, [pc, #460]	; (8007bdc <setSVM_dq+0x31c>)
 8007a0e:	6013      	str	r3, [r2, #0]
	x2 = refVector[sector_SVM + 1][0];
 8007a10:	4b6f      	ldr	r3, [pc, #444]	; (8007bd0 <setSVM_dq+0x310>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	3301      	adds	r3, #1
 8007a16:	4a6f      	ldr	r2, [pc, #444]	; (8007bd4 <setSVM_dq+0x314>)
 8007a18:	00db      	lsls	r3, r3, #3
 8007a1a:	4413      	add	r3, r2
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a70      	ldr	r2, [pc, #448]	; (8007be0 <setSVM_dq+0x320>)
 8007a20:	6013      	str	r3, [r2, #0]
	y2 = refVector[sector_SVM + 1][1];
 8007a22:	4b6b      	ldr	r3, [pc, #428]	; (8007bd0 <setSVM_dq+0x310>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	3301      	adds	r3, #1
 8007a28:	4a6a      	ldr	r2, [pc, #424]	; (8007bd4 <setSVM_dq+0x314>)
 8007a2a:	00db      	lsls	r3, r3, #3
 8007a2c:	4413      	add	r3, r2
 8007a2e:	3304      	adds	r3, #4
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a6c      	ldr	r2, [pc, #432]	; (8007be4 <setSVM_dq+0x324>)
 8007a34:	6013      	str	r3, [r2, #0]

	vect1 = (y2 * x - x2 * y) / ((x1 * y2 - y1 * x2) * Vdc);
 8007a36:	4b6b      	ldr	r3, [pc, #428]	; (8007be4 <setSVM_dq+0x324>)
 8007a38:	ed93 7a00 	vldr	s14, [r3]
 8007a3c:	4b5e      	ldr	r3, [pc, #376]	; (8007bb8 <setSVM_dq+0x2f8>)
 8007a3e:	edd3 7a00 	vldr	s15, [r3]
 8007a42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007a46:	4b66      	ldr	r3, [pc, #408]	; (8007be0 <setSVM_dq+0x320>)
 8007a48:	edd3 6a00 	vldr	s13, [r3]
 8007a4c:	4b5b      	ldr	r3, [pc, #364]	; (8007bbc <setSVM_dq+0x2fc>)
 8007a4e:	edd3 7a00 	vldr	s15, [r3]
 8007a52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a56:	ee77 6a67 	vsub.f32	s13, s14, s15
 8007a5a:	4b5f      	ldr	r3, [pc, #380]	; (8007bd8 <setSVM_dq+0x318>)
 8007a5c:	ed93 7a00 	vldr	s14, [r3]
 8007a60:	4b60      	ldr	r3, [pc, #384]	; (8007be4 <setSVM_dq+0x324>)
 8007a62:	edd3 7a00 	vldr	s15, [r3]
 8007a66:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007a6a:	4b5c      	ldr	r3, [pc, #368]	; (8007bdc <setSVM_dq+0x31c>)
 8007a6c:	ed93 6a00 	vldr	s12, [r3]
 8007a70:	4b5b      	ldr	r3, [pc, #364]	; (8007be0 <setSVM_dq+0x320>)
 8007a72:	edd3 7a00 	vldr	s15, [r3]
 8007a76:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007a7a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007a7e:	4b5a      	ldr	r3, [pc, #360]	; (8007be8 <setSVM_dq+0x328>)
 8007a80:	edd3 7a00 	vldr	s15, [r3]
 8007a84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007a88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a8c:	4b57      	ldr	r3, [pc, #348]	; (8007bec <setSVM_dq+0x32c>)
 8007a8e:	edc3 7a00 	vstr	s15, [r3]
	vect2 = (-y1 * x + x1 * y) / ((x1 * y2 - y1 * x2) * Vdc);
 8007a92:	4b52      	ldr	r3, [pc, #328]	; (8007bdc <setSVM_dq+0x31c>)
 8007a94:	edd3 7a00 	vldr	s15, [r3]
 8007a98:	eeb1 7a67 	vneg.f32	s14, s15
 8007a9c:	4b46      	ldr	r3, [pc, #280]	; (8007bb8 <setSVM_dq+0x2f8>)
 8007a9e:	edd3 7a00 	vldr	s15, [r3]
 8007aa2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007aa6:	4b4c      	ldr	r3, [pc, #304]	; (8007bd8 <setSVM_dq+0x318>)
 8007aa8:	edd3 6a00 	vldr	s13, [r3]
 8007aac:	4b43      	ldr	r3, [pc, #268]	; (8007bbc <setSVM_dq+0x2fc>)
 8007aae:	edd3 7a00 	vldr	s15, [r3]
 8007ab2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007ab6:	ee77 6a27 	vadd.f32	s13, s14, s15
 8007aba:	4b47      	ldr	r3, [pc, #284]	; (8007bd8 <setSVM_dq+0x318>)
 8007abc:	ed93 7a00 	vldr	s14, [r3]
 8007ac0:	4b48      	ldr	r3, [pc, #288]	; (8007be4 <setSVM_dq+0x324>)
 8007ac2:	edd3 7a00 	vldr	s15, [r3]
 8007ac6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007aca:	4b44      	ldr	r3, [pc, #272]	; (8007bdc <setSVM_dq+0x31c>)
 8007acc:	ed93 6a00 	vldr	s12, [r3]
 8007ad0:	4b43      	ldr	r3, [pc, #268]	; (8007be0 <setSVM_dq+0x320>)
 8007ad2:	edd3 7a00 	vldr	s15, [r3]
 8007ad6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007ada:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007ade:	4b42      	ldr	r3, [pc, #264]	; (8007be8 <setSVM_dq+0x328>)
 8007ae0:	edd3 7a00 	vldr	s15, [r3]
 8007ae4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007ae8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007aec:	4b40      	ldr	r3, [pc, #256]	; (8007bf0 <setSVM_dq+0x330>)
 8007aee:	edc3 7a00 	vstr	s15, [r3]

	switch(sector_SVM)
 8007af2:	4b37      	ldr	r3, [pc, #220]	; (8007bd0 <setSVM_dq+0x310>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	2b05      	cmp	r3, #5
 8007af8:	f200 81e0 	bhi.w	8007ebc <setSVM_dq+0x5fc>
 8007afc:	a201      	add	r2, pc, #4	; (adr r2, 8007b04 <setSVM_dq+0x244>)
 8007afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b02:	bf00      	nop
 8007b04:	08007b1d 	.word	0x08007b1d
 8007b08:	08007c01 	.word	0x08007c01
 8007b0c:	08007c8d 	.word	0x08007c8d
 8007b10:	08007d19 	.word	0x08007d19
 8007b14:	08007da5 	.word	0x08007da5
 8007b18:	08007e31 	.word	0x08007e31
	{
	case 0: duty[2] = (1.0 - vect1 - vect2) * 0.5f; 	duty[1] = duty[2] + vect2; 	duty[0] = duty[1] + vect1;  break;
 8007b1c:	4b33      	ldr	r3, [pc, #204]	; (8007bec <setSVM_dq+0x32c>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4618      	mov	r0, r3
 8007b22:	f7f8 fcd5 	bl	80004d0 <__aeabi_f2d>
 8007b26:	4603      	mov	r3, r0
 8007b28:	460c      	mov	r4, r1
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	4623      	mov	r3, r4
 8007b2e:	f04f 0000 	mov.w	r0, #0
 8007b32:	4930      	ldr	r1, [pc, #192]	; (8007bf4 <setSVM_dq+0x334>)
 8007b34:	f7f8 fb6c 	bl	8000210 <__aeabi_dsub>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	460c      	mov	r4, r1
 8007b3c:	4625      	mov	r5, r4
 8007b3e:	461c      	mov	r4, r3
 8007b40:	4b2b      	ldr	r3, [pc, #172]	; (8007bf0 <setSVM_dq+0x330>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4618      	mov	r0, r3
 8007b46:	f7f8 fcc3 	bl	80004d0 <__aeabi_f2d>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	460b      	mov	r3, r1
 8007b4e:	4620      	mov	r0, r4
 8007b50:	4629      	mov	r1, r5
 8007b52:	f7f8 fb5d 	bl	8000210 <__aeabi_dsub>
 8007b56:	4603      	mov	r3, r0
 8007b58:	460c      	mov	r4, r1
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	4621      	mov	r1, r4
 8007b5e:	f04f 0200 	mov.w	r2, #0
 8007b62:	4b25      	ldr	r3, [pc, #148]	; (8007bf8 <setSVM_dq+0x338>)
 8007b64:	f7f8 fd0c 	bl	8000580 <__aeabi_dmul>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	460c      	mov	r4, r1
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	4621      	mov	r1, r4
 8007b70:	f7f8 ffb6 	bl	8000ae0 <__aeabi_d2f>
 8007b74:	4602      	mov	r2, r0
 8007b76:	4b21      	ldr	r3, [pc, #132]	; (8007bfc <setSVM_dq+0x33c>)
 8007b78:	609a      	str	r2, [r3, #8]
 8007b7a:	4b20      	ldr	r3, [pc, #128]	; (8007bfc <setSVM_dq+0x33c>)
 8007b7c:	ed93 7a02 	vldr	s14, [r3, #8]
 8007b80:	4b1b      	ldr	r3, [pc, #108]	; (8007bf0 <setSVM_dq+0x330>)
 8007b82:	edd3 7a00 	vldr	s15, [r3]
 8007b86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007b8a:	4b1c      	ldr	r3, [pc, #112]	; (8007bfc <setSVM_dq+0x33c>)
 8007b8c:	edc3 7a01 	vstr	s15, [r3, #4]
 8007b90:	4b1a      	ldr	r3, [pc, #104]	; (8007bfc <setSVM_dq+0x33c>)
 8007b92:	ed93 7a01 	vldr	s14, [r3, #4]
 8007b96:	4b15      	ldr	r3, [pc, #84]	; (8007bec <setSVM_dq+0x32c>)
 8007b98:	edd3 7a00 	vldr	s15, [r3]
 8007b9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ba0:	4b16      	ldr	r3, [pc, #88]	; (8007bfc <setSVM_dq+0x33c>)
 8007ba2:	edc3 7a00 	vstr	s15, [r3]
 8007ba6:	e189      	b.n	8007ebc <setSVM_dq+0x5fc>
 8007ba8:	20000188 	.word	0x20000188
 8007bac:	20000038 	.word	0x20000038
 8007bb0:	2000018c 	.word	0x2000018c
 8007bb4:	200001dc 	.word	0x200001dc
 8007bb8:	20000194 	.word	0x20000194
 8007bbc:	20000198 	.word	0x20000198
 8007bc0:	00000000 	.word	0x00000000
 8007bc4:	2000019c 	.word	0x2000019c
 8007bc8:	3f5db22d 	.word	0x3f5db22d
 8007bcc:	200001a0 	.word	0x200001a0
 8007bd0:	20000190 	.word	0x20000190
 8007bd4:	08009bd0 	.word	0x08009bd0
 8007bd8:	200001a4 	.word	0x200001a4
 8007bdc:	200001a8 	.word	0x200001a8
 8007be0:	200001ac 	.word	0x200001ac
 8007be4:	200001b0 	.word	0x200001b0
 8007be8:	20000030 	.word	0x20000030
 8007bec:	200001b4 	.word	0x200001b4
 8007bf0:	200001b8 	.word	0x200001b8
 8007bf4:	3ff00000 	.word	0x3ff00000
 8007bf8:	3fe00000 	.word	0x3fe00000
 8007bfc:	200001bc 	.word	0x200001bc
	case 1: duty[2] = (1.0 - vect1 - vect2) * 0.5f; 	duty[0] = duty[2] + vect1; 	duty[1] = duty[0] + vect2; 	break;
 8007c00:	4bc3      	ldr	r3, [pc, #780]	; (8007f10 <setSVM_dq+0x650>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4618      	mov	r0, r3
 8007c06:	f7f8 fc63 	bl	80004d0 <__aeabi_f2d>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	460c      	mov	r4, r1
 8007c0e:	461a      	mov	r2, r3
 8007c10:	4623      	mov	r3, r4
 8007c12:	f04f 0000 	mov.w	r0, #0
 8007c16:	49bf      	ldr	r1, [pc, #764]	; (8007f14 <setSVM_dq+0x654>)
 8007c18:	f7f8 fafa 	bl	8000210 <__aeabi_dsub>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	460c      	mov	r4, r1
 8007c20:	4625      	mov	r5, r4
 8007c22:	461c      	mov	r4, r3
 8007c24:	4bbc      	ldr	r3, [pc, #752]	; (8007f18 <setSVM_dq+0x658>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4618      	mov	r0, r3
 8007c2a:	f7f8 fc51 	bl	80004d0 <__aeabi_f2d>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	4620      	mov	r0, r4
 8007c34:	4629      	mov	r1, r5
 8007c36:	f7f8 faeb 	bl	8000210 <__aeabi_dsub>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	460c      	mov	r4, r1
 8007c3e:	4618      	mov	r0, r3
 8007c40:	4621      	mov	r1, r4
 8007c42:	f04f 0200 	mov.w	r2, #0
 8007c46:	4bb5      	ldr	r3, [pc, #724]	; (8007f1c <setSVM_dq+0x65c>)
 8007c48:	f7f8 fc9a 	bl	8000580 <__aeabi_dmul>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	460c      	mov	r4, r1
 8007c50:	4618      	mov	r0, r3
 8007c52:	4621      	mov	r1, r4
 8007c54:	f7f8 ff44 	bl	8000ae0 <__aeabi_d2f>
 8007c58:	4602      	mov	r2, r0
 8007c5a:	4bb1      	ldr	r3, [pc, #708]	; (8007f20 <setSVM_dq+0x660>)
 8007c5c:	609a      	str	r2, [r3, #8]
 8007c5e:	4bb0      	ldr	r3, [pc, #704]	; (8007f20 <setSVM_dq+0x660>)
 8007c60:	ed93 7a02 	vldr	s14, [r3, #8]
 8007c64:	4baa      	ldr	r3, [pc, #680]	; (8007f10 <setSVM_dq+0x650>)
 8007c66:	edd3 7a00 	vldr	s15, [r3]
 8007c6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007c6e:	4bac      	ldr	r3, [pc, #688]	; (8007f20 <setSVM_dq+0x660>)
 8007c70:	edc3 7a00 	vstr	s15, [r3]
 8007c74:	4baa      	ldr	r3, [pc, #680]	; (8007f20 <setSVM_dq+0x660>)
 8007c76:	ed93 7a00 	vldr	s14, [r3]
 8007c7a:	4ba7      	ldr	r3, [pc, #668]	; (8007f18 <setSVM_dq+0x658>)
 8007c7c:	edd3 7a00 	vldr	s15, [r3]
 8007c80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007c84:	4ba6      	ldr	r3, [pc, #664]	; (8007f20 <setSVM_dq+0x660>)
 8007c86:	edc3 7a01 	vstr	s15, [r3, #4]
 8007c8a:	e117      	b.n	8007ebc <setSVM_dq+0x5fc>
	case 2: duty[0] = (1.0 - vect1 - vect2) * 0.5f; 	duty[2] = duty[0] + vect2; 	duty[1] = duty[2] + vect1; 	break;
 8007c8c:	4ba0      	ldr	r3, [pc, #640]	; (8007f10 <setSVM_dq+0x650>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4618      	mov	r0, r3
 8007c92:	f7f8 fc1d 	bl	80004d0 <__aeabi_f2d>
 8007c96:	4603      	mov	r3, r0
 8007c98:	460c      	mov	r4, r1
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	4623      	mov	r3, r4
 8007c9e:	f04f 0000 	mov.w	r0, #0
 8007ca2:	499c      	ldr	r1, [pc, #624]	; (8007f14 <setSVM_dq+0x654>)
 8007ca4:	f7f8 fab4 	bl	8000210 <__aeabi_dsub>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	460c      	mov	r4, r1
 8007cac:	4625      	mov	r5, r4
 8007cae:	461c      	mov	r4, r3
 8007cb0:	4b99      	ldr	r3, [pc, #612]	; (8007f18 <setSVM_dq+0x658>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f7f8 fc0b 	bl	80004d0 <__aeabi_f2d>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	f7f8 faa5 	bl	8000210 <__aeabi_dsub>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	460c      	mov	r4, r1
 8007cca:	4618      	mov	r0, r3
 8007ccc:	4621      	mov	r1, r4
 8007cce:	f04f 0200 	mov.w	r2, #0
 8007cd2:	4b92      	ldr	r3, [pc, #584]	; (8007f1c <setSVM_dq+0x65c>)
 8007cd4:	f7f8 fc54 	bl	8000580 <__aeabi_dmul>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	460c      	mov	r4, r1
 8007cdc:	4618      	mov	r0, r3
 8007cde:	4621      	mov	r1, r4
 8007ce0:	f7f8 fefe 	bl	8000ae0 <__aeabi_d2f>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	4b8e      	ldr	r3, [pc, #568]	; (8007f20 <setSVM_dq+0x660>)
 8007ce8:	601a      	str	r2, [r3, #0]
 8007cea:	4b8d      	ldr	r3, [pc, #564]	; (8007f20 <setSVM_dq+0x660>)
 8007cec:	ed93 7a00 	vldr	s14, [r3]
 8007cf0:	4b89      	ldr	r3, [pc, #548]	; (8007f18 <setSVM_dq+0x658>)
 8007cf2:	edd3 7a00 	vldr	s15, [r3]
 8007cf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007cfa:	4b89      	ldr	r3, [pc, #548]	; (8007f20 <setSVM_dq+0x660>)
 8007cfc:	edc3 7a02 	vstr	s15, [r3, #8]
 8007d00:	4b87      	ldr	r3, [pc, #540]	; (8007f20 <setSVM_dq+0x660>)
 8007d02:	ed93 7a02 	vldr	s14, [r3, #8]
 8007d06:	4b82      	ldr	r3, [pc, #520]	; (8007f10 <setSVM_dq+0x650>)
 8007d08:	edd3 7a00 	vldr	s15, [r3]
 8007d0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d10:	4b83      	ldr	r3, [pc, #524]	; (8007f20 <setSVM_dq+0x660>)
 8007d12:	edc3 7a01 	vstr	s15, [r3, #4]
 8007d16:	e0d1      	b.n	8007ebc <setSVM_dq+0x5fc>
	case 3: duty[0] = (1.0 - vect1 - vect2) * 0.5f; 	duty[1] = duty[0] + vect1; 	duty[2] = duty[1] + vect2; 	break;
 8007d18:	4b7d      	ldr	r3, [pc, #500]	; (8007f10 <setSVM_dq+0x650>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f7f8 fbd7 	bl	80004d0 <__aeabi_f2d>
 8007d22:	4603      	mov	r3, r0
 8007d24:	460c      	mov	r4, r1
 8007d26:	461a      	mov	r2, r3
 8007d28:	4623      	mov	r3, r4
 8007d2a:	f04f 0000 	mov.w	r0, #0
 8007d2e:	4979      	ldr	r1, [pc, #484]	; (8007f14 <setSVM_dq+0x654>)
 8007d30:	f7f8 fa6e 	bl	8000210 <__aeabi_dsub>
 8007d34:	4603      	mov	r3, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	4625      	mov	r5, r4
 8007d3a:	461c      	mov	r4, r3
 8007d3c:	4b76      	ldr	r3, [pc, #472]	; (8007f18 <setSVM_dq+0x658>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7f8 fbc5 	bl	80004d0 <__aeabi_f2d>
 8007d46:	4602      	mov	r2, r0
 8007d48:	460b      	mov	r3, r1
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	f7f8 fa5f 	bl	8000210 <__aeabi_dsub>
 8007d52:	4603      	mov	r3, r0
 8007d54:	460c      	mov	r4, r1
 8007d56:	4618      	mov	r0, r3
 8007d58:	4621      	mov	r1, r4
 8007d5a:	f04f 0200 	mov.w	r2, #0
 8007d5e:	4b6f      	ldr	r3, [pc, #444]	; (8007f1c <setSVM_dq+0x65c>)
 8007d60:	f7f8 fc0e 	bl	8000580 <__aeabi_dmul>
 8007d64:	4603      	mov	r3, r0
 8007d66:	460c      	mov	r4, r1
 8007d68:	4618      	mov	r0, r3
 8007d6a:	4621      	mov	r1, r4
 8007d6c:	f7f8 feb8 	bl	8000ae0 <__aeabi_d2f>
 8007d70:	4602      	mov	r2, r0
 8007d72:	4b6b      	ldr	r3, [pc, #428]	; (8007f20 <setSVM_dq+0x660>)
 8007d74:	601a      	str	r2, [r3, #0]
 8007d76:	4b6a      	ldr	r3, [pc, #424]	; (8007f20 <setSVM_dq+0x660>)
 8007d78:	ed93 7a00 	vldr	s14, [r3]
 8007d7c:	4b64      	ldr	r3, [pc, #400]	; (8007f10 <setSVM_dq+0x650>)
 8007d7e:	edd3 7a00 	vldr	s15, [r3]
 8007d82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d86:	4b66      	ldr	r3, [pc, #408]	; (8007f20 <setSVM_dq+0x660>)
 8007d88:	edc3 7a01 	vstr	s15, [r3, #4]
 8007d8c:	4b64      	ldr	r3, [pc, #400]	; (8007f20 <setSVM_dq+0x660>)
 8007d8e:	ed93 7a01 	vldr	s14, [r3, #4]
 8007d92:	4b61      	ldr	r3, [pc, #388]	; (8007f18 <setSVM_dq+0x658>)
 8007d94:	edd3 7a00 	vldr	s15, [r3]
 8007d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d9c:	4b60      	ldr	r3, [pc, #384]	; (8007f20 <setSVM_dq+0x660>)
 8007d9e:	edc3 7a02 	vstr	s15, [r3, #8]
 8007da2:	e08b      	b.n	8007ebc <setSVM_dq+0x5fc>
	case 4: duty[1] = (1.0 - vect1 - vect2) * 0.5f; 	duty[0] = duty[1] + vect2; 	duty[2] = duty[0] + vect1; 	break;
 8007da4:	4b5a      	ldr	r3, [pc, #360]	; (8007f10 <setSVM_dq+0x650>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4618      	mov	r0, r3
 8007daa:	f7f8 fb91 	bl	80004d0 <__aeabi_f2d>
 8007dae:	4603      	mov	r3, r0
 8007db0:	460c      	mov	r4, r1
 8007db2:	461a      	mov	r2, r3
 8007db4:	4623      	mov	r3, r4
 8007db6:	f04f 0000 	mov.w	r0, #0
 8007dba:	4956      	ldr	r1, [pc, #344]	; (8007f14 <setSVM_dq+0x654>)
 8007dbc:	f7f8 fa28 	bl	8000210 <__aeabi_dsub>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	460c      	mov	r4, r1
 8007dc4:	4625      	mov	r5, r4
 8007dc6:	461c      	mov	r4, r3
 8007dc8:	4b53      	ldr	r3, [pc, #332]	; (8007f18 <setSVM_dq+0x658>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f7f8 fb7f 	bl	80004d0 <__aeabi_f2d>
 8007dd2:	4602      	mov	r2, r0
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	4620      	mov	r0, r4
 8007dd8:	4629      	mov	r1, r5
 8007dda:	f7f8 fa19 	bl	8000210 <__aeabi_dsub>
 8007dde:	4603      	mov	r3, r0
 8007de0:	460c      	mov	r4, r1
 8007de2:	4618      	mov	r0, r3
 8007de4:	4621      	mov	r1, r4
 8007de6:	f04f 0200 	mov.w	r2, #0
 8007dea:	4b4c      	ldr	r3, [pc, #304]	; (8007f1c <setSVM_dq+0x65c>)
 8007dec:	f7f8 fbc8 	bl	8000580 <__aeabi_dmul>
 8007df0:	4603      	mov	r3, r0
 8007df2:	460c      	mov	r4, r1
 8007df4:	4618      	mov	r0, r3
 8007df6:	4621      	mov	r1, r4
 8007df8:	f7f8 fe72 	bl	8000ae0 <__aeabi_d2f>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	4b48      	ldr	r3, [pc, #288]	; (8007f20 <setSVM_dq+0x660>)
 8007e00:	605a      	str	r2, [r3, #4]
 8007e02:	4b47      	ldr	r3, [pc, #284]	; (8007f20 <setSVM_dq+0x660>)
 8007e04:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e08:	4b43      	ldr	r3, [pc, #268]	; (8007f18 <setSVM_dq+0x658>)
 8007e0a:	edd3 7a00 	vldr	s15, [r3]
 8007e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e12:	4b43      	ldr	r3, [pc, #268]	; (8007f20 <setSVM_dq+0x660>)
 8007e14:	edc3 7a00 	vstr	s15, [r3]
 8007e18:	4b41      	ldr	r3, [pc, #260]	; (8007f20 <setSVM_dq+0x660>)
 8007e1a:	ed93 7a00 	vldr	s14, [r3]
 8007e1e:	4b3c      	ldr	r3, [pc, #240]	; (8007f10 <setSVM_dq+0x650>)
 8007e20:	edd3 7a00 	vldr	s15, [r3]
 8007e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e28:	4b3d      	ldr	r3, [pc, #244]	; (8007f20 <setSVM_dq+0x660>)
 8007e2a:	edc3 7a02 	vstr	s15, [r3, #8]
 8007e2e:	e045      	b.n	8007ebc <setSVM_dq+0x5fc>
	case 5: duty[1] = (1.0 - vect1 - vect2) * 0.5f; 	duty[2] = duty[1] + vect1; 	duty[0] = duty[2] + vect2; 	break;
 8007e30:	4b37      	ldr	r3, [pc, #220]	; (8007f10 <setSVM_dq+0x650>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4618      	mov	r0, r3
 8007e36:	f7f8 fb4b 	bl	80004d0 <__aeabi_f2d>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	460c      	mov	r4, r1
 8007e3e:	461a      	mov	r2, r3
 8007e40:	4623      	mov	r3, r4
 8007e42:	f04f 0000 	mov.w	r0, #0
 8007e46:	4933      	ldr	r1, [pc, #204]	; (8007f14 <setSVM_dq+0x654>)
 8007e48:	f7f8 f9e2 	bl	8000210 <__aeabi_dsub>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	460c      	mov	r4, r1
 8007e50:	4625      	mov	r5, r4
 8007e52:	461c      	mov	r4, r3
 8007e54:	4b30      	ldr	r3, [pc, #192]	; (8007f18 <setSVM_dq+0x658>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f7f8 fb39 	bl	80004d0 <__aeabi_f2d>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	460b      	mov	r3, r1
 8007e62:	4620      	mov	r0, r4
 8007e64:	4629      	mov	r1, r5
 8007e66:	f7f8 f9d3 	bl	8000210 <__aeabi_dsub>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	460c      	mov	r4, r1
 8007e6e:	4618      	mov	r0, r3
 8007e70:	4621      	mov	r1, r4
 8007e72:	f04f 0200 	mov.w	r2, #0
 8007e76:	4b29      	ldr	r3, [pc, #164]	; (8007f1c <setSVM_dq+0x65c>)
 8007e78:	f7f8 fb82 	bl	8000580 <__aeabi_dmul>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	460c      	mov	r4, r1
 8007e80:	4618      	mov	r0, r3
 8007e82:	4621      	mov	r1, r4
 8007e84:	f7f8 fe2c 	bl	8000ae0 <__aeabi_d2f>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	4b25      	ldr	r3, [pc, #148]	; (8007f20 <setSVM_dq+0x660>)
 8007e8c:	605a      	str	r2, [r3, #4]
 8007e8e:	4b24      	ldr	r3, [pc, #144]	; (8007f20 <setSVM_dq+0x660>)
 8007e90:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e94:	4b1e      	ldr	r3, [pc, #120]	; (8007f10 <setSVM_dq+0x650>)
 8007e96:	edd3 7a00 	vldr	s15, [r3]
 8007e9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e9e:	4b20      	ldr	r3, [pc, #128]	; (8007f20 <setSVM_dq+0x660>)
 8007ea0:	edc3 7a02 	vstr	s15, [r3, #8]
 8007ea4:	4b1e      	ldr	r3, [pc, #120]	; (8007f20 <setSVM_dq+0x660>)
 8007ea6:	ed93 7a02 	vldr	s14, [r3, #8]
 8007eaa:	4b1b      	ldr	r3, [pc, #108]	; (8007f18 <setSVM_dq+0x658>)
 8007eac:	edd3 7a00 	vldr	s15, [r3]
 8007eb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007eb4:	4b1a      	ldr	r3, [pc, #104]	; (8007f20 <setSVM_dq+0x660>)
 8007eb6:	edc3 7a00 	vstr	s15, [r3]
 8007eba:	bf00      	nop
	}


	if(duty[0] < -1.0f) duty[0] = -1.0f; else if (duty[0] > 1.0f) duty[0] = 1.0f;
 8007ebc:	4b18      	ldr	r3, [pc, #96]	; (8007f20 <setSVM_dq+0x660>)
 8007ebe:	edd3 7a00 	vldr	s15, [r3]
 8007ec2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007ec6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ece:	d503      	bpl.n	8007ed8 <setSVM_dq+0x618>
 8007ed0:	4b13      	ldr	r3, [pc, #76]	; (8007f20 <setSVM_dq+0x660>)
 8007ed2:	4a14      	ldr	r2, [pc, #80]	; (8007f24 <setSVM_dq+0x664>)
 8007ed4:	601a      	str	r2, [r3, #0]
 8007ed6:	e00d      	b.n	8007ef4 <setSVM_dq+0x634>
 8007ed8:	4b11      	ldr	r3, [pc, #68]	; (8007f20 <setSVM_dq+0x660>)
 8007eda:	edd3 7a00 	vldr	s15, [r3]
 8007ede:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ee2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007eea:	dd03      	ble.n	8007ef4 <setSVM_dq+0x634>
 8007eec:	4b0c      	ldr	r3, [pc, #48]	; (8007f20 <setSVM_dq+0x660>)
 8007eee:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8007ef2:	601a      	str	r2, [r3, #0]
	if(duty[1] < -1.0f) duty[1] = -1.0f; else if (duty[1] > 1.0f) duty[1] = 1.0f;
 8007ef4:	4b0a      	ldr	r3, [pc, #40]	; (8007f20 <setSVM_dq+0x660>)
 8007ef6:	edd3 7a01 	vldr	s15, [r3, #4]
 8007efa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007efe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f06:	d50f      	bpl.n	8007f28 <setSVM_dq+0x668>
 8007f08:	4b05      	ldr	r3, [pc, #20]	; (8007f20 <setSVM_dq+0x660>)
 8007f0a:	4a06      	ldr	r2, [pc, #24]	; (8007f24 <setSVM_dq+0x664>)
 8007f0c:	605a      	str	r2, [r3, #4]
 8007f0e:	e019      	b.n	8007f44 <setSVM_dq+0x684>
 8007f10:	200001b4 	.word	0x200001b4
 8007f14:	3ff00000 	.word	0x3ff00000
 8007f18:	200001b8 	.word	0x200001b8
 8007f1c:	3fe00000 	.word	0x3fe00000
 8007f20:	200001bc 	.word	0x200001bc
 8007f24:	bf800000 	.word	0xbf800000
 8007f28:	4b35      	ldr	r3, [pc, #212]	; (8008000 <setSVM_dq+0x740>)
 8007f2a:	edd3 7a01 	vldr	s15, [r3, #4]
 8007f2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007f32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f3a:	dd03      	ble.n	8007f44 <setSVM_dq+0x684>
 8007f3c:	4b30      	ldr	r3, [pc, #192]	; (8008000 <setSVM_dq+0x740>)
 8007f3e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8007f42:	605a      	str	r2, [r3, #4]
	if(duty[2] < -1.0f) duty[2] = -1.0f; else if (duty[2] > 1.0f) duty[2] = 1.0f;
 8007f44:	4b2e      	ldr	r3, [pc, #184]	; (8008000 <setSVM_dq+0x740>)
 8007f46:	edd3 7a02 	vldr	s15, [r3, #8]
 8007f4a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007f4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f56:	d503      	bpl.n	8007f60 <setSVM_dq+0x6a0>
 8007f58:	4b29      	ldr	r3, [pc, #164]	; (8008000 <setSVM_dq+0x740>)
 8007f5a:	4a2a      	ldr	r2, [pc, #168]	; (8008004 <setSVM_dq+0x744>)
 8007f5c:	609a      	str	r2, [r3, #8]
 8007f5e:	e00d      	b.n	8007f7c <setSVM_dq+0x6bc>
 8007f60:	4b27      	ldr	r3, [pc, #156]	; (8008000 <setSVM_dq+0x740>)
 8007f62:	edd3 7a02 	vldr	s15, [r3, #8]
 8007f66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007f6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f72:	dd03      	ble.n	8007f7c <setSVM_dq+0x6bc>
 8007f74:	4b22      	ldr	r3, [pc, #136]	; (8008000 <setSVM_dq+0x740>)
 8007f76:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8007f7a:	609a      	str	r2, [r3, #8]

	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, PWM_RESOL * (1.0f - (amp_u = duty[0])));
 8007f7c:	4b20      	ldr	r3, [pc, #128]	; (8008000 <setSVM_dq+0x740>)
 8007f7e:	edd3 7a00 	vldr	s15, [r3]
 8007f82:	4b21      	ldr	r3, [pc, #132]	; (8008008 <setSVM_dq+0x748>)
 8007f84:	edc3 7a00 	vstr	s15, [r3]
 8007f88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007f8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007f90:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800800c <setSVM_dq+0x74c>
 8007f94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007f98:	4b1d      	ldr	r3, [pc, #116]	; (8008010 <setSVM_dq+0x750>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fa0:	ee17 2a90 	vmov	r2, s15
 8007fa4:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, PWM_RESOL * (1.0f - (amp_v = duty[1])));
 8007fa6:	4b16      	ldr	r3, [pc, #88]	; (8008000 <setSVM_dq+0x740>)
 8007fa8:	edd3 7a01 	vldr	s15, [r3, #4]
 8007fac:	4b19      	ldr	r3, [pc, #100]	; (8008014 <setSVM_dq+0x754>)
 8007fae:	edc3 7a00 	vstr	s15, [r3]
 8007fb2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007fb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007fba:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800800c <setSVM_dq+0x74c>
 8007fbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007fc2:	4b13      	ldr	r3, [pc, #76]	; (8008010 <setSVM_dq+0x750>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fca:	ee17 2a90 	vmov	r2, s15
 8007fce:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, PWM_RESOL * (1.0f - (amp_w = duty[2])));
 8007fd0:	4b0b      	ldr	r3, [pc, #44]	; (8008000 <setSVM_dq+0x740>)
 8007fd2:	edd3 7a02 	vldr	s15, [r3, #8]
 8007fd6:	4b10      	ldr	r3, [pc, #64]	; (8008018 <setSVM_dq+0x758>)
 8007fd8:	edc3 7a00 	vstr	s15, [r3]
 8007fdc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007fe0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007fe4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800800c <setSVM_dq+0x74c>
 8007fe8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007fec:	4b08      	ldr	r3, [pc, #32]	; (8008010 <setSVM_dq+0x750>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ff4:	ee17 2a90 	vmov	r2, s15
 8007ff8:	63da      	str	r2, [r3, #60]	; 0x3c


	return;
 8007ffa:	bf00      	nop
}
 8007ffc:	bdb0      	pop	{r4, r5, r7, pc}
 8007ffe:	bf00      	nop
 8008000:	200001bc 	.word	0x200001bc
 8008004:	bf800000 	.word	0xbf800000
 8008008:	200001e4 	.word	0x200001e4
 800800c:	45fa0000 	.word	0x45fa0000
 8008010:	20000534 	.word	0x20000534
 8008014:	200001e8 	.word	0x200001e8
 8008018:	200001ec 	.word	0x200001ec

0800801c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8008020:	4b18      	ldr	r3, [pc, #96]	; (8008084 <MX_SPI2_Init+0x68>)
 8008022:	4a19      	ldr	r2, [pc, #100]	; (8008088 <MX_SPI2_Init+0x6c>)
 8008024:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8008026:	4b17      	ldr	r3, [pc, #92]	; (8008084 <MX_SPI2_Init+0x68>)
 8008028:	f44f 7282 	mov.w	r2, #260	; 0x104
 800802c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800802e:	4b15      	ldr	r3, [pc, #84]	; (8008084 <MX_SPI2_Init+0x68>)
 8008030:	2200      	movs	r2, #0
 8008032:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8008034:	4b13      	ldr	r3, [pc, #76]	; (8008084 <MX_SPI2_Init+0x68>)
 8008036:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800803a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800803c:	4b11      	ldr	r3, [pc, #68]	; (8008084 <MX_SPI2_Init+0x68>)
 800803e:	2200      	movs	r2, #0
 8008040:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8008042:	4b10      	ldr	r3, [pc, #64]	; (8008084 <MX_SPI2_Init+0x68>)
 8008044:	2201      	movs	r2, #1
 8008046:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8008048:	4b0e      	ldr	r3, [pc, #56]	; (8008084 <MX_SPI2_Init+0x68>)
 800804a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800804e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8008050:	4b0c      	ldr	r3, [pc, #48]	; (8008084 <MX_SPI2_Init+0x68>)
 8008052:	2218      	movs	r2, #24
 8008054:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008056:	4b0b      	ldr	r3, [pc, #44]	; (8008084 <MX_SPI2_Init+0x68>)
 8008058:	2200      	movs	r2, #0
 800805a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800805c:	4b09      	ldr	r3, [pc, #36]	; (8008084 <MX_SPI2_Init+0x68>)
 800805e:	2200      	movs	r2, #0
 8008060:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008062:	4b08      	ldr	r3, [pc, #32]	; (8008084 <MX_SPI2_Init+0x68>)
 8008064:	2200      	movs	r2, #0
 8008066:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8008068:	4b06      	ldr	r3, [pc, #24]	; (8008084 <MX_SPI2_Init+0x68>)
 800806a:	220a      	movs	r2, #10
 800806c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800806e:	4805      	ldr	r0, [pc, #20]	; (8008084 <MX_SPI2_Init+0x68>)
 8008070:	f7fb fcb2 	bl	80039d8 <HAL_SPI_Init>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d001      	beq.n	800807e <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800807a:	f7ff fc19 	bl	80078b0 <Error_Handler>
  }

}
 800807e:	bf00      	nop
 8008080:	bd80      	pop	{r7, pc}
 8008082:	bf00      	nop
 8008084:	20000484 	.word	0x20000484
 8008088:	40003800 	.word	0x40003800

0800808c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8008090:	4b17      	ldr	r3, [pc, #92]	; (80080f0 <MX_SPI3_Init+0x64>)
 8008092:	4a18      	ldr	r2, [pc, #96]	; (80080f4 <MX_SPI3_Init+0x68>)
 8008094:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8008096:	4b16      	ldr	r3, [pc, #88]	; (80080f0 <MX_SPI3_Init+0x64>)
 8008098:	f44f 7282 	mov.w	r2, #260	; 0x104
 800809c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800809e:	4b14      	ldr	r3, [pc, #80]	; (80080f0 <MX_SPI3_Init+0x64>)
 80080a0:	2200      	movs	r2, #0
 80080a2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80080a4:	4b12      	ldr	r3, [pc, #72]	; (80080f0 <MX_SPI3_Init+0x64>)
 80080a6:	2200      	movs	r2, #0
 80080a8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80080aa:	4b11      	ldr	r3, [pc, #68]	; (80080f0 <MX_SPI3_Init+0x64>)
 80080ac:	2200      	movs	r2, #0
 80080ae:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80080b0:	4b0f      	ldr	r3, [pc, #60]	; (80080f0 <MX_SPI3_Init+0x64>)
 80080b2:	2200      	movs	r2, #0
 80080b4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80080b6:	4b0e      	ldr	r3, [pc, #56]	; (80080f0 <MX_SPI3_Init+0x64>)
 80080b8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80080bc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80080be:	4b0c      	ldr	r3, [pc, #48]	; (80080f0 <MX_SPI3_Init+0x64>)
 80080c0:	2200      	movs	r2, #0
 80080c2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80080c4:	4b0a      	ldr	r3, [pc, #40]	; (80080f0 <MX_SPI3_Init+0x64>)
 80080c6:	2200      	movs	r2, #0
 80080c8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80080ca:	4b09      	ldr	r3, [pc, #36]	; (80080f0 <MX_SPI3_Init+0x64>)
 80080cc:	2200      	movs	r2, #0
 80080ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080d0:	4b07      	ldr	r3, [pc, #28]	; (80080f0 <MX_SPI3_Init+0x64>)
 80080d2:	2200      	movs	r2, #0
 80080d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80080d6:	4b06      	ldr	r3, [pc, #24]	; (80080f0 <MX_SPI3_Init+0x64>)
 80080d8:	220a      	movs	r2, #10
 80080da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80080dc:	4804      	ldr	r0, [pc, #16]	; (80080f0 <MX_SPI3_Init+0x64>)
 80080de:	f7fb fc7b 	bl	80039d8 <HAL_SPI_Init>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d001      	beq.n	80080ec <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80080e8:	f7ff fbe2 	bl	80078b0 <Error_Handler>
  }

}
 80080ec:	bf00      	nop
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	200004dc 	.word	0x200004dc
 80080f4:	40003c00 	.word	0x40003c00

080080f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b08e      	sub	sp, #56	; 0x38
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008100:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008104:	2200      	movs	r2, #0
 8008106:	601a      	str	r2, [r3, #0]
 8008108:	605a      	str	r2, [r3, #4]
 800810a:	609a      	str	r2, [r3, #8]
 800810c:	60da      	str	r2, [r3, #12]
 800810e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a6c      	ldr	r2, [pc, #432]	; (80082c8 <HAL_SPI_MspInit+0x1d0>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d163      	bne.n	80081e2 <HAL_SPI_MspInit+0xea>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800811a:	2300      	movs	r3, #0
 800811c:	623b      	str	r3, [r7, #32]
 800811e:	4b6b      	ldr	r3, [pc, #428]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 8008120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008122:	4a6a      	ldr	r2, [pc, #424]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 8008124:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008128:	6413      	str	r3, [r2, #64]	; 0x40
 800812a:	4b68      	ldr	r3, [pc, #416]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 800812c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800812e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008132:	623b      	str	r3, [r7, #32]
 8008134:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008136:	2300      	movs	r3, #0
 8008138:	61fb      	str	r3, [r7, #28]
 800813a:	4b64      	ldr	r3, [pc, #400]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 800813c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800813e:	4a63      	ldr	r2, [pc, #396]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 8008140:	f043 0304 	orr.w	r3, r3, #4
 8008144:	6313      	str	r3, [r2, #48]	; 0x30
 8008146:	4b61      	ldr	r3, [pc, #388]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 8008148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800814a:	f003 0304 	and.w	r3, r3, #4
 800814e:	61fb      	str	r3, [r7, #28]
 8008150:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008152:	2300      	movs	r3, #0
 8008154:	61bb      	str	r3, [r7, #24]
 8008156:	4b5d      	ldr	r3, [pc, #372]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 8008158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800815a:	4a5c      	ldr	r2, [pc, #368]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 800815c:	f043 0302 	orr.w	r3, r3, #2
 8008160:	6313      	str	r3, [r2, #48]	; 0x30
 8008162:	4b5a      	ldr	r3, [pc, #360]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 8008164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008166:	f003 0302 	and.w	r3, r3, #2
 800816a:	61bb      	str	r3, [r7, #24]
 800816c:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration    
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800816e:	2302      	movs	r3, #2
 8008170:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008172:	2302      	movs	r3, #2
 8008174:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008176:	2300      	movs	r3, #0
 8008178:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800817a:	2303      	movs	r3, #3
 800817c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800817e:	2307      	movs	r3, #7
 8008180:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008182:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008186:	4619      	mov	r1, r3
 8008188:	4851      	ldr	r0, [pc, #324]	; (80082d0 <HAL_SPI_MspInit+0x1d8>)
 800818a:	f7fa fd37 	bl	8002bfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800818e:	2304      	movs	r3, #4
 8008190:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008192:	2302      	movs	r3, #2
 8008194:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008196:	2300      	movs	r3, #0
 8008198:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800819a:	2303      	movs	r3, #3
 800819c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800819e:	2305      	movs	r3, #5
 80081a0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80081a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80081a6:	4619      	mov	r1, r3
 80081a8:	4849      	ldr	r0, [pc, #292]	; (80082d0 <HAL_SPI_MspInit+0x1d8>)
 80081aa:	f7fa fd27 	bl	8002bfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80081ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80081b4:	2302      	movs	r3, #2
 80081b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081b8:	2300      	movs	r3, #0
 80081ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80081bc:	2303      	movs	r3, #3
 80081be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80081c0:	2305      	movs	r3, #5
 80081c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80081c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80081c8:	4619      	mov	r1, r3
 80081ca:	4842      	ldr	r0, [pc, #264]	; (80082d4 <HAL_SPI_MspInit+0x1dc>)
 80081cc:	f7fa fd16 	bl	8002bfc <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80081d0:	2200      	movs	r2, #0
 80081d2:	2100      	movs	r1, #0
 80081d4:	2024      	movs	r0, #36	; 0x24
 80081d6:	f7fa f93e 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80081da:	2024      	movs	r0, #36	; 0x24
 80081dc:	f7fa f957 	bl	800248e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80081e0:	e06e      	b.n	80082c0 <HAL_SPI_MspInit+0x1c8>
  else if(spiHandle->Instance==SPI3)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a3c      	ldr	r2, [pc, #240]	; (80082d8 <HAL_SPI_MspInit+0x1e0>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d169      	bne.n	80082c0 <HAL_SPI_MspInit+0x1c8>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80081ec:	2300      	movs	r3, #0
 80081ee:	617b      	str	r3, [r7, #20]
 80081f0:	4b36      	ldr	r3, [pc, #216]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 80081f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081f4:	4a35      	ldr	r2, [pc, #212]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 80081f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081fa:	6413      	str	r3, [r2, #64]	; 0x40
 80081fc:	4b33      	ldr	r3, [pc, #204]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 80081fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008200:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008204:	617b      	str	r3, [r7, #20]
 8008206:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008208:	2300      	movs	r3, #0
 800820a:	613b      	str	r3, [r7, #16]
 800820c:	4b2f      	ldr	r3, [pc, #188]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 800820e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008210:	4a2e      	ldr	r2, [pc, #184]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 8008212:	f043 0302 	orr.w	r3, r3, #2
 8008216:	6313      	str	r3, [r2, #48]	; 0x30
 8008218:	4b2c      	ldr	r3, [pc, #176]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 800821a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800821c:	f003 0302 	and.w	r3, r3, #2
 8008220:	613b      	str	r3, [r7, #16]
 8008222:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008224:	2300      	movs	r3, #0
 8008226:	60fb      	str	r3, [r7, #12]
 8008228:	4b28      	ldr	r3, [pc, #160]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 800822a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800822c:	4a27      	ldr	r2, [pc, #156]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 800822e:	f043 0301 	orr.w	r3, r3, #1
 8008232:	6313      	str	r3, [r2, #48]	; 0x30
 8008234:	4b25      	ldr	r3, [pc, #148]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 8008236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008238:	f003 0301 	and.w	r3, r3, #1
 800823c:	60fb      	str	r3, [r7, #12]
 800823e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008240:	2300      	movs	r3, #0
 8008242:	60bb      	str	r3, [r7, #8]
 8008244:	4b21      	ldr	r3, [pc, #132]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 8008246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008248:	4a20      	ldr	r2, [pc, #128]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 800824a:	f043 0304 	orr.w	r3, r3, #4
 800824e:	6313      	str	r3, [r2, #48]	; 0x30
 8008250:	4b1e      	ldr	r3, [pc, #120]	; (80082cc <HAL_SPI_MspInit+0x1d4>)
 8008252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008254:	f003 0304 	and.w	r3, r3, #4
 8008258:	60bb      	str	r3, [r7, #8]
 800825a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800825c:	2304      	movs	r3, #4
 800825e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008260:	2302      	movs	r3, #2
 8008262:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008264:	2300      	movs	r3, #0
 8008266:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008268:	2303      	movs	r3, #3
 800826a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800826c:	2307      	movs	r3, #7
 800826e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008270:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008274:	4619      	mov	r1, r3
 8008276:	4817      	ldr	r0, [pc, #92]	; (80082d4 <HAL_SPI_MspInit+0x1dc>)
 8008278:	f7fa fcc0 	bl	8002bfc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800827c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008280:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008282:	2302      	movs	r3, #2
 8008284:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008286:	2300      	movs	r3, #0
 8008288:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800828a:	2303      	movs	r3, #3
 800828c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800828e:	2306      	movs	r3, #6
 8008290:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008296:	4619      	mov	r1, r3
 8008298:	4810      	ldr	r0, [pc, #64]	; (80082dc <HAL_SPI_MspInit+0x1e4>)
 800829a:	f7fa fcaf 	bl	8002bfc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800829e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80082a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082a4:	2302      	movs	r3, #2
 80082a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082a8:	2300      	movs	r3, #0
 80082aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80082ac:	2303      	movs	r3, #3
 80082ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80082b0:	2306      	movs	r3, #6
 80082b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80082b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80082b8:	4619      	mov	r1, r3
 80082ba:	4805      	ldr	r0, [pc, #20]	; (80082d0 <HAL_SPI_MspInit+0x1d8>)
 80082bc:	f7fa fc9e 	bl	8002bfc <HAL_GPIO_Init>
}
 80082c0:	bf00      	nop
 80082c2:	3738      	adds	r7, #56	; 0x38
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bd80      	pop	{r7, pc}
 80082c8:	40003800 	.word	0x40003800
 80082cc:	40023800 	.word	0x40023800
 80082d0:	40020800 	.word	0x40020800
 80082d4:	40020400 	.word	0x40020400
 80082d8:	40003c00 	.word	0x40003c00
 80082dc:	40020000 	.word	0x40020000

080082e0 <SPI_Init>:
} 

/* USER CODE BEGIN 1 */

void SPI_Init()
{
 80082e0:	b480      	push	{r7}
 80082e2:	af00      	add	r7, sp, #0


	  // SPI Interrupt Setting
	  __HAL_SPI_ENABLE_IT(&hspi2, SPI_IT_TXE | SPI_IT_RXNE);
 80082e4:	4b06      	ldr	r3, [pc, #24]	; (8008300 <SPI_Init+0x20>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	685a      	ldr	r2, [r3, #4]
 80082ea:	4b05      	ldr	r3, [pc, #20]	; (8008300 <SPI_Init+0x20>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80082f2:	605a      	str	r2, [r3, #4]

}
 80082f4:	bf00      	nop
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	20000484 	.word	0x20000484

08008304 <requestEncoder>:

inline void requestEncoder()
{
 8008304:	b580      	push	{r7, lr}
 8008306:	af00      	add	r7, sp, #0


	// Reading Encoder for next sampling
	spi2txBuf[0] = 0xff;
 8008308:	4b09      	ldr	r3, [pc, #36]	; (8008330 <requestEncoder+0x2c>)
 800830a:	22ff      	movs	r2, #255	; 0xff
 800830c:	701a      	strb	r2, [r3, #0]
	spi2txBuf[1] = 0xff;
 800830e:	4b08      	ldr	r3, [pc, #32]	; (8008330 <requestEncoder+0x2c>)
 8008310:	22ff      	movs	r2, #255	; 0xff
 8008312:	705a      	strb	r2, [r3, #1]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8008314:	2200      	movs	r2, #0
 8008316:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800831a:	4806      	ldr	r0, [pc, #24]	; (8008334 <requestEncoder+0x30>)
 800831c:	f7fa fe18 	bl	8002f50 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_IT(&hspi2, spi2txBuf, spi2rxBuf, 1);
 8008320:	2301      	movs	r3, #1
 8008322:	4a05      	ldr	r2, [pc, #20]	; (8008338 <requestEncoder+0x34>)
 8008324:	4902      	ldr	r1, [pc, #8]	; (8008330 <requestEncoder+0x2c>)
 8008326:	4805      	ldr	r0, [pc, #20]	; (800833c <requestEncoder+0x38>)
 8008328:	f7fb fbba 	bl	8003aa0 <HAL_SPI_TransmitReceive_IT>


}
 800832c:	bf00      	nop
 800832e:	bd80      	pop	{r7, pc}
 8008330:	200001c8 	.word	0x200001c8
 8008334:	40020400 	.word	0x40020400
 8008338:	200001cc 	.word	0x200001cc
 800833c:	20000484 	.word	0x20000484

08008340 <refreshEncoder>:


inline int refreshEncoder()
{
 8008340:	b5b0      	push	{r4, r5, r7, lr}
 8008342:	b084      	sub	sp, #16
 8008344:	af00      	add	r7, sp, #0
	uint16_t angle_raw = 0;
 8008346:	2300      	movs	r3, #0
 8008348:	81fb      	strh	r3, [r7, #14]
	float _theta;
	float _theta_re;

	// Reading RX Data from SPI Encoder
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 800834a:	2201      	movs	r2, #1
 800834c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008350:	4891      	ldr	r0, [pc, #580]	; (8008598 <refreshEncoder+0x258>)
 8008352:	f7fa fdfd 	bl	8002f50 <HAL_GPIO_WritePin>
	angle_raw = (spi2rxBuf[1] & 0x3f) << 8 | spi2rxBuf[0];
 8008356:	4b91      	ldr	r3, [pc, #580]	; (800859c <refreshEncoder+0x25c>)
 8008358:	785b      	ldrb	r3, [r3, #1]
 800835a:	b2db      	uxtb	r3, r3
 800835c:	021b      	lsls	r3, r3, #8
 800835e:	b21b      	sxth	r3, r3
 8008360:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8008364:	b21a      	sxth	r2, r3
 8008366:	4b8d      	ldr	r3, [pc, #564]	; (800859c <refreshEncoder+0x25c>)
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	b2db      	uxtb	r3, r3
 800836c:	b21b      	sxth	r3, r3
 800836e:	4313      	orrs	r3, r2
 8008370:	b21b      	sxth	r3, r3
 8008372:	81fb      	strh	r3, [r7, #14]

	_theta = (float)angle_raw / (float)ENCODER_RESOL * 2.0f * M_PI + theta_offset;
 8008374:	89fb      	ldrh	r3, [r7, #14]
 8008376:	ee07 3a90 	vmov	s15, r3
 800837a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800837e:	eddf 6a88 	vldr	s13, [pc, #544]	; 80085a0 <refreshEncoder+0x260>
 8008382:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008386:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800838a:	ee17 0a90 	vmov	r0, s15
 800838e:	f7f8 f89f 	bl	80004d0 <__aeabi_f2d>
 8008392:	a37d      	add	r3, pc, #500	; (adr r3, 8008588 <refreshEncoder+0x248>)
 8008394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008398:	f7f8 f8f2 	bl	8000580 <__aeabi_dmul>
 800839c:	4603      	mov	r3, r0
 800839e:	460c      	mov	r4, r1
 80083a0:	4625      	mov	r5, r4
 80083a2:	461c      	mov	r4, r3
 80083a4:	4b7f      	ldr	r3, [pc, #508]	; (80085a4 <refreshEncoder+0x264>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4618      	mov	r0, r3
 80083aa:	f7f8 f891 	bl	80004d0 <__aeabi_f2d>
 80083ae:	4602      	mov	r2, r0
 80083b0:	460b      	mov	r3, r1
 80083b2:	4620      	mov	r0, r4
 80083b4:	4629      	mov	r1, r5
 80083b6:	f7f7 ff2d 	bl	8000214 <__adddf3>
 80083ba:	4603      	mov	r3, r0
 80083bc:	460c      	mov	r4, r1
 80083be:	4618      	mov	r0, r3
 80083c0:	4621      	mov	r1, r4
 80083c2:	f7f8 fb8d 	bl	8000ae0 <__aeabi_d2f>
 80083c6:	4603      	mov	r3, r0
 80083c8:	60bb      	str	r3, [r7, #8]

	if(_theta < 0.0f)			theta = _theta + 2 * M_PI;
 80083ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80083ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80083d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083d6:	d511      	bpl.n	80083fc <refreshEncoder+0xbc>
 80083d8:	68b8      	ldr	r0, [r7, #8]
 80083da:	f7f8 f879 	bl	80004d0 <__aeabi_f2d>
 80083de:	a36c      	add	r3, pc, #432	; (adr r3, 8008590 <refreshEncoder+0x250>)
 80083e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e4:	f7f7 ff16 	bl	8000214 <__adddf3>
 80083e8:	4603      	mov	r3, r0
 80083ea:	460c      	mov	r4, r1
 80083ec:	4618      	mov	r0, r3
 80083ee:	4621      	mov	r1, r4
 80083f0:	f7f8 fb76 	bl	8000ae0 <__aeabi_d2f>
 80083f4:	4602      	mov	r2, r0
 80083f6:	4b6c      	ldr	r3, [pc, #432]	; (80085a8 <refreshEncoder+0x268>)
 80083f8:	601a      	str	r2, [r3, #0]
 80083fa:	e01f      	b.n	800843c <refreshEncoder+0xfc>
	else if(_theta >= 2 * M_PI)	theta = _theta - 2 * M_PI;
 80083fc:	68b8      	ldr	r0, [r7, #8]
 80083fe:	f7f8 f867 	bl	80004d0 <__aeabi_f2d>
 8008402:	a363      	add	r3, pc, #396	; (adr r3, 8008590 <refreshEncoder+0x250>)
 8008404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008408:	f7f8 fb40 	bl	8000a8c <__aeabi_dcmpge>
 800840c:	4603      	mov	r3, r0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d011      	beq.n	8008436 <refreshEncoder+0xf6>
 8008412:	68b8      	ldr	r0, [r7, #8]
 8008414:	f7f8 f85c 	bl	80004d0 <__aeabi_f2d>
 8008418:	a35d      	add	r3, pc, #372	; (adr r3, 8008590 <refreshEncoder+0x250>)
 800841a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800841e:	f7f7 fef7 	bl	8000210 <__aeabi_dsub>
 8008422:	4603      	mov	r3, r0
 8008424:	460c      	mov	r4, r1
 8008426:	4618      	mov	r0, r3
 8008428:	4621      	mov	r1, r4
 800842a:	f7f8 fb59 	bl	8000ae0 <__aeabi_d2f>
 800842e:	4602      	mov	r2, r0
 8008430:	4b5d      	ldr	r3, [pc, #372]	; (80085a8 <refreshEncoder+0x268>)
 8008432:	601a      	str	r2, [r3, #0]
 8008434:	e002      	b.n	800843c <refreshEncoder+0xfc>
	else						theta = _theta;
 8008436:	4a5c      	ldr	r2, [pc, #368]	; (80085a8 <refreshEncoder+0x268>)
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	6013      	str	r3, [r2, #0]

	_theta_re = fmodf((float)angle_raw / (float)ENCODER_RESOL * 2.0f * M_PI * POLES / 2, 2.0f * M_PI) + theta_re_offset;
 800843c:	89fb      	ldrh	r3, [r7, #14]
 800843e:	ee07 3a90 	vmov	s15, r3
 8008442:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008446:	eddf 6a56 	vldr	s13, [pc, #344]	; 80085a0 <refreshEncoder+0x260>
 800844a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800844e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008452:	ee17 0a90 	vmov	r0, s15
 8008456:	f7f8 f83b 	bl	80004d0 <__aeabi_f2d>
 800845a:	a34b      	add	r3, pc, #300	; (adr r3, 8008588 <refreshEncoder+0x248>)
 800845c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008460:	f7f8 f88e 	bl	8000580 <__aeabi_dmul>
 8008464:	4603      	mov	r3, r0
 8008466:	460c      	mov	r4, r1
 8008468:	4618      	mov	r0, r3
 800846a:	4621      	mov	r1, r4
 800846c:	f04f 0200 	mov.w	r2, #0
 8008470:	4b4e      	ldr	r3, [pc, #312]	; (80085ac <refreshEncoder+0x26c>)
 8008472:	f7f8 f885 	bl	8000580 <__aeabi_dmul>
 8008476:	4603      	mov	r3, r0
 8008478:	460c      	mov	r4, r1
 800847a:	4618      	mov	r0, r3
 800847c:	4621      	mov	r1, r4
 800847e:	f04f 0200 	mov.w	r2, #0
 8008482:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008486:	f7f8 f9a5 	bl	80007d4 <__aeabi_ddiv>
 800848a:	4603      	mov	r3, r0
 800848c:	460c      	mov	r4, r1
 800848e:	4618      	mov	r0, r3
 8008490:	4621      	mov	r1, r4
 8008492:	f7f8 fb25 	bl	8000ae0 <__aeabi_d2f>
 8008496:	4603      	mov	r3, r0
 8008498:	eddf 0a45 	vldr	s1, [pc, #276]	; 80085b0 <refreshEncoder+0x270>
 800849c:	ee00 3a10 	vmov	s0, r3
 80084a0:	f001 f98a 	bl	80097b8 <fmodf>
 80084a4:	eeb0 7a40 	vmov.f32	s14, s0
 80084a8:	4b42      	ldr	r3, [pc, #264]	; (80085b4 <refreshEncoder+0x274>)
 80084aa:	edd3 7a00 	vldr	s15, [r3]
 80084ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80084b2:	edc7 7a01 	vstr	s15, [r7, #4]

	if(_theta_re < 0.0f)			theta_re = _theta_re + 2 * M_PI;
 80084b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80084ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80084be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084c2:	d511      	bpl.n	80084e8 <refreshEncoder+0x1a8>
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f7f8 f803 	bl	80004d0 <__aeabi_f2d>
 80084ca:	a331      	add	r3, pc, #196	; (adr r3, 8008590 <refreshEncoder+0x250>)
 80084cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d0:	f7f7 fea0 	bl	8000214 <__adddf3>
 80084d4:	4603      	mov	r3, r0
 80084d6:	460c      	mov	r4, r1
 80084d8:	4618      	mov	r0, r3
 80084da:	4621      	mov	r1, r4
 80084dc:	f7f8 fb00 	bl	8000ae0 <__aeabi_d2f>
 80084e0:	4602      	mov	r2, r0
 80084e2:	4b35      	ldr	r3, [pc, #212]	; (80085b8 <refreshEncoder+0x278>)
 80084e4:	601a      	str	r2, [r3, #0]
 80084e6:	e01f      	b.n	8008528 <refreshEncoder+0x1e8>
	else if(_theta_re >= 2 * M_PI)	theta_re = _theta_re - 2 * M_PI;
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f7f7 fff1 	bl	80004d0 <__aeabi_f2d>
 80084ee:	a328      	add	r3, pc, #160	; (adr r3, 8008590 <refreshEncoder+0x250>)
 80084f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f4:	f7f8 faca 	bl	8000a8c <__aeabi_dcmpge>
 80084f8:	4603      	mov	r3, r0
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d011      	beq.n	8008522 <refreshEncoder+0x1e2>
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f7f7 ffe6 	bl	80004d0 <__aeabi_f2d>
 8008504:	a322      	add	r3, pc, #136	; (adr r3, 8008590 <refreshEncoder+0x250>)
 8008506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850a:	f7f7 fe81 	bl	8000210 <__aeabi_dsub>
 800850e:	4603      	mov	r3, r0
 8008510:	460c      	mov	r4, r1
 8008512:	4618      	mov	r0, r3
 8008514:	4621      	mov	r1, r4
 8008516:	f7f8 fae3 	bl	8000ae0 <__aeabi_d2f>
 800851a:	4602      	mov	r2, r0
 800851c:	4b26      	ldr	r3, [pc, #152]	; (80085b8 <refreshEncoder+0x278>)
 800851e:	601a      	str	r2, [r3, #0]
 8008520:	e002      	b.n	8008528 <refreshEncoder+0x1e8>
	else							theta_re = _theta_re;
 8008522:	4a25      	ldr	r2, [pc, #148]	; (80085b8 <refreshEncoder+0x278>)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6013      	str	r3, [r2, #0]

	cos_theta_re = sin_table2[(int)((theta_re * 0.3183f + 0.5f) * 5000.0f)];
 8008528:	4b23      	ldr	r3, [pc, #140]	; (80085b8 <refreshEncoder+0x278>)
 800852a:	edd3 7a00 	vldr	s15, [r3]
 800852e:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80085bc <refreshEncoder+0x27c>
 8008532:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008536:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800853a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800853e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80085c0 <refreshEncoder+0x280>
 8008542:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008546:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800854a:	ee17 3a90 	vmov	r3, s15
 800854e:	4a1d      	ldr	r2, [pc, #116]	; (80085c4 <refreshEncoder+0x284>)
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	4413      	add	r3, r2
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4a1c      	ldr	r2, [pc, #112]	; (80085c8 <refreshEncoder+0x288>)
 8008558:	6013      	str	r3, [r2, #0]
	sin_theta_re = sin_table2[(int)(theta_re * 1591.54943f)];
 800855a:	4b17      	ldr	r3, [pc, #92]	; (80085b8 <refreshEncoder+0x278>)
 800855c:	edd3 7a00 	vldr	s15, [r3]
 8008560:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80085cc <refreshEncoder+0x28c>
 8008564:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008568:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800856c:	ee17 3a90 	vmov	r3, s15
 8008570:	4a14      	ldr	r2, [pc, #80]	; (80085c4 <refreshEncoder+0x284>)
 8008572:	009b      	lsls	r3, r3, #2
 8008574:	4413      	add	r3, r2
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a15      	ldr	r2, [pc, #84]	; (80085d0 <refreshEncoder+0x290>)
 800857a:	6013      	str	r3, [r2, #0]


	return 0;
 800857c:	2300      	movs	r3, #0

}
 800857e:	4618      	mov	r0, r3
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bdb0      	pop	{r4, r5, r7, pc}
 8008586:	bf00      	nop
 8008588:	54442d18 	.word	0x54442d18
 800858c:	400921fb 	.word	0x400921fb
 8008590:	54442d18 	.word	0x54442d18
 8008594:	401921fb 	.word	0x401921fb
 8008598:	40020400 	.word	0x40020400
 800859c:	200001cc 	.word	0x200001cc
 80085a0:	46800000 	.word	0x46800000
 80085a4:	200001d0 	.word	0x200001d0
 80085a8:	200001d4 	.word	0x200001d4
 80085ac:	40360000 	.word	0x40360000
 80085b0:	40c90fdb 	.word	0x40c90fdb
 80085b4:	20000034 	.word	0x20000034
 80085b8:	200001d8 	.word	0x200001d8
 80085bc:	3ea2f838 	.word	0x3ea2f838
 80085c0:	459c4000 	.word	0x459c4000
 80085c4:	08009c08 	.word	0x08009c08
 80085c8:	20000038 	.word	0x20000038
 80085cc:	44c6f195 	.word	0x44c6f195
 80085d0:	200001dc 	.word	0x200001dc

080085d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b082      	sub	sp, #8
 80085d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80085da:	2300      	movs	r3, #0
 80085dc:	607b      	str	r3, [r7, #4]
 80085de:	4b10      	ldr	r3, [pc, #64]	; (8008620 <HAL_MspInit+0x4c>)
 80085e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085e2:	4a0f      	ldr	r2, [pc, #60]	; (8008620 <HAL_MspInit+0x4c>)
 80085e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80085e8:	6453      	str	r3, [r2, #68]	; 0x44
 80085ea:	4b0d      	ldr	r3, [pc, #52]	; (8008620 <HAL_MspInit+0x4c>)
 80085ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085f2:	607b      	str	r3, [r7, #4]
 80085f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80085f6:	2300      	movs	r3, #0
 80085f8:	603b      	str	r3, [r7, #0]
 80085fa:	4b09      	ldr	r3, [pc, #36]	; (8008620 <HAL_MspInit+0x4c>)
 80085fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085fe:	4a08      	ldr	r2, [pc, #32]	; (8008620 <HAL_MspInit+0x4c>)
 8008600:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008604:	6413      	str	r3, [r2, #64]	; 0x40
 8008606:	4b06      	ldr	r3, [pc, #24]	; (8008620 <HAL_MspInit+0x4c>)
 8008608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800860e:	603b      	str	r3, [r7, #0]
 8008610:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8008612:	2007      	movs	r0, #7
 8008614:	f7f9 ff14 	bl	8002440 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008618:	bf00      	nop
 800861a:	3708      	adds	r7, #8
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}
 8008620:	40023800 	.word	0x40023800

08008624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008624:	b480      	push	{r7}
 8008626:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008628:	bf00      	nop
 800862a:	46bd      	mov	sp, r7
 800862c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008630:	4770      	bx	lr

08008632 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008632:	b480      	push	{r7}
 8008634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008636:	e7fe      	b.n	8008636 <HardFault_Handler+0x4>

08008638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008638:	b480      	push	{r7}
 800863a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800863c:	e7fe      	b.n	800863c <MemManage_Handler+0x4>

0800863e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800863e:	b480      	push	{r7}
 8008640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008642:	e7fe      	b.n	8008642 <BusFault_Handler+0x4>

08008644 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008644:	b480      	push	{r7}
 8008646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008648:	e7fe      	b.n	8008648 <UsageFault_Handler+0x4>

0800864a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800864a:	b480      	push	{r7}
 800864c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800864e:	bf00      	nop
 8008650:	46bd      	mov	sp, r7
 8008652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008656:	4770      	bx	lr

08008658 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008658:	b480      	push	{r7}
 800865a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800865c:	bf00      	nop
 800865e:	46bd      	mov	sp, r7
 8008660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008664:	4770      	bx	lr

08008666 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008666:	b480      	push	{r7}
 8008668:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800866a:	bf00      	nop
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008678:	f7f8 fc54 	bl	8000f24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800867c:	bf00      	nop
 800867e:	bd80      	pop	{r7, pc}

08008680 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8008684:	4802      	ldr	r0, [pc, #8]	; (8008690 <CAN1_TX_IRQHandler+0x10>)
 8008686:	f7f9 fbec 	bl	8001e62 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800868a:	bf00      	nop
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	20000458 	.word	0x20000458

08008694 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8008698:	4802      	ldr	r0, [pc, #8]	; (80086a4 <CAN1_RX0_IRQHandler+0x10>)
 800869a:	f7f9 fbe2 	bl	8001e62 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800869e:	bf00      	nop
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	20000458 	.word	0x20000458

080086a8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80086ac:	4802      	ldr	r0, [pc, #8]	; (80086b8 <SPI2_IRQHandler+0x10>)
 80086ae:	f7fb fa8b 	bl	8003bc8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80086b2:	bf00      	nop
 80086b4:	bd80      	pop	{r7, pc}
 80086b6:	bf00      	nop
 80086b8:	20000484 	.word	0x20000484

080086bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80086c0:	4802      	ldr	r0, [pc, #8]	; (80086cc <USART2_IRQHandler+0x10>)
 80086c2:	f7fc feb9 	bl	8005438 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80086c6:	bf00      	nop
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	bf00      	nop
 80086cc:	20000574 	.word	0x20000574

080086d0 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80086d4:	4802      	ldr	r0, [pc, #8]	; (80086e0 <TIM8_UP_TIM13_IRQHandler+0x10>)
 80086d6:	f7fb ff09 	bl	80044ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80086da:	bf00      	nop
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	bf00      	nop
 80086e0:	20000534 	.word	0x20000534

080086e4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80086e8:	4802      	ldr	r0, [pc, #8]	; (80086f4 <DMA2_Stream0_IRQHandler+0x10>)
 80086ea:	f7fa f81f 	bl	800272c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80086ee:	bf00      	nop
 80086f0:	bd80      	pop	{r7, pc}
 80086f2:	bf00      	nop
 80086f4:	2000034c 	.word	0x2000034c

080086f8 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80086fc:	4802      	ldr	r0, [pc, #8]	; (8008708 <DMA2_Stream1_IRQHandler+0x10>)
 80086fe:	f7fa f815 	bl	800272c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8008702:	bf00      	nop
 8008704:	bd80      	pop	{r7, pc}
 8008706:	bf00      	nop
 8008708:	2000025c 	.word	0x2000025c

0800870c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8008710:	4802      	ldr	r0, [pc, #8]	; (800871c <DMA2_Stream2_IRQHandler+0x10>)
 8008712:	f7fa f80b 	bl	800272c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8008716:	bf00      	nop
 8008718:	bd80      	pop	{r7, pc}
 800871a:	bf00      	nop
 800871c:	200003ac 	.word	0x200003ac

08008720 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b086      	sub	sp, #24
 8008724:	af00      	add	r7, sp, #0
 8008726:	60f8      	str	r0, [r7, #12]
 8008728:	60b9      	str	r1, [r7, #8]
 800872a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800872c:	2300      	movs	r3, #0
 800872e:	617b      	str	r3, [r7, #20]
 8008730:	e00a      	b.n	8008748 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008732:	f3af 8000 	nop.w
 8008736:	4601      	mov	r1, r0
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	1c5a      	adds	r2, r3, #1
 800873c:	60ba      	str	r2, [r7, #8]
 800873e:	b2ca      	uxtb	r2, r1
 8008740:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	3301      	adds	r3, #1
 8008746:	617b      	str	r3, [r7, #20]
 8008748:	697a      	ldr	r2, [r7, #20]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	429a      	cmp	r2, r3
 800874e:	dbf0      	blt.n	8008732 <_read+0x12>
	}

return len;
 8008750:	687b      	ldr	r3, [r7, #4]
}
 8008752:	4618      	mov	r0, r3
 8008754:	3718      	adds	r7, #24
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <_close>:
	}
	return len;
}

int _close(int file)
{
 800875a:	b480      	push	{r7}
 800875c:	b083      	sub	sp, #12
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
	return -1;
 8008762:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008766:	4618      	mov	r0, r3
 8008768:	370c      	adds	r7, #12
 800876a:	46bd      	mov	sp, r7
 800876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008770:	4770      	bx	lr

08008772 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008772:	b480      	push	{r7}
 8008774:	b083      	sub	sp, #12
 8008776:	af00      	add	r7, sp, #0
 8008778:	6078      	str	r0, [r7, #4]
 800877a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008782:	605a      	str	r2, [r3, #4]
	return 0;
 8008784:	2300      	movs	r3, #0
}
 8008786:	4618      	mov	r0, r3
 8008788:	370c      	adds	r7, #12
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr

08008792 <_isatty>:

int _isatty(int file)
{
 8008792:	b480      	push	{r7}
 8008794:	b083      	sub	sp, #12
 8008796:	af00      	add	r7, sp, #0
 8008798:	6078      	str	r0, [r7, #4]
	return 1;
 800879a:	2301      	movs	r3, #1
}
 800879c:	4618      	mov	r0, r3
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	60f8      	str	r0, [r7, #12]
 80087b0:	60b9      	str	r1, [r7, #8]
 80087b2:	607a      	str	r2, [r7, #4]
	return 0;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3714      	adds	r7, #20
 80087ba:	46bd      	mov	sp, r7
 80087bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c0:	4770      	bx	lr
	...

080087c4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b084      	sub	sp, #16
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80087cc:	4b11      	ldr	r3, [pc, #68]	; (8008814 <_sbrk+0x50>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d102      	bne.n	80087da <_sbrk+0x16>
		heap_end = &end;
 80087d4:	4b0f      	ldr	r3, [pc, #60]	; (8008814 <_sbrk+0x50>)
 80087d6:	4a10      	ldr	r2, [pc, #64]	; (8008818 <_sbrk+0x54>)
 80087d8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80087da:	4b0e      	ldr	r3, [pc, #56]	; (8008814 <_sbrk+0x50>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80087e0:	4b0c      	ldr	r3, [pc, #48]	; (8008814 <_sbrk+0x50>)
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	4413      	add	r3, r2
 80087e8:	466a      	mov	r2, sp
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d907      	bls.n	80087fe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80087ee:	f000 fae5 	bl	8008dbc <__errno>
 80087f2:	4602      	mov	r2, r0
 80087f4:	230c      	movs	r3, #12
 80087f6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80087f8:	f04f 33ff 	mov.w	r3, #4294967295
 80087fc:	e006      	b.n	800880c <_sbrk+0x48>
	}

	heap_end += incr;
 80087fe:	4b05      	ldr	r3, [pc, #20]	; (8008814 <_sbrk+0x50>)
 8008800:	681a      	ldr	r2, [r3, #0]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4413      	add	r3, r2
 8008806:	4a03      	ldr	r2, [pc, #12]	; (8008814 <_sbrk+0x50>)
 8008808:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800880a:	68fb      	ldr	r3, [r7, #12]
}
 800880c:	4618      	mov	r0, r3
 800880e:	3710      	adds	r7, #16
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}
 8008814:	200001e0 	.word	0x200001e0
 8008818:	200005b8 	.word	0x200005b8

0800881c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800881c:	b480      	push	{r7}
 800881e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008820:	4b16      	ldr	r3, [pc, #88]	; (800887c <SystemInit+0x60>)
 8008822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008826:	4a15      	ldr	r2, [pc, #84]	; (800887c <SystemInit+0x60>)
 8008828:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800882c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008830:	4b13      	ldr	r3, [pc, #76]	; (8008880 <SystemInit+0x64>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a12      	ldr	r2, [pc, #72]	; (8008880 <SystemInit+0x64>)
 8008836:	f043 0301 	orr.w	r3, r3, #1
 800883a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800883c:	4b10      	ldr	r3, [pc, #64]	; (8008880 <SystemInit+0x64>)
 800883e:	2200      	movs	r2, #0
 8008840:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8008842:	4b0f      	ldr	r3, [pc, #60]	; (8008880 <SystemInit+0x64>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a0e      	ldr	r2, [pc, #56]	; (8008880 <SystemInit+0x64>)
 8008848:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800884c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008850:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8008852:	4b0b      	ldr	r3, [pc, #44]	; (8008880 <SystemInit+0x64>)
 8008854:	4a0b      	ldr	r2, [pc, #44]	; (8008884 <SystemInit+0x68>)
 8008856:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008858:	4b09      	ldr	r3, [pc, #36]	; (8008880 <SystemInit+0x64>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a08      	ldr	r2, [pc, #32]	; (8008880 <SystemInit+0x64>)
 800885e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008862:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008864:	4b06      	ldr	r3, [pc, #24]	; (8008880 <SystemInit+0x64>)
 8008866:	2200      	movs	r2, #0
 8008868:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800886a:	4b04      	ldr	r3, [pc, #16]	; (800887c <SystemInit+0x60>)
 800886c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008870:	609a      	str	r2, [r3, #8]
#endif
}
 8008872:	bf00      	nop
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr
 800887c:	e000ed00 	.word	0xe000ed00
 8008880:	40023800 	.word	0x40023800
 8008884:	24003010 	.word	0x24003010

08008888 <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b096      	sub	sp, #88	; 0x58
 800888c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800888e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8008892:	2200      	movs	r2, #0
 8008894:	601a      	str	r2, [r3, #0]
 8008896:	605a      	str	r2, [r3, #4]
 8008898:	609a      	str	r2, [r3, #8]
 800889a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800889c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80088a0:	2200      	movs	r2, #0
 80088a2:	601a      	str	r2, [r3, #0]
 80088a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80088a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80088aa:	2200      	movs	r2, #0
 80088ac:	601a      	str	r2, [r3, #0]
 80088ae:	605a      	str	r2, [r3, #4]
 80088b0:	609a      	str	r2, [r3, #8]
 80088b2:	60da      	str	r2, [r3, #12]
 80088b4:	611a      	str	r2, [r3, #16]
 80088b6:	615a      	str	r2, [r3, #20]
 80088b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80088ba:	1d3b      	adds	r3, r7, #4
 80088bc:	2220      	movs	r2, #32
 80088be:	2100      	movs	r1, #0
 80088c0:	4618      	mov	r0, r3
 80088c2:	f000 faa5 	bl	8008e10 <memset>

  htim8.Instance = TIM8;
 80088c6:	4b4a      	ldr	r3, [pc, #296]	; (80089f0 <MX_TIM8_Init+0x168>)
 80088c8:	4a4a      	ldr	r2, [pc, #296]	; (80089f4 <MX_TIM8_Init+0x16c>)
 80088ca:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80088cc:	4b48      	ldr	r3, [pc, #288]	; (80089f0 <MX_TIM8_Init+0x168>)
 80088ce:	2200      	movs	r2, #0
 80088d0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80088d2:	4b47      	ldr	r3, [pc, #284]	; (80089f0 <MX_TIM8_Init+0x168>)
 80088d4:	2220      	movs	r2, #32
 80088d6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 8000;
 80088d8:	4b45      	ldr	r3, [pc, #276]	; (80089f0 <MX_TIM8_Init+0x168>)
 80088da:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80088de:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80088e0:	4b43      	ldr	r3, [pc, #268]	; (80089f0 <MX_TIM8_Init+0x168>)
 80088e2:	2200      	movs	r2, #0
 80088e4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80088e6:	4b42      	ldr	r3, [pc, #264]	; (80089f0 <MX_TIM8_Init+0x168>)
 80088e8:	2200      	movs	r2, #0
 80088ea:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80088ec:	4b40      	ldr	r3, [pc, #256]	; (80089f0 <MX_TIM8_Init+0x168>)
 80088ee:	2280      	movs	r2, #128	; 0x80
 80088f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80088f2:	483f      	ldr	r0, [pc, #252]	; (80089f0 <MX_TIM8_Init+0x168>)
 80088f4:	f7fb fc7c 	bl	80041f0 <HAL_TIM_Base_Init>
 80088f8:	4603      	mov	r3, r0
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d001      	beq.n	8008902 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80088fe:	f7fe ffd7 	bl	80078b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008902:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008906:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8008908:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800890c:	4619      	mov	r1, r3
 800890e:	4838      	ldr	r0, [pc, #224]	; (80089f0 <MX_TIM8_Init+0x168>)
 8008910:	f7fb ffba 	bl	8004888 <HAL_TIM_ConfigClockSource>
 8008914:	4603      	mov	r3, r0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d001      	beq.n	800891e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800891a:	f7fe ffc9 	bl	80078b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800891e:	4834      	ldr	r0, [pc, #208]	; (80089f0 <MX_TIM8_Init+0x168>)
 8008920:	f7fb fc91 	bl	8004246 <HAL_TIM_PWM_Init>
 8008924:	4603      	mov	r3, r0
 8008926:	2b00      	cmp	r3, #0
 8008928:	d001      	beq.n	800892e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800892a:	f7fe ffc1 	bl	80078b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800892e:	2320      	movs	r3, #32
 8008930:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008932:	2300      	movs	r3, #0
 8008934:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008936:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800893a:	4619      	mov	r1, r3
 800893c:	482c      	ldr	r0, [pc, #176]	; (80089f0 <MX_TIM8_Init+0x168>)
 800893e:	f7fc fc5d 	bl	80051fc <HAL_TIMEx_MasterConfigSynchronization>
 8008942:	4603      	mov	r3, r0
 8008944:	2b00      	cmp	r3, #0
 8008946:	d001      	beq.n	800894c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8008948:	f7fe ffb2 	bl	80078b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800894c:	2360      	movs	r3, #96	; 0x60
 800894e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 4000;
 8008950:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8008954:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008956:	2300      	movs	r3, #0
 8008958:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800895a:	2300      	movs	r3, #0
 800895c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800895e:	2300      	movs	r3, #0
 8008960:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008962:	2300      	movs	r3, #0
 8008964:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008966:	2300      	movs	r3, #0
 8008968:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800896a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800896e:	2200      	movs	r2, #0
 8008970:	4619      	mov	r1, r3
 8008972:	481f      	ldr	r0, [pc, #124]	; (80089f0 <MX_TIM8_Init+0x168>)
 8008974:	f7fb fec2 	bl	80046fc <HAL_TIM_PWM_ConfigChannel>
 8008978:	4603      	mov	r3, r0
 800897a:	2b00      	cmp	r3, #0
 800897c:	d001      	beq.n	8008982 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 800897e:	f7fe ff97 	bl	80078b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008982:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008986:	2204      	movs	r2, #4
 8008988:	4619      	mov	r1, r3
 800898a:	4819      	ldr	r0, [pc, #100]	; (80089f0 <MX_TIM8_Init+0x168>)
 800898c:	f7fb feb6 	bl	80046fc <HAL_TIM_PWM_ConfigChannel>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d001      	beq.n	800899a <MX_TIM8_Init+0x112>
  {
    Error_Handler();
 8008996:	f7fe ff8b 	bl	80078b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800899a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800899e:	2208      	movs	r2, #8
 80089a0:	4619      	mov	r1, r3
 80089a2:	4813      	ldr	r0, [pc, #76]	; (80089f0 <MX_TIM8_Init+0x168>)
 80089a4:	f7fb feaa 	bl	80046fc <HAL_TIM_PWM_ConfigChannel>
 80089a8:	4603      	mov	r3, r0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d001      	beq.n	80089b2 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 80089ae:	f7fe ff7f 	bl	80078b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80089b2:	2300      	movs	r3, #0
 80089b4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80089b6:	2300      	movs	r3, #0
 80089b8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80089ba:	2300      	movs	r3, #0
 80089bc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 40;
 80089be:	2328      	movs	r3, #40	; 0x28
 80089c0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80089c2:	2300      	movs	r3, #0
 80089c4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 80089c6:	2300      	movs	r3, #0
 80089c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80089ca:	2300      	movs	r3, #0
 80089cc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80089ce:	1d3b      	adds	r3, r7, #4
 80089d0:	4619      	mov	r1, r3
 80089d2:	4807      	ldr	r0, [pc, #28]	; (80089f0 <MX_TIM8_Init+0x168>)
 80089d4:	f7fc fc57 	bl	8005286 <HAL_TIMEx_ConfigBreakDeadTime>
 80089d8:	4603      	mov	r3, r0
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d001      	beq.n	80089e2 <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 80089de:	f7fe ff67 	bl	80078b0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 80089e2:	4803      	ldr	r0, [pc, #12]	; (80089f0 <MX_TIM8_Init+0x168>)
 80089e4:	f000 f830 	bl	8008a48 <HAL_TIM_MspPostInit>

}
 80089e8:	bf00      	nop
 80089ea:	3758      	adds	r7, #88	; 0x58
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}
 80089f0:	20000534 	.word	0x20000534
 80089f4:	40010400 	.word	0x40010400

080089f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b084      	sub	sp, #16
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	4a0e      	ldr	r2, [pc, #56]	; (8008a40 <HAL_TIM_Base_MspInit+0x48>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d115      	bne.n	8008a36 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	60fb      	str	r3, [r7, #12]
 8008a0e:	4b0d      	ldr	r3, [pc, #52]	; (8008a44 <HAL_TIM_Base_MspInit+0x4c>)
 8008a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a12:	4a0c      	ldr	r2, [pc, #48]	; (8008a44 <HAL_TIM_Base_MspInit+0x4c>)
 8008a14:	f043 0302 	orr.w	r3, r3, #2
 8008a18:	6453      	str	r3, [r2, #68]	; 0x44
 8008a1a:	4b0a      	ldr	r3, [pc, #40]	; (8008a44 <HAL_TIM_Base_MspInit+0x4c>)
 8008a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a1e:	f003 0302 	and.w	r3, r3, #2
 8008a22:	60fb      	str	r3, [r7, #12]
 8008a24:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8008a26:	2200      	movs	r2, #0
 8008a28:	2100      	movs	r1, #0
 8008a2a:	202c      	movs	r0, #44	; 0x2c
 8008a2c:	f7f9 fd13 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8008a30:	202c      	movs	r0, #44	; 0x2c
 8008a32:	f7f9 fd2c 	bl	800248e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8008a36:	bf00      	nop
 8008a38:	3710      	adds	r7, #16
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
 8008a3e:	bf00      	nop
 8008a40:	40010400 	.word	0x40010400
 8008a44:	40023800 	.word	0x40023800

08008a48 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b08a      	sub	sp, #40	; 0x28
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a50:	f107 0314 	add.w	r3, r7, #20
 8008a54:	2200      	movs	r2, #0
 8008a56:	601a      	str	r2, [r3, #0]
 8008a58:	605a      	str	r2, [r3, #4]
 8008a5a:	609a      	str	r2, [r3, #8]
 8008a5c:	60da      	str	r2, [r3, #12]
 8008a5e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4a30      	ldr	r2, [pc, #192]	; (8008b28 <HAL_TIM_MspPostInit+0xe0>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d15a      	bne.n	8008b20 <HAL_TIM_MspPostInit+0xd8>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	613b      	str	r3, [r7, #16]
 8008a6e:	4b2f      	ldr	r3, [pc, #188]	; (8008b2c <HAL_TIM_MspPostInit+0xe4>)
 8008a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a72:	4a2e      	ldr	r2, [pc, #184]	; (8008b2c <HAL_TIM_MspPostInit+0xe4>)
 8008a74:	f043 0301 	orr.w	r3, r3, #1
 8008a78:	6313      	str	r3, [r2, #48]	; 0x30
 8008a7a:	4b2c      	ldr	r3, [pc, #176]	; (8008b2c <HAL_TIM_MspPostInit+0xe4>)
 8008a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a7e:	f003 0301 	and.w	r3, r3, #1
 8008a82:	613b      	str	r3, [r7, #16]
 8008a84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008a86:	2300      	movs	r3, #0
 8008a88:	60fb      	str	r3, [r7, #12]
 8008a8a:	4b28      	ldr	r3, [pc, #160]	; (8008b2c <HAL_TIM_MspPostInit+0xe4>)
 8008a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a8e:	4a27      	ldr	r2, [pc, #156]	; (8008b2c <HAL_TIM_MspPostInit+0xe4>)
 8008a90:	f043 0302 	orr.w	r3, r3, #2
 8008a94:	6313      	str	r3, [r2, #48]	; 0x30
 8008a96:	4b25      	ldr	r3, [pc, #148]	; (8008b2c <HAL_TIM_MspPostInit+0xe4>)
 8008a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a9a:	f003 0302 	and.w	r3, r3, #2
 8008a9e:	60fb      	str	r3, [r7, #12]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	60bb      	str	r3, [r7, #8]
 8008aa6:	4b21      	ldr	r3, [pc, #132]	; (8008b2c <HAL_TIM_MspPostInit+0xe4>)
 8008aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aaa:	4a20      	ldr	r2, [pc, #128]	; (8008b2c <HAL_TIM_MspPostInit+0xe4>)
 8008aac:	f043 0304 	orr.w	r3, r3, #4
 8008ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8008ab2:	4b1e      	ldr	r3, [pc, #120]	; (8008b2c <HAL_TIM_MspPostInit+0xe4>)
 8008ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ab6:	f003 0304 	and.w	r3, r3, #4
 8008aba:	60bb      	str	r3, [r7, #8]
 8008abc:	68bb      	ldr	r3, [r7, #8]
    PB1     ------> TIM8_CH3N
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8008abe:	2380      	movs	r3, #128	; 0x80
 8008ac0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ac2:	2302      	movs	r3, #2
 8008ac4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008aca:	2300      	movs	r3, #0
 8008acc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8008ace:	2303      	movs	r3, #3
 8008ad0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008ad2:	f107 0314 	add.w	r3, r7, #20
 8008ad6:	4619      	mov	r1, r3
 8008ad8:	4815      	ldr	r0, [pc, #84]	; (8008b30 <HAL_TIM_MspPostInit+0xe8>)
 8008ada:	f7fa f88f 	bl	8002bfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008ade:	2303      	movs	r3, #3
 8008ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ae2:	2302      	movs	r3, #2
 8008ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008aea:	2300      	movs	r3, #0
 8008aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8008aee:	2303      	movs	r3, #3
 8008af0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008af2:	f107 0314 	add.w	r3, r7, #20
 8008af6:	4619      	mov	r1, r3
 8008af8:	480e      	ldr	r0, [pc, #56]	; (8008b34 <HAL_TIM_MspPostInit+0xec>)
 8008afa:	f7fa f87f 	bl	8002bfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8008afe:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8008b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b04:	2302      	movs	r3, #2
 8008b06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b08:	2300      	movs	r3, #0
 8008b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8008b10:	2303      	movs	r3, #3
 8008b12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008b14:	f107 0314 	add.w	r3, r7, #20
 8008b18:	4619      	mov	r1, r3
 8008b1a:	4807      	ldr	r0, [pc, #28]	; (8008b38 <HAL_TIM_MspPostInit+0xf0>)
 8008b1c:	f7fa f86e 	bl	8002bfc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8008b20:	bf00      	nop
 8008b22:	3728      	adds	r7, #40	; 0x28
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	40010400 	.word	0x40010400
 8008b2c:	40023800 	.word	0x40023800
 8008b30:	40020000 	.word	0x40020000
 8008b34:	40020400 	.word	0x40020400
 8008b38:	40020800 	.word	0x40020800

08008b3c <TIM_Init>:
/* USER CODE BEGIN 1 */



void TIM_Init()
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	af00      	add	r7, sp, #0
	  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_CC2);
	  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_CC3);
	  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_CC4);
	  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_COM);
	  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_BREAK);*/
	  __HAL_TIM_CLEAR_FLAG(&htim8, TIM_FLAG_UPDATE);
 8008b40:	4b08      	ldr	r3, [pc, #32]	; (8008b64 <TIM_Init+0x28>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f06f 0201 	mvn.w	r2, #1
 8008b48:	611a      	str	r2, [r3, #16]
	  __HAL_TIM_ENABLE_IT(&htim8, TIM_IT_UPDATE);
 8008b4a:	4b06      	ldr	r3, [pc, #24]	; (8008b64 <TIM_Init+0x28>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68da      	ldr	r2, [r3, #12]
 8008b50:	4b04      	ldr	r3, [pc, #16]	; (8008b64 <TIM_Init+0x28>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f042 0201 	orr.w	r2, r2, #1
 8008b58:	60da      	str	r2, [r3, #12]


	  startPWM();
 8008b5a:	f000 f805 	bl	8008b68 <startPWM>


}
 8008b5e:	bf00      	nop
 8008b60:	bd80      	pop	{r7, pc}
 8008b62:	bf00      	nop
 8008b64:	20000534 	.word	0x20000534

08008b68 <startPWM>:



inline void startPWM()
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	af00      	add	r7, sp, #0


	// 3phase PWM Starting
	HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_1);
 8008b6c:	2100      	movs	r1, #0
 8008b6e:	480c      	ldr	r0, [pc, #48]	; (8008ba0 <startPWM+0x38>)
 8008b70:	f7fb fb9e 	bl	80042b0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_2);
 8008b74:	2104      	movs	r1, #4
 8008b76:	480a      	ldr	r0, [pc, #40]	; (8008ba0 <startPWM+0x38>)
 8008b78:	f7fb fb9a 	bl	80042b0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_3);
 8008b7c:	2108      	movs	r1, #8
 8008b7e:	4808      	ldr	r0, [pc, #32]	; (8008ba0 <startPWM+0x38>)
 8008b80:	f7fb fb96 	bl	80042b0 <HAL_TIM_PWM_Start_IT>

	HAL_TIMEx_PWMN_Start_IT(&htim8, TIM_CHANNEL_1);
 8008b84:	2100      	movs	r1, #0
 8008b86:	4806      	ldr	r0, [pc, #24]	; (8008ba0 <startPWM+0x38>)
 8008b88:	f7fc fa6d 	bl	8005066 <HAL_TIMEx_PWMN_Start_IT>
	HAL_TIMEx_PWMN_Start_IT(&htim8, TIM_CHANNEL_2);
 8008b8c:	2104      	movs	r1, #4
 8008b8e:	4804      	ldr	r0, [pc, #16]	; (8008ba0 <startPWM+0x38>)
 8008b90:	f7fc fa69 	bl	8005066 <HAL_TIMEx_PWMN_Start_IT>
	HAL_TIMEx_PWMN_Start_IT(&htim8, TIM_CHANNEL_3);
 8008b94:	2108      	movs	r1, #8
 8008b96:	4802      	ldr	r0, [pc, #8]	; (8008ba0 <startPWM+0x38>)
 8008b98:	f7fc fa65 	bl	8005066 <HAL_TIMEx_PWMN_Start_IT>

}
 8008b9c:	bf00      	nop
 8008b9e:	bd80      	pop	{r7, pc}
 8008ba0:	20000534 	.word	0x20000534

08008ba4 <stopPWM>:



inline void stopPWM()
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	af00      	add	r7, sp, #0

	// 3phase PWM Stopping
	HAL_TIM_PWM_Stop_IT(&htim8, TIM_CHANNEL_1);
 8008ba8:	2100      	movs	r1, #0
 8008baa:	480c      	ldr	r0, [pc, #48]	; (8008bdc <stopPWM+0x38>)
 8008bac:	f7fb fc04 	bl	80043b8 <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&htim8, TIM_CHANNEL_2);
 8008bb0:	2104      	movs	r1, #4
 8008bb2:	480a      	ldr	r0, [pc, #40]	; (8008bdc <stopPWM+0x38>)
 8008bb4:	f7fb fc00 	bl	80043b8 <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&htim8, TIM_CHANNEL_3);
 8008bb8:	2108      	movs	r1, #8
 8008bba:	4808      	ldr	r0, [pc, #32]	; (8008bdc <stopPWM+0x38>)
 8008bbc:	f7fb fbfc 	bl	80043b8 <HAL_TIM_PWM_Stop_IT>

	HAL_TIMEx_PWMN_Stop_IT(&htim8, TIM_CHANNEL_1);
 8008bc0:	2100      	movs	r1, #0
 8008bc2:	4806      	ldr	r0, [pc, #24]	; (8008bdc <stopPWM+0x38>)
 8008bc4:	f7fc faa4 	bl	8005110 <HAL_TIMEx_PWMN_Stop_IT>
	HAL_TIMEx_PWMN_Stop_IT(&htim8, TIM_CHANNEL_2);
 8008bc8:	2104      	movs	r1, #4
 8008bca:	4804      	ldr	r0, [pc, #16]	; (8008bdc <stopPWM+0x38>)
 8008bcc:	f7fc faa0 	bl	8005110 <HAL_TIMEx_PWMN_Stop_IT>
	HAL_TIMEx_PWMN_Stop_IT(&htim8, TIM_CHANNEL_3);
 8008bd0:	2108      	movs	r1, #8
 8008bd2:	4802      	ldr	r0, [pc, #8]	; (8008bdc <stopPWM+0x38>)
 8008bd4:	f7fc fa9c 	bl	8005110 <HAL_TIMEx_PWMN_Stop_IT>

}
 8008bd8:	bf00      	nop
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	20000534 	.word	0x20000534

08008be0 <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM8)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a11      	ldr	r2, [pc, #68]	; (8008c34 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d11b      	bne.n	8008c2a <HAL_TIM_PeriodElapsedCallback+0x4a>
	{

		if(!__HAL_TIM_IS_TIM_COUNTING_DOWN(htim))
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 0310 	and.w	r3, r3, #16
 8008bfc:	2b10      	cmp	r3, #16
 8008bfe:	d014      	beq.n	8008c2a <HAL_TIM_PeriodElapsedCallback+0x4a>
		{

			currentControl();
 8008c00:	f7fd f862 	bl	8005cc8 <currentControl>

			// timeout control
			if(timeoutCount < TIMEOUT_MS * PWM_FREQ / 1000)
 8008c04:	4b0c      	ldr	r3, [pc, #48]	; (8008c38 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8008c0c:	d205      	bcs.n	8008c1a <HAL_TIM_PeriodElapsedCallback+0x3a>
			{
				timeoutCount += 1;
 8008c0e:	4b0a      	ldr	r3, [pc, #40]	; (8008c38 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	3301      	adds	r3, #1
 8008c14:	4a08      	ldr	r2, [pc, #32]	; (8008c38 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8008c16:	6013      	str	r3, [r2, #0]
		}


	}

}
 8008c18:	e007      	b.n	8008c2a <HAL_TIM_PeriodElapsedCallback+0x4a>
				stopPWM();
 8008c1a:	f7ff ffc3 	bl	8008ba4 <stopPWM>
				timeoutCount = 0;
 8008c1e:	4b06      	ldr	r3, [pc, #24]	; (8008c38 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8008c20:	2200      	movs	r2, #0
 8008c22:	601a      	str	r2, [r3, #0]
				timeoutState = 1;
 8008c24:	4b05      	ldr	r3, [pc, #20]	; (8008c3c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8008c26:	2201      	movs	r2, #1
 8008c28:	701a      	strb	r2, [r3, #0]
}
 8008c2a:	bf00      	nop
 8008c2c:	3708      	adds	r7, #8
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
 8008c32:	bf00      	nop
 8008c34:	40010400 	.word	0x40010400
 8008c38:	200001f0 	.word	0x200001f0
 8008c3c:	200001f4 	.word	0x200001f4

08008c40 <timeoutReset>:


inline void timeoutReset()
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	af00      	add	r7, sp, #0
	timeoutCount = 0;
 8008c44:	4b09      	ldr	r3, [pc, #36]	; (8008c6c <timeoutReset+0x2c>)
 8008c46:	2200      	movs	r2, #0
 8008c48:	601a      	str	r2, [r3, #0]
	if(timeoutState == 1)
 8008c4a:	4b09      	ldr	r3, [pc, #36]	; (8008c70 <timeoutReset+0x30>)
 8008c4c:	781b      	ldrb	r3, [r3, #0]
 8008c4e:	b2db      	uxtb	r3, r3
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	d108      	bne.n	8008c66 <timeoutReset+0x26>
	{
		timeoutState = 0;
 8008c54:	4b06      	ldr	r3, [pc, #24]	; (8008c70 <timeoutReset+0x30>)
 8008c56:	2200      	movs	r2, #0
 8008c58:	701a      	strb	r2, [r3, #0]
		ASR_reset();
 8008c5a:	f7fd fbc5 	bl	80063e8 <ASR_reset>
		ACR_reset();
 8008c5e:	f7fd f9dd 	bl	800601c <ACR_reset>
		startPWM();
 8008c62:	f7ff ff81 	bl	8008b68 <startPWM>
	}
}
 8008c66:	bf00      	nop
 8008c68:	bd80      	pop	{r7, pc}
 8008c6a:	bf00      	nop
 8008c6c:	200001f0 	.word	0x200001f0
 8008c70:	200001f4 	.word	0x200001f4

08008c74 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8008c78:	4b11      	ldr	r3, [pc, #68]	; (8008cc0 <MX_USART2_UART_Init+0x4c>)
 8008c7a:	4a12      	ldr	r2, [pc, #72]	; (8008cc4 <MX_USART2_UART_Init+0x50>)
 8008c7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8008c7e:	4b10      	ldr	r3, [pc, #64]	; (8008cc0 <MX_USART2_UART_Init+0x4c>)
 8008c80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008c84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8008c86:	4b0e      	ldr	r3, [pc, #56]	; (8008cc0 <MX_USART2_UART_Init+0x4c>)
 8008c88:	2200      	movs	r2, #0
 8008c8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008c8c:	4b0c      	ldr	r3, [pc, #48]	; (8008cc0 <MX_USART2_UART_Init+0x4c>)
 8008c8e:	2200      	movs	r2, #0
 8008c90:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8008c92:	4b0b      	ldr	r3, [pc, #44]	; (8008cc0 <MX_USART2_UART_Init+0x4c>)
 8008c94:	2200      	movs	r2, #0
 8008c96:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008c98:	4b09      	ldr	r3, [pc, #36]	; (8008cc0 <MX_USART2_UART_Init+0x4c>)
 8008c9a:	220c      	movs	r2, #12
 8008c9c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008c9e:	4b08      	ldr	r3, [pc, #32]	; (8008cc0 <MX_USART2_UART_Init+0x4c>)
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008ca4:	4b06      	ldr	r3, [pc, #24]	; (8008cc0 <MX_USART2_UART_Init+0x4c>)
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008caa:	4805      	ldr	r0, [pc, #20]	; (8008cc0 <MX_USART2_UART_Init+0x4c>)
 8008cac:	f7fc fb76 	bl	800539c <HAL_UART_Init>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d001      	beq.n	8008cba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8008cb6:	f7fe fdfb 	bl	80078b0 <Error_Handler>
  }

}
 8008cba:	bf00      	nop
 8008cbc:	bd80      	pop	{r7, pc}
 8008cbe:	bf00      	nop
 8008cc0:	20000574 	.word	0x20000574
 8008cc4:	40004400 	.word	0x40004400

08008cc8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b08a      	sub	sp, #40	; 0x28
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008cd0:	f107 0314 	add.w	r3, r7, #20
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	601a      	str	r2, [r3, #0]
 8008cd8:	605a      	str	r2, [r3, #4]
 8008cda:	609a      	str	r2, [r3, #8]
 8008cdc:	60da      	str	r2, [r3, #12]
 8008cde:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4a1d      	ldr	r2, [pc, #116]	; (8008d5c <HAL_UART_MspInit+0x94>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d133      	bne.n	8008d52 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8008cea:	2300      	movs	r3, #0
 8008cec:	613b      	str	r3, [r7, #16]
 8008cee:	4b1c      	ldr	r3, [pc, #112]	; (8008d60 <HAL_UART_MspInit+0x98>)
 8008cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cf2:	4a1b      	ldr	r2, [pc, #108]	; (8008d60 <HAL_UART_MspInit+0x98>)
 8008cf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8008cfa:	4b19      	ldr	r3, [pc, #100]	; (8008d60 <HAL_UART_MspInit+0x98>)
 8008cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d02:	613b      	str	r3, [r7, #16]
 8008d04:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008d06:	2300      	movs	r3, #0
 8008d08:	60fb      	str	r3, [r7, #12]
 8008d0a:	4b15      	ldr	r3, [pc, #84]	; (8008d60 <HAL_UART_MspInit+0x98>)
 8008d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d0e:	4a14      	ldr	r2, [pc, #80]	; (8008d60 <HAL_UART_MspInit+0x98>)
 8008d10:	f043 0301 	orr.w	r3, r3, #1
 8008d14:	6313      	str	r3, [r2, #48]	; 0x30
 8008d16:	4b12      	ldr	r3, [pc, #72]	; (8008d60 <HAL_UART_MspInit+0x98>)
 8008d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d1a:	f003 0301 	and.w	r3, r3, #1
 8008d1e:	60fb      	str	r3, [r7, #12]
 8008d20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8008d22:	230c      	movs	r3, #12
 8008d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d26:	2302      	movs	r3, #2
 8008d28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008d2e:	2303      	movs	r3, #3
 8008d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8008d32:	2307      	movs	r3, #7
 8008d34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d36:	f107 0314 	add.w	r3, r7, #20
 8008d3a:	4619      	mov	r1, r3
 8008d3c:	4809      	ldr	r0, [pc, #36]	; (8008d64 <HAL_UART_MspInit+0x9c>)
 8008d3e:	f7f9 ff5d 	bl	8002bfc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8008d42:	2200      	movs	r2, #0
 8008d44:	2100      	movs	r1, #0
 8008d46:	2026      	movs	r0, #38	; 0x26
 8008d48:	f7f9 fb85 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008d4c:	2026      	movs	r0, #38	; 0x26
 8008d4e:	f7f9 fb9e 	bl	800248e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8008d52:	bf00      	nop
 8008d54:	3728      	adds	r7, #40	; 0x28
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}
 8008d5a:	bf00      	nop
 8008d5c:	40004400 	.word	0x40004400
 8008d60:	40023800 	.word	0x40023800
 8008d64:	40020000 	.word	0x40020000

08008d68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8008d68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008da0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008d6c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008d6e:	e003      	b.n	8008d78 <LoopCopyDataInit>

08008d70 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008d70:	4b0c      	ldr	r3, [pc, #48]	; (8008da4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008d72:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008d74:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008d76:	3104      	adds	r1, #4

08008d78 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008d78:	480b      	ldr	r0, [pc, #44]	; (8008da8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008d7a:	4b0c      	ldr	r3, [pc, #48]	; (8008dac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008d7c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008d7e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008d80:	d3f6      	bcc.n	8008d70 <CopyDataInit>
  ldr  r2, =_sbss
 8008d82:	4a0b      	ldr	r2, [pc, #44]	; (8008db0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008d84:	e002      	b.n	8008d8c <LoopFillZerobss>

08008d86 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008d86:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008d88:	f842 3b04 	str.w	r3, [r2], #4

08008d8c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008d8c:	4b09      	ldr	r3, [pc, #36]	; (8008db4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008d8e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008d90:	d3f9      	bcc.n	8008d86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008d92:	f7ff fd43 	bl	800881c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008d96:	f000 f817 	bl	8008dc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008d9a:	f7fe fa61 	bl	8007260 <main>
  bx  lr    
 8008d9e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8008da0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8008da4:	0801d538 	.word	0x0801d538
  ldr  r0, =_sdata
 8008da8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008dac:	200000a8 	.word	0x200000a8
  ldr  r2, =_sbss
 8008db0:	200000a8 	.word	0x200000a8
  ldr  r3, = _ebss
 8008db4:	200005b8 	.word	0x200005b8

08008db8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008db8:	e7fe      	b.n	8008db8 <ADC_IRQHandler>
	...

08008dbc <__errno>:
 8008dbc:	4b01      	ldr	r3, [pc, #4]	; (8008dc4 <__errno+0x8>)
 8008dbe:	6818      	ldr	r0, [r3, #0]
 8008dc0:	4770      	bx	lr
 8008dc2:	bf00      	nop
 8008dc4:	20000040 	.word	0x20000040

08008dc8 <__libc_init_array>:
 8008dc8:	b570      	push	{r4, r5, r6, lr}
 8008dca:	4e0d      	ldr	r6, [pc, #52]	; (8008e00 <__libc_init_array+0x38>)
 8008dcc:	4c0d      	ldr	r4, [pc, #52]	; (8008e04 <__libc_init_array+0x3c>)
 8008dce:	1ba4      	subs	r4, r4, r6
 8008dd0:	10a4      	asrs	r4, r4, #2
 8008dd2:	2500      	movs	r5, #0
 8008dd4:	42a5      	cmp	r5, r4
 8008dd6:	d109      	bne.n	8008dec <__libc_init_array+0x24>
 8008dd8:	4e0b      	ldr	r6, [pc, #44]	; (8008e08 <__libc_init_array+0x40>)
 8008dda:	4c0c      	ldr	r4, [pc, #48]	; (8008e0c <__libc_init_array+0x44>)
 8008ddc:	f000 fee4 	bl	8009ba8 <_init>
 8008de0:	1ba4      	subs	r4, r4, r6
 8008de2:	10a4      	asrs	r4, r4, #2
 8008de4:	2500      	movs	r5, #0
 8008de6:	42a5      	cmp	r5, r4
 8008de8:	d105      	bne.n	8008df6 <__libc_init_array+0x2e>
 8008dea:	bd70      	pop	{r4, r5, r6, pc}
 8008dec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008df0:	4798      	blx	r3
 8008df2:	3501      	adds	r5, #1
 8008df4:	e7ee      	b.n	8008dd4 <__libc_init_array+0xc>
 8008df6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008dfa:	4798      	blx	r3
 8008dfc:	3501      	adds	r5, #1
 8008dfe:	e7f2      	b.n	8008de6 <__libc_init_array+0x1e>
 8008e00:	0801d530 	.word	0x0801d530
 8008e04:	0801d530 	.word	0x0801d530
 8008e08:	0801d530 	.word	0x0801d530
 8008e0c:	0801d534 	.word	0x0801d534

08008e10 <memset>:
 8008e10:	4402      	add	r2, r0
 8008e12:	4603      	mov	r3, r0
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d100      	bne.n	8008e1a <memset+0xa>
 8008e18:	4770      	bx	lr
 8008e1a:	f803 1b01 	strb.w	r1, [r3], #1
 8008e1e:	e7f9      	b.n	8008e14 <memset+0x4>

08008e20 <_puts_r>:
 8008e20:	b570      	push	{r4, r5, r6, lr}
 8008e22:	460e      	mov	r6, r1
 8008e24:	4605      	mov	r5, r0
 8008e26:	b118      	cbz	r0, 8008e30 <_puts_r+0x10>
 8008e28:	6983      	ldr	r3, [r0, #24]
 8008e2a:	b90b      	cbnz	r3, 8008e30 <_puts_r+0x10>
 8008e2c:	f000 fa0c 	bl	8009248 <__sinit>
 8008e30:	69ab      	ldr	r3, [r5, #24]
 8008e32:	68ac      	ldr	r4, [r5, #8]
 8008e34:	b913      	cbnz	r3, 8008e3c <_puts_r+0x1c>
 8008e36:	4628      	mov	r0, r5
 8008e38:	f000 fa06 	bl	8009248 <__sinit>
 8008e3c:	4b23      	ldr	r3, [pc, #140]	; (8008ecc <_puts_r+0xac>)
 8008e3e:	429c      	cmp	r4, r3
 8008e40:	d117      	bne.n	8008e72 <_puts_r+0x52>
 8008e42:	686c      	ldr	r4, [r5, #4]
 8008e44:	89a3      	ldrh	r3, [r4, #12]
 8008e46:	071b      	lsls	r3, r3, #28
 8008e48:	d51d      	bpl.n	8008e86 <_puts_r+0x66>
 8008e4a:	6923      	ldr	r3, [r4, #16]
 8008e4c:	b1db      	cbz	r3, 8008e86 <_puts_r+0x66>
 8008e4e:	3e01      	subs	r6, #1
 8008e50:	68a3      	ldr	r3, [r4, #8]
 8008e52:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008e56:	3b01      	subs	r3, #1
 8008e58:	60a3      	str	r3, [r4, #8]
 8008e5a:	b9e9      	cbnz	r1, 8008e98 <_puts_r+0x78>
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	da2e      	bge.n	8008ebe <_puts_r+0x9e>
 8008e60:	4622      	mov	r2, r4
 8008e62:	210a      	movs	r1, #10
 8008e64:	4628      	mov	r0, r5
 8008e66:	f000 f83f 	bl	8008ee8 <__swbuf_r>
 8008e6a:	3001      	adds	r0, #1
 8008e6c:	d011      	beq.n	8008e92 <_puts_r+0x72>
 8008e6e:	200a      	movs	r0, #10
 8008e70:	e011      	b.n	8008e96 <_puts_r+0x76>
 8008e72:	4b17      	ldr	r3, [pc, #92]	; (8008ed0 <_puts_r+0xb0>)
 8008e74:	429c      	cmp	r4, r3
 8008e76:	d101      	bne.n	8008e7c <_puts_r+0x5c>
 8008e78:	68ac      	ldr	r4, [r5, #8]
 8008e7a:	e7e3      	b.n	8008e44 <_puts_r+0x24>
 8008e7c:	4b15      	ldr	r3, [pc, #84]	; (8008ed4 <_puts_r+0xb4>)
 8008e7e:	429c      	cmp	r4, r3
 8008e80:	bf08      	it	eq
 8008e82:	68ec      	ldreq	r4, [r5, #12]
 8008e84:	e7de      	b.n	8008e44 <_puts_r+0x24>
 8008e86:	4621      	mov	r1, r4
 8008e88:	4628      	mov	r0, r5
 8008e8a:	f000 f87f 	bl	8008f8c <__swsetup_r>
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	d0dd      	beq.n	8008e4e <_puts_r+0x2e>
 8008e92:	f04f 30ff 	mov.w	r0, #4294967295
 8008e96:	bd70      	pop	{r4, r5, r6, pc}
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	da04      	bge.n	8008ea6 <_puts_r+0x86>
 8008e9c:	69a2      	ldr	r2, [r4, #24]
 8008e9e:	429a      	cmp	r2, r3
 8008ea0:	dc06      	bgt.n	8008eb0 <_puts_r+0x90>
 8008ea2:	290a      	cmp	r1, #10
 8008ea4:	d004      	beq.n	8008eb0 <_puts_r+0x90>
 8008ea6:	6823      	ldr	r3, [r4, #0]
 8008ea8:	1c5a      	adds	r2, r3, #1
 8008eaa:	6022      	str	r2, [r4, #0]
 8008eac:	7019      	strb	r1, [r3, #0]
 8008eae:	e7cf      	b.n	8008e50 <_puts_r+0x30>
 8008eb0:	4622      	mov	r2, r4
 8008eb2:	4628      	mov	r0, r5
 8008eb4:	f000 f818 	bl	8008ee8 <__swbuf_r>
 8008eb8:	3001      	adds	r0, #1
 8008eba:	d1c9      	bne.n	8008e50 <_puts_r+0x30>
 8008ebc:	e7e9      	b.n	8008e92 <_puts_r+0x72>
 8008ebe:	6823      	ldr	r3, [r4, #0]
 8008ec0:	200a      	movs	r0, #10
 8008ec2:	1c5a      	adds	r2, r3, #1
 8008ec4:	6022      	str	r2, [r4, #0]
 8008ec6:	7018      	strb	r0, [r3, #0]
 8008ec8:	e7e5      	b.n	8008e96 <_puts_r+0x76>
 8008eca:	bf00      	nop
 8008ecc:	0801d4c4 	.word	0x0801d4c4
 8008ed0:	0801d4e4 	.word	0x0801d4e4
 8008ed4:	0801d4a4 	.word	0x0801d4a4

08008ed8 <puts>:
 8008ed8:	4b02      	ldr	r3, [pc, #8]	; (8008ee4 <puts+0xc>)
 8008eda:	4601      	mov	r1, r0
 8008edc:	6818      	ldr	r0, [r3, #0]
 8008ede:	f7ff bf9f 	b.w	8008e20 <_puts_r>
 8008ee2:	bf00      	nop
 8008ee4:	20000040 	.word	0x20000040

08008ee8 <__swbuf_r>:
 8008ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eea:	460e      	mov	r6, r1
 8008eec:	4614      	mov	r4, r2
 8008eee:	4605      	mov	r5, r0
 8008ef0:	b118      	cbz	r0, 8008efa <__swbuf_r+0x12>
 8008ef2:	6983      	ldr	r3, [r0, #24]
 8008ef4:	b90b      	cbnz	r3, 8008efa <__swbuf_r+0x12>
 8008ef6:	f000 f9a7 	bl	8009248 <__sinit>
 8008efa:	4b21      	ldr	r3, [pc, #132]	; (8008f80 <__swbuf_r+0x98>)
 8008efc:	429c      	cmp	r4, r3
 8008efe:	d12a      	bne.n	8008f56 <__swbuf_r+0x6e>
 8008f00:	686c      	ldr	r4, [r5, #4]
 8008f02:	69a3      	ldr	r3, [r4, #24]
 8008f04:	60a3      	str	r3, [r4, #8]
 8008f06:	89a3      	ldrh	r3, [r4, #12]
 8008f08:	071a      	lsls	r2, r3, #28
 8008f0a:	d52e      	bpl.n	8008f6a <__swbuf_r+0x82>
 8008f0c:	6923      	ldr	r3, [r4, #16]
 8008f0e:	b363      	cbz	r3, 8008f6a <__swbuf_r+0x82>
 8008f10:	6923      	ldr	r3, [r4, #16]
 8008f12:	6820      	ldr	r0, [r4, #0]
 8008f14:	1ac0      	subs	r0, r0, r3
 8008f16:	6963      	ldr	r3, [r4, #20]
 8008f18:	b2f6      	uxtb	r6, r6
 8008f1a:	4283      	cmp	r3, r0
 8008f1c:	4637      	mov	r7, r6
 8008f1e:	dc04      	bgt.n	8008f2a <__swbuf_r+0x42>
 8008f20:	4621      	mov	r1, r4
 8008f22:	4628      	mov	r0, r5
 8008f24:	f000 f926 	bl	8009174 <_fflush_r>
 8008f28:	bb28      	cbnz	r0, 8008f76 <__swbuf_r+0x8e>
 8008f2a:	68a3      	ldr	r3, [r4, #8]
 8008f2c:	3b01      	subs	r3, #1
 8008f2e:	60a3      	str	r3, [r4, #8]
 8008f30:	6823      	ldr	r3, [r4, #0]
 8008f32:	1c5a      	adds	r2, r3, #1
 8008f34:	6022      	str	r2, [r4, #0]
 8008f36:	701e      	strb	r6, [r3, #0]
 8008f38:	6963      	ldr	r3, [r4, #20]
 8008f3a:	3001      	adds	r0, #1
 8008f3c:	4283      	cmp	r3, r0
 8008f3e:	d004      	beq.n	8008f4a <__swbuf_r+0x62>
 8008f40:	89a3      	ldrh	r3, [r4, #12]
 8008f42:	07db      	lsls	r3, r3, #31
 8008f44:	d519      	bpl.n	8008f7a <__swbuf_r+0x92>
 8008f46:	2e0a      	cmp	r6, #10
 8008f48:	d117      	bne.n	8008f7a <__swbuf_r+0x92>
 8008f4a:	4621      	mov	r1, r4
 8008f4c:	4628      	mov	r0, r5
 8008f4e:	f000 f911 	bl	8009174 <_fflush_r>
 8008f52:	b190      	cbz	r0, 8008f7a <__swbuf_r+0x92>
 8008f54:	e00f      	b.n	8008f76 <__swbuf_r+0x8e>
 8008f56:	4b0b      	ldr	r3, [pc, #44]	; (8008f84 <__swbuf_r+0x9c>)
 8008f58:	429c      	cmp	r4, r3
 8008f5a:	d101      	bne.n	8008f60 <__swbuf_r+0x78>
 8008f5c:	68ac      	ldr	r4, [r5, #8]
 8008f5e:	e7d0      	b.n	8008f02 <__swbuf_r+0x1a>
 8008f60:	4b09      	ldr	r3, [pc, #36]	; (8008f88 <__swbuf_r+0xa0>)
 8008f62:	429c      	cmp	r4, r3
 8008f64:	bf08      	it	eq
 8008f66:	68ec      	ldreq	r4, [r5, #12]
 8008f68:	e7cb      	b.n	8008f02 <__swbuf_r+0x1a>
 8008f6a:	4621      	mov	r1, r4
 8008f6c:	4628      	mov	r0, r5
 8008f6e:	f000 f80d 	bl	8008f8c <__swsetup_r>
 8008f72:	2800      	cmp	r0, #0
 8008f74:	d0cc      	beq.n	8008f10 <__swbuf_r+0x28>
 8008f76:	f04f 37ff 	mov.w	r7, #4294967295
 8008f7a:	4638      	mov	r0, r7
 8008f7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f7e:	bf00      	nop
 8008f80:	0801d4c4 	.word	0x0801d4c4
 8008f84:	0801d4e4 	.word	0x0801d4e4
 8008f88:	0801d4a4 	.word	0x0801d4a4

08008f8c <__swsetup_r>:
 8008f8c:	4b32      	ldr	r3, [pc, #200]	; (8009058 <__swsetup_r+0xcc>)
 8008f8e:	b570      	push	{r4, r5, r6, lr}
 8008f90:	681d      	ldr	r5, [r3, #0]
 8008f92:	4606      	mov	r6, r0
 8008f94:	460c      	mov	r4, r1
 8008f96:	b125      	cbz	r5, 8008fa2 <__swsetup_r+0x16>
 8008f98:	69ab      	ldr	r3, [r5, #24]
 8008f9a:	b913      	cbnz	r3, 8008fa2 <__swsetup_r+0x16>
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	f000 f953 	bl	8009248 <__sinit>
 8008fa2:	4b2e      	ldr	r3, [pc, #184]	; (800905c <__swsetup_r+0xd0>)
 8008fa4:	429c      	cmp	r4, r3
 8008fa6:	d10f      	bne.n	8008fc8 <__swsetup_r+0x3c>
 8008fa8:	686c      	ldr	r4, [r5, #4]
 8008faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fae:	b29a      	uxth	r2, r3
 8008fb0:	0715      	lsls	r5, r2, #28
 8008fb2:	d42c      	bmi.n	800900e <__swsetup_r+0x82>
 8008fb4:	06d0      	lsls	r0, r2, #27
 8008fb6:	d411      	bmi.n	8008fdc <__swsetup_r+0x50>
 8008fb8:	2209      	movs	r2, #9
 8008fba:	6032      	str	r2, [r6, #0]
 8008fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fc0:	81a3      	strh	r3, [r4, #12]
 8008fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8008fc6:	e03e      	b.n	8009046 <__swsetup_r+0xba>
 8008fc8:	4b25      	ldr	r3, [pc, #148]	; (8009060 <__swsetup_r+0xd4>)
 8008fca:	429c      	cmp	r4, r3
 8008fcc:	d101      	bne.n	8008fd2 <__swsetup_r+0x46>
 8008fce:	68ac      	ldr	r4, [r5, #8]
 8008fd0:	e7eb      	b.n	8008faa <__swsetup_r+0x1e>
 8008fd2:	4b24      	ldr	r3, [pc, #144]	; (8009064 <__swsetup_r+0xd8>)
 8008fd4:	429c      	cmp	r4, r3
 8008fd6:	bf08      	it	eq
 8008fd8:	68ec      	ldreq	r4, [r5, #12]
 8008fda:	e7e6      	b.n	8008faa <__swsetup_r+0x1e>
 8008fdc:	0751      	lsls	r1, r2, #29
 8008fde:	d512      	bpl.n	8009006 <__swsetup_r+0x7a>
 8008fe0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008fe2:	b141      	cbz	r1, 8008ff6 <__swsetup_r+0x6a>
 8008fe4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fe8:	4299      	cmp	r1, r3
 8008fea:	d002      	beq.n	8008ff2 <__swsetup_r+0x66>
 8008fec:	4630      	mov	r0, r6
 8008fee:	f000 fa19 	bl	8009424 <_free_r>
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	6363      	str	r3, [r4, #52]	; 0x34
 8008ff6:	89a3      	ldrh	r3, [r4, #12]
 8008ff8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008ffc:	81a3      	strh	r3, [r4, #12]
 8008ffe:	2300      	movs	r3, #0
 8009000:	6063      	str	r3, [r4, #4]
 8009002:	6923      	ldr	r3, [r4, #16]
 8009004:	6023      	str	r3, [r4, #0]
 8009006:	89a3      	ldrh	r3, [r4, #12]
 8009008:	f043 0308 	orr.w	r3, r3, #8
 800900c:	81a3      	strh	r3, [r4, #12]
 800900e:	6923      	ldr	r3, [r4, #16]
 8009010:	b94b      	cbnz	r3, 8009026 <__swsetup_r+0x9a>
 8009012:	89a3      	ldrh	r3, [r4, #12]
 8009014:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009018:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800901c:	d003      	beq.n	8009026 <__swsetup_r+0x9a>
 800901e:	4621      	mov	r1, r4
 8009020:	4630      	mov	r0, r6
 8009022:	f000 f9bf 	bl	80093a4 <__smakebuf_r>
 8009026:	89a2      	ldrh	r2, [r4, #12]
 8009028:	f012 0301 	ands.w	r3, r2, #1
 800902c:	d00c      	beq.n	8009048 <__swsetup_r+0xbc>
 800902e:	2300      	movs	r3, #0
 8009030:	60a3      	str	r3, [r4, #8]
 8009032:	6963      	ldr	r3, [r4, #20]
 8009034:	425b      	negs	r3, r3
 8009036:	61a3      	str	r3, [r4, #24]
 8009038:	6923      	ldr	r3, [r4, #16]
 800903a:	b953      	cbnz	r3, 8009052 <__swsetup_r+0xc6>
 800903c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009040:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009044:	d1ba      	bne.n	8008fbc <__swsetup_r+0x30>
 8009046:	bd70      	pop	{r4, r5, r6, pc}
 8009048:	0792      	lsls	r2, r2, #30
 800904a:	bf58      	it	pl
 800904c:	6963      	ldrpl	r3, [r4, #20]
 800904e:	60a3      	str	r3, [r4, #8]
 8009050:	e7f2      	b.n	8009038 <__swsetup_r+0xac>
 8009052:	2000      	movs	r0, #0
 8009054:	e7f7      	b.n	8009046 <__swsetup_r+0xba>
 8009056:	bf00      	nop
 8009058:	20000040 	.word	0x20000040
 800905c:	0801d4c4 	.word	0x0801d4c4
 8009060:	0801d4e4 	.word	0x0801d4e4
 8009064:	0801d4a4 	.word	0x0801d4a4

08009068 <__sflush_r>:
 8009068:	898a      	ldrh	r2, [r1, #12]
 800906a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800906e:	4605      	mov	r5, r0
 8009070:	0710      	lsls	r0, r2, #28
 8009072:	460c      	mov	r4, r1
 8009074:	d458      	bmi.n	8009128 <__sflush_r+0xc0>
 8009076:	684b      	ldr	r3, [r1, #4]
 8009078:	2b00      	cmp	r3, #0
 800907a:	dc05      	bgt.n	8009088 <__sflush_r+0x20>
 800907c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800907e:	2b00      	cmp	r3, #0
 8009080:	dc02      	bgt.n	8009088 <__sflush_r+0x20>
 8009082:	2000      	movs	r0, #0
 8009084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009088:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800908a:	2e00      	cmp	r6, #0
 800908c:	d0f9      	beq.n	8009082 <__sflush_r+0x1a>
 800908e:	2300      	movs	r3, #0
 8009090:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009094:	682f      	ldr	r7, [r5, #0]
 8009096:	6a21      	ldr	r1, [r4, #32]
 8009098:	602b      	str	r3, [r5, #0]
 800909a:	d032      	beq.n	8009102 <__sflush_r+0x9a>
 800909c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800909e:	89a3      	ldrh	r3, [r4, #12]
 80090a0:	075a      	lsls	r2, r3, #29
 80090a2:	d505      	bpl.n	80090b0 <__sflush_r+0x48>
 80090a4:	6863      	ldr	r3, [r4, #4]
 80090a6:	1ac0      	subs	r0, r0, r3
 80090a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80090aa:	b10b      	cbz	r3, 80090b0 <__sflush_r+0x48>
 80090ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80090ae:	1ac0      	subs	r0, r0, r3
 80090b0:	2300      	movs	r3, #0
 80090b2:	4602      	mov	r2, r0
 80090b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80090b6:	6a21      	ldr	r1, [r4, #32]
 80090b8:	4628      	mov	r0, r5
 80090ba:	47b0      	blx	r6
 80090bc:	1c43      	adds	r3, r0, #1
 80090be:	89a3      	ldrh	r3, [r4, #12]
 80090c0:	d106      	bne.n	80090d0 <__sflush_r+0x68>
 80090c2:	6829      	ldr	r1, [r5, #0]
 80090c4:	291d      	cmp	r1, #29
 80090c6:	d848      	bhi.n	800915a <__sflush_r+0xf2>
 80090c8:	4a29      	ldr	r2, [pc, #164]	; (8009170 <__sflush_r+0x108>)
 80090ca:	40ca      	lsrs	r2, r1
 80090cc:	07d6      	lsls	r6, r2, #31
 80090ce:	d544      	bpl.n	800915a <__sflush_r+0xf2>
 80090d0:	2200      	movs	r2, #0
 80090d2:	6062      	str	r2, [r4, #4]
 80090d4:	04d9      	lsls	r1, r3, #19
 80090d6:	6922      	ldr	r2, [r4, #16]
 80090d8:	6022      	str	r2, [r4, #0]
 80090da:	d504      	bpl.n	80090e6 <__sflush_r+0x7e>
 80090dc:	1c42      	adds	r2, r0, #1
 80090de:	d101      	bne.n	80090e4 <__sflush_r+0x7c>
 80090e0:	682b      	ldr	r3, [r5, #0]
 80090e2:	b903      	cbnz	r3, 80090e6 <__sflush_r+0x7e>
 80090e4:	6560      	str	r0, [r4, #84]	; 0x54
 80090e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090e8:	602f      	str	r7, [r5, #0]
 80090ea:	2900      	cmp	r1, #0
 80090ec:	d0c9      	beq.n	8009082 <__sflush_r+0x1a>
 80090ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090f2:	4299      	cmp	r1, r3
 80090f4:	d002      	beq.n	80090fc <__sflush_r+0x94>
 80090f6:	4628      	mov	r0, r5
 80090f8:	f000 f994 	bl	8009424 <_free_r>
 80090fc:	2000      	movs	r0, #0
 80090fe:	6360      	str	r0, [r4, #52]	; 0x34
 8009100:	e7c0      	b.n	8009084 <__sflush_r+0x1c>
 8009102:	2301      	movs	r3, #1
 8009104:	4628      	mov	r0, r5
 8009106:	47b0      	blx	r6
 8009108:	1c41      	adds	r1, r0, #1
 800910a:	d1c8      	bne.n	800909e <__sflush_r+0x36>
 800910c:	682b      	ldr	r3, [r5, #0]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d0c5      	beq.n	800909e <__sflush_r+0x36>
 8009112:	2b1d      	cmp	r3, #29
 8009114:	d001      	beq.n	800911a <__sflush_r+0xb2>
 8009116:	2b16      	cmp	r3, #22
 8009118:	d101      	bne.n	800911e <__sflush_r+0xb6>
 800911a:	602f      	str	r7, [r5, #0]
 800911c:	e7b1      	b.n	8009082 <__sflush_r+0x1a>
 800911e:	89a3      	ldrh	r3, [r4, #12]
 8009120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009124:	81a3      	strh	r3, [r4, #12]
 8009126:	e7ad      	b.n	8009084 <__sflush_r+0x1c>
 8009128:	690f      	ldr	r7, [r1, #16]
 800912a:	2f00      	cmp	r7, #0
 800912c:	d0a9      	beq.n	8009082 <__sflush_r+0x1a>
 800912e:	0793      	lsls	r3, r2, #30
 8009130:	680e      	ldr	r6, [r1, #0]
 8009132:	bf08      	it	eq
 8009134:	694b      	ldreq	r3, [r1, #20]
 8009136:	600f      	str	r7, [r1, #0]
 8009138:	bf18      	it	ne
 800913a:	2300      	movne	r3, #0
 800913c:	eba6 0807 	sub.w	r8, r6, r7
 8009140:	608b      	str	r3, [r1, #8]
 8009142:	f1b8 0f00 	cmp.w	r8, #0
 8009146:	dd9c      	ble.n	8009082 <__sflush_r+0x1a>
 8009148:	4643      	mov	r3, r8
 800914a:	463a      	mov	r2, r7
 800914c:	6a21      	ldr	r1, [r4, #32]
 800914e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009150:	4628      	mov	r0, r5
 8009152:	47b0      	blx	r6
 8009154:	2800      	cmp	r0, #0
 8009156:	dc06      	bgt.n	8009166 <__sflush_r+0xfe>
 8009158:	89a3      	ldrh	r3, [r4, #12]
 800915a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800915e:	81a3      	strh	r3, [r4, #12]
 8009160:	f04f 30ff 	mov.w	r0, #4294967295
 8009164:	e78e      	b.n	8009084 <__sflush_r+0x1c>
 8009166:	4407      	add	r7, r0
 8009168:	eba8 0800 	sub.w	r8, r8, r0
 800916c:	e7e9      	b.n	8009142 <__sflush_r+0xda>
 800916e:	bf00      	nop
 8009170:	20400001 	.word	0x20400001

08009174 <_fflush_r>:
 8009174:	b538      	push	{r3, r4, r5, lr}
 8009176:	690b      	ldr	r3, [r1, #16]
 8009178:	4605      	mov	r5, r0
 800917a:	460c      	mov	r4, r1
 800917c:	b1db      	cbz	r3, 80091b6 <_fflush_r+0x42>
 800917e:	b118      	cbz	r0, 8009188 <_fflush_r+0x14>
 8009180:	6983      	ldr	r3, [r0, #24]
 8009182:	b90b      	cbnz	r3, 8009188 <_fflush_r+0x14>
 8009184:	f000 f860 	bl	8009248 <__sinit>
 8009188:	4b0c      	ldr	r3, [pc, #48]	; (80091bc <_fflush_r+0x48>)
 800918a:	429c      	cmp	r4, r3
 800918c:	d109      	bne.n	80091a2 <_fflush_r+0x2e>
 800918e:	686c      	ldr	r4, [r5, #4]
 8009190:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009194:	b17b      	cbz	r3, 80091b6 <_fflush_r+0x42>
 8009196:	4621      	mov	r1, r4
 8009198:	4628      	mov	r0, r5
 800919a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800919e:	f7ff bf63 	b.w	8009068 <__sflush_r>
 80091a2:	4b07      	ldr	r3, [pc, #28]	; (80091c0 <_fflush_r+0x4c>)
 80091a4:	429c      	cmp	r4, r3
 80091a6:	d101      	bne.n	80091ac <_fflush_r+0x38>
 80091a8:	68ac      	ldr	r4, [r5, #8]
 80091aa:	e7f1      	b.n	8009190 <_fflush_r+0x1c>
 80091ac:	4b05      	ldr	r3, [pc, #20]	; (80091c4 <_fflush_r+0x50>)
 80091ae:	429c      	cmp	r4, r3
 80091b0:	bf08      	it	eq
 80091b2:	68ec      	ldreq	r4, [r5, #12]
 80091b4:	e7ec      	b.n	8009190 <_fflush_r+0x1c>
 80091b6:	2000      	movs	r0, #0
 80091b8:	bd38      	pop	{r3, r4, r5, pc}
 80091ba:	bf00      	nop
 80091bc:	0801d4c4 	.word	0x0801d4c4
 80091c0:	0801d4e4 	.word	0x0801d4e4
 80091c4:	0801d4a4 	.word	0x0801d4a4

080091c8 <std>:
 80091c8:	2300      	movs	r3, #0
 80091ca:	b510      	push	{r4, lr}
 80091cc:	4604      	mov	r4, r0
 80091ce:	e9c0 3300 	strd	r3, r3, [r0]
 80091d2:	6083      	str	r3, [r0, #8]
 80091d4:	8181      	strh	r1, [r0, #12]
 80091d6:	6643      	str	r3, [r0, #100]	; 0x64
 80091d8:	81c2      	strh	r2, [r0, #14]
 80091da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80091de:	6183      	str	r3, [r0, #24]
 80091e0:	4619      	mov	r1, r3
 80091e2:	2208      	movs	r2, #8
 80091e4:	305c      	adds	r0, #92	; 0x5c
 80091e6:	f7ff fe13 	bl	8008e10 <memset>
 80091ea:	4b05      	ldr	r3, [pc, #20]	; (8009200 <std+0x38>)
 80091ec:	6263      	str	r3, [r4, #36]	; 0x24
 80091ee:	4b05      	ldr	r3, [pc, #20]	; (8009204 <std+0x3c>)
 80091f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80091f2:	4b05      	ldr	r3, [pc, #20]	; (8009208 <std+0x40>)
 80091f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80091f6:	4b05      	ldr	r3, [pc, #20]	; (800920c <std+0x44>)
 80091f8:	6224      	str	r4, [r4, #32]
 80091fa:	6323      	str	r3, [r4, #48]	; 0x30
 80091fc:	bd10      	pop	{r4, pc}
 80091fe:	bf00      	nop
 8009200:	08009595 	.word	0x08009595
 8009204:	080095b7 	.word	0x080095b7
 8009208:	080095ef 	.word	0x080095ef
 800920c:	08009613 	.word	0x08009613

08009210 <_cleanup_r>:
 8009210:	4901      	ldr	r1, [pc, #4]	; (8009218 <_cleanup_r+0x8>)
 8009212:	f000 b885 	b.w	8009320 <_fwalk_reent>
 8009216:	bf00      	nop
 8009218:	08009175 	.word	0x08009175

0800921c <__sfmoreglue>:
 800921c:	b570      	push	{r4, r5, r6, lr}
 800921e:	1e4a      	subs	r2, r1, #1
 8009220:	2568      	movs	r5, #104	; 0x68
 8009222:	4355      	muls	r5, r2
 8009224:	460e      	mov	r6, r1
 8009226:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800922a:	f000 f949 	bl	80094c0 <_malloc_r>
 800922e:	4604      	mov	r4, r0
 8009230:	b140      	cbz	r0, 8009244 <__sfmoreglue+0x28>
 8009232:	2100      	movs	r1, #0
 8009234:	e9c0 1600 	strd	r1, r6, [r0]
 8009238:	300c      	adds	r0, #12
 800923a:	60a0      	str	r0, [r4, #8]
 800923c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009240:	f7ff fde6 	bl	8008e10 <memset>
 8009244:	4620      	mov	r0, r4
 8009246:	bd70      	pop	{r4, r5, r6, pc}

08009248 <__sinit>:
 8009248:	6983      	ldr	r3, [r0, #24]
 800924a:	b510      	push	{r4, lr}
 800924c:	4604      	mov	r4, r0
 800924e:	bb33      	cbnz	r3, 800929e <__sinit+0x56>
 8009250:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009254:	6503      	str	r3, [r0, #80]	; 0x50
 8009256:	4b12      	ldr	r3, [pc, #72]	; (80092a0 <__sinit+0x58>)
 8009258:	4a12      	ldr	r2, [pc, #72]	; (80092a4 <__sinit+0x5c>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	6282      	str	r2, [r0, #40]	; 0x28
 800925e:	4298      	cmp	r0, r3
 8009260:	bf04      	itt	eq
 8009262:	2301      	moveq	r3, #1
 8009264:	6183      	streq	r3, [r0, #24]
 8009266:	f000 f81f 	bl	80092a8 <__sfp>
 800926a:	6060      	str	r0, [r4, #4]
 800926c:	4620      	mov	r0, r4
 800926e:	f000 f81b 	bl	80092a8 <__sfp>
 8009272:	60a0      	str	r0, [r4, #8]
 8009274:	4620      	mov	r0, r4
 8009276:	f000 f817 	bl	80092a8 <__sfp>
 800927a:	2200      	movs	r2, #0
 800927c:	60e0      	str	r0, [r4, #12]
 800927e:	2104      	movs	r1, #4
 8009280:	6860      	ldr	r0, [r4, #4]
 8009282:	f7ff ffa1 	bl	80091c8 <std>
 8009286:	2201      	movs	r2, #1
 8009288:	2109      	movs	r1, #9
 800928a:	68a0      	ldr	r0, [r4, #8]
 800928c:	f7ff ff9c 	bl	80091c8 <std>
 8009290:	2202      	movs	r2, #2
 8009292:	2112      	movs	r1, #18
 8009294:	68e0      	ldr	r0, [r4, #12]
 8009296:	f7ff ff97 	bl	80091c8 <std>
 800929a:	2301      	movs	r3, #1
 800929c:	61a3      	str	r3, [r4, #24]
 800929e:	bd10      	pop	{r4, pc}
 80092a0:	0801d4a0 	.word	0x0801d4a0
 80092a4:	08009211 	.word	0x08009211

080092a8 <__sfp>:
 80092a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092aa:	4b1b      	ldr	r3, [pc, #108]	; (8009318 <__sfp+0x70>)
 80092ac:	681e      	ldr	r6, [r3, #0]
 80092ae:	69b3      	ldr	r3, [r6, #24]
 80092b0:	4607      	mov	r7, r0
 80092b2:	b913      	cbnz	r3, 80092ba <__sfp+0x12>
 80092b4:	4630      	mov	r0, r6
 80092b6:	f7ff ffc7 	bl	8009248 <__sinit>
 80092ba:	3648      	adds	r6, #72	; 0x48
 80092bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80092c0:	3b01      	subs	r3, #1
 80092c2:	d503      	bpl.n	80092cc <__sfp+0x24>
 80092c4:	6833      	ldr	r3, [r6, #0]
 80092c6:	b133      	cbz	r3, 80092d6 <__sfp+0x2e>
 80092c8:	6836      	ldr	r6, [r6, #0]
 80092ca:	e7f7      	b.n	80092bc <__sfp+0x14>
 80092cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80092d0:	b16d      	cbz	r5, 80092ee <__sfp+0x46>
 80092d2:	3468      	adds	r4, #104	; 0x68
 80092d4:	e7f4      	b.n	80092c0 <__sfp+0x18>
 80092d6:	2104      	movs	r1, #4
 80092d8:	4638      	mov	r0, r7
 80092da:	f7ff ff9f 	bl	800921c <__sfmoreglue>
 80092de:	6030      	str	r0, [r6, #0]
 80092e0:	2800      	cmp	r0, #0
 80092e2:	d1f1      	bne.n	80092c8 <__sfp+0x20>
 80092e4:	230c      	movs	r3, #12
 80092e6:	603b      	str	r3, [r7, #0]
 80092e8:	4604      	mov	r4, r0
 80092ea:	4620      	mov	r0, r4
 80092ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092ee:	4b0b      	ldr	r3, [pc, #44]	; (800931c <__sfp+0x74>)
 80092f0:	6665      	str	r5, [r4, #100]	; 0x64
 80092f2:	e9c4 5500 	strd	r5, r5, [r4]
 80092f6:	60a5      	str	r5, [r4, #8]
 80092f8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80092fc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009300:	2208      	movs	r2, #8
 8009302:	4629      	mov	r1, r5
 8009304:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009308:	f7ff fd82 	bl	8008e10 <memset>
 800930c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009310:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009314:	e7e9      	b.n	80092ea <__sfp+0x42>
 8009316:	bf00      	nop
 8009318:	0801d4a0 	.word	0x0801d4a0
 800931c:	ffff0001 	.word	0xffff0001

08009320 <_fwalk_reent>:
 8009320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009324:	4680      	mov	r8, r0
 8009326:	4689      	mov	r9, r1
 8009328:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800932c:	2600      	movs	r6, #0
 800932e:	b914      	cbnz	r4, 8009336 <_fwalk_reent+0x16>
 8009330:	4630      	mov	r0, r6
 8009332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009336:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800933a:	3f01      	subs	r7, #1
 800933c:	d501      	bpl.n	8009342 <_fwalk_reent+0x22>
 800933e:	6824      	ldr	r4, [r4, #0]
 8009340:	e7f5      	b.n	800932e <_fwalk_reent+0xe>
 8009342:	89ab      	ldrh	r3, [r5, #12]
 8009344:	2b01      	cmp	r3, #1
 8009346:	d907      	bls.n	8009358 <_fwalk_reent+0x38>
 8009348:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800934c:	3301      	adds	r3, #1
 800934e:	d003      	beq.n	8009358 <_fwalk_reent+0x38>
 8009350:	4629      	mov	r1, r5
 8009352:	4640      	mov	r0, r8
 8009354:	47c8      	blx	r9
 8009356:	4306      	orrs	r6, r0
 8009358:	3568      	adds	r5, #104	; 0x68
 800935a:	e7ee      	b.n	800933a <_fwalk_reent+0x1a>

0800935c <__swhatbuf_r>:
 800935c:	b570      	push	{r4, r5, r6, lr}
 800935e:	460e      	mov	r6, r1
 8009360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009364:	2900      	cmp	r1, #0
 8009366:	b096      	sub	sp, #88	; 0x58
 8009368:	4614      	mov	r4, r2
 800936a:	461d      	mov	r5, r3
 800936c:	da07      	bge.n	800937e <__swhatbuf_r+0x22>
 800936e:	2300      	movs	r3, #0
 8009370:	602b      	str	r3, [r5, #0]
 8009372:	89b3      	ldrh	r3, [r6, #12]
 8009374:	061a      	lsls	r2, r3, #24
 8009376:	d410      	bmi.n	800939a <__swhatbuf_r+0x3e>
 8009378:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800937c:	e00e      	b.n	800939c <__swhatbuf_r+0x40>
 800937e:	466a      	mov	r2, sp
 8009380:	f000 f96e 	bl	8009660 <_fstat_r>
 8009384:	2800      	cmp	r0, #0
 8009386:	dbf2      	blt.n	800936e <__swhatbuf_r+0x12>
 8009388:	9a01      	ldr	r2, [sp, #4]
 800938a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800938e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009392:	425a      	negs	r2, r3
 8009394:	415a      	adcs	r2, r3
 8009396:	602a      	str	r2, [r5, #0]
 8009398:	e7ee      	b.n	8009378 <__swhatbuf_r+0x1c>
 800939a:	2340      	movs	r3, #64	; 0x40
 800939c:	2000      	movs	r0, #0
 800939e:	6023      	str	r3, [r4, #0]
 80093a0:	b016      	add	sp, #88	; 0x58
 80093a2:	bd70      	pop	{r4, r5, r6, pc}

080093a4 <__smakebuf_r>:
 80093a4:	898b      	ldrh	r3, [r1, #12]
 80093a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093a8:	079d      	lsls	r5, r3, #30
 80093aa:	4606      	mov	r6, r0
 80093ac:	460c      	mov	r4, r1
 80093ae:	d507      	bpl.n	80093c0 <__smakebuf_r+0x1c>
 80093b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80093b4:	6023      	str	r3, [r4, #0]
 80093b6:	6123      	str	r3, [r4, #16]
 80093b8:	2301      	movs	r3, #1
 80093ba:	6163      	str	r3, [r4, #20]
 80093bc:	b002      	add	sp, #8
 80093be:	bd70      	pop	{r4, r5, r6, pc}
 80093c0:	ab01      	add	r3, sp, #4
 80093c2:	466a      	mov	r2, sp
 80093c4:	f7ff ffca 	bl	800935c <__swhatbuf_r>
 80093c8:	9900      	ldr	r1, [sp, #0]
 80093ca:	4605      	mov	r5, r0
 80093cc:	4630      	mov	r0, r6
 80093ce:	f000 f877 	bl	80094c0 <_malloc_r>
 80093d2:	b948      	cbnz	r0, 80093e8 <__smakebuf_r+0x44>
 80093d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093d8:	059a      	lsls	r2, r3, #22
 80093da:	d4ef      	bmi.n	80093bc <__smakebuf_r+0x18>
 80093dc:	f023 0303 	bic.w	r3, r3, #3
 80093e0:	f043 0302 	orr.w	r3, r3, #2
 80093e4:	81a3      	strh	r3, [r4, #12]
 80093e6:	e7e3      	b.n	80093b0 <__smakebuf_r+0xc>
 80093e8:	4b0d      	ldr	r3, [pc, #52]	; (8009420 <__smakebuf_r+0x7c>)
 80093ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80093ec:	89a3      	ldrh	r3, [r4, #12]
 80093ee:	6020      	str	r0, [r4, #0]
 80093f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093f4:	81a3      	strh	r3, [r4, #12]
 80093f6:	9b00      	ldr	r3, [sp, #0]
 80093f8:	6163      	str	r3, [r4, #20]
 80093fa:	9b01      	ldr	r3, [sp, #4]
 80093fc:	6120      	str	r0, [r4, #16]
 80093fe:	b15b      	cbz	r3, 8009418 <__smakebuf_r+0x74>
 8009400:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009404:	4630      	mov	r0, r6
 8009406:	f000 f93d 	bl	8009684 <_isatty_r>
 800940a:	b128      	cbz	r0, 8009418 <__smakebuf_r+0x74>
 800940c:	89a3      	ldrh	r3, [r4, #12]
 800940e:	f023 0303 	bic.w	r3, r3, #3
 8009412:	f043 0301 	orr.w	r3, r3, #1
 8009416:	81a3      	strh	r3, [r4, #12]
 8009418:	89a3      	ldrh	r3, [r4, #12]
 800941a:	431d      	orrs	r5, r3
 800941c:	81a5      	strh	r5, [r4, #12]
 800941e:	e7cd      	b.n	80093bc <__smakebuf_r+0x18>
 8009420:	08009211 	.word	0x08009211

08009424 <_free_r>:
 8009424:	b538      	push	{r3, r4, r5, lr}
 8009426:	4605      	mov	r5, r0
 8009428:	2900      	cmp	r1, #0
 800942a:	d045      	beq.n	80094b8 <_free_r+0x94>
 800942c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009430:	1f0c      	subs	r4, r1, #4
 8009432:	2b00      	cmp	r3, #0
 8009434:	bfb8      	it	lt
 8009436:	18e4      	addlt	r4, r4, r3
 8009438:	f000 f946 	bl	80096c8 <__malloc_lock>
 800943c:	4a1f      	ldr	r2, [pc, #124]	; (80094bc <_free_r+0x98>)
 800943e:	6813      	ldr	r3, [r2, #0]
 8009440:	4610      	mov	r0, r2
 8009442:	b933      	cbnz	r3, 8009452 <_free_r+0x2e>
 8009444:	6063      	str	r3, [r4, #4]
 8009446:	6014      	str	r4, [r2, #0]
 8009448:	4628      	mov	r0, r5
 800944a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800944e:	f000 b93c 	b.w	80096ca <__malloc_unlock>
 8009452:	42a3      	cmp	r3, r4
 8009454:	d90c      	bls.n	8009470 <_free_r+0x4c>
 8009456:	6821      	ldr	r1, [r4, #0]
 8009458:	1862      	adds	r2, r4, r1
 800945a:	4293      	cmp	r3, r2
 800945c:	bf04      	itt	eq
 800945e:	681a      	ldreq	r2, [r3, #0]
 8009460:	685b      	ldreq	r3, [r3, #4]
 8009462:	6063      	str	r3, [r4, #4]
 8009464:	bf04      	itt	eq
 8009466:	1852      	addeq	r2, r2, r1
 8009468:	6022      	streq	r2, [r4, #0]
 800946a:	6004      	str	r4, [r0, #0]
 800946c:	e7ec      	b.n	8009448 <_free_r+0x24>
 800946e:	4613      	mov	r3, r2
 8009470:	685a      	ldr	r2, [r3, #4]
 8009472:	b10a      	cbz	r2, 8009478 <_free_r+0x54>
 8009474:	42a2      	cmp	r2, r4
 8009476:	d9fa      	bls.n	800946e <_free_r+0x4a>
 8009478:	6819      	ldr	r1, [r3, #0]
 800947a:	1858      	adds	r0, r3, r1
 800947c:	42a0      	cmp	r0, r4
 800947e:	d10b      	bne.n	8009498 <_free_r+0x74>
 8009480:	6820      	ldr	r0, [r4, #0]
 8009482:	4401      	add	r1, r0
 8009484:	1858      	adds	r0, r3, r1
 8009486:	4282      	cmp	r2, r0
 8009488:	6019      	str	r1, [r3, #0]
 800948a:	d1dd      	bne.n	8009448 <_free_r+0x24>
 800948c:	6810      	ldr	r0, [r2, #0]
 800948e:	6852      	ldr	r2, [r2, #4]
 8009490:	605a      	str	r2, [r3, #4]
 8009492:	4401      	add	r1, r0
 8009494:	6019      	str	r1, [r3, #0]
 8009496:	e7d7      	b.n	8009448 <_free_r+0x24>
 8009498:	d902      	bls.n	80094a0 <_free_r+0x7c>
 800949a:	230c      	movs	r3, #12
 800949c:	602b      	str	r3, [r5, #0]
 800949e:	e7d3      	b.n	8009448 <_free_r+0x24>
 80094a0:	6820      	ldr	r0, [r4, #0]
 80094a2:	1821      	adds	r1, r4, r0
 80094a4:	428a      	cmp	r2, r1
 80094a6:	bf04      	itt	eq
 80094a8:	6811      	ldreq	r1, [r2, #0]
 80094aa:	6852      	ldreq	r2, [r2, #4]
 80094ac:	6062      	str	r2, [r4, #4]
 80094ae:	bf04      	itt	eq
 80094b0:	1809      	addeq	r1, r1, r0
 80094b2:	6021      	streq	r1, [r4, #0]
 80094b4:	605c      	str	r4, [r3, #4]
 80094b6:	e7c7      	b.n	8009448 <_free_r+0x24>
 80094b8:	bd38      	pop	{r3, r4, r5, pc}
 80094ba:	bf00      	nop
 80094bc:	200001f8 	.word	0x200001f8

080094c0 <_malloc_r>:
 80094c0:	b570      	push	{r4, r5, r6, lr}
 80094c2:	1ccd      	adds	r5, r1, #3
 80094c4:	f025 0503 	bic.w	r5, r5, #3
 80094c8:	3508      	adds	r5, #8
 80094ca:	2d0c      	cmp	r5, #12
 80094cc:	bf38      	it	cc
 80094ce:	250c      	movcc	r5, #12
 80094d0:	2d00      	cmp	r5, #0
 80094d2:	4606      	mov	r6, r0
 80094d4:	db01      	blt.n	80094da <_malloc_r+0x1a>
 80094d6:	42a9      	cmp	r1, r5
 80094d8:	d903      	bls.n	80094e2 <_malloc_r+0x22>
 80094da:	230c      	movs	r3, #12
 80094dc:	6033      	str	r3, [r6, #0]
 80094de:	2000      	movs	r0, #0
 80094e0:	bd70      	pop	{r4, r5, r6, pc}
 80094e2:	f000 f8f1 	bl	80096c8 <__malloc_lock>
 80094e6:	4a21      	ldr	r2, [pc, #132]	; (800956c <_malloc_r+0xac>)
 80094e8:	6814      	ldr	r4, [r2, #0]
 80094ea:	4621      	mov	r1, r4
 80094ec:	b991      	cbnz	r1, 8009514 <_malloc_r+0x54>
 80094ee:	4c20      	ldr	r4, [pc, #128]	; (8009570 <_malloc_r+0xb0>)
 80094f0:	6823      	ldr	r3, [r4, #0]
 80094f2:	b91b      	cbnz	r3, 80094fc <_malloc_r+0x3c>
 80094f4:	4630      	mov	r0, r6
 80094f6:	f000 f83d 	bl	8009574 <_sbrk_r>
 80094fa:	6020      	str	r0, [r4, #0]
 80094fc:	4629      	mov	r1, r5
 80094fe:	4630      	mov	r0, r6
 8009500:	f000 f838 	bl	8009574 <_sbrk_r>
 8009504:	1c43      	adds	r3, r0, #1
 8009506:	d124      	bne.n	8009552 <_malloc_r+0x92>
 8009508:	230c      	movs	r3, #12
 800950a:	6033      	str	r3, [r6, #0]
 800950c:	4630      	mov	r0, r6
 800950e:	f000 f8dc 	bl	80096ca <__malloc_unlock>
 8009512:	e7e4      	b.n	80094de <_malloc_r+0x1e>
 8009514:	680b      	ldr	r3, [r1, #0]
 8009516:	1b5b      	subs	r3, r3, r5
 8009518:	d418      	bmi.n	800954c <_malloc_r+0x8c>
 800951a:	2b0b      	cmp	r3, #11
 800951c:	d90f      	bls.n	800953e <_malloc_r+0x7e>
 800951e:	600b      	str	r3, [r1, #0]
 8009520:	50cd      	str	r5, [r1, r3]
 8009522:	18cc      	adds	r4, r1, r3
 8009524:	4630      	mov	r0, r6
 8009526:	f000 f8d0 	bl	80096ca <__malloc_unlock>
 800952a:	f104 000b 	add.w	r0, r4, #11
 800952e:	1d23      	adds	r3, r4, #4
 8009530:	f020 0007 	bic.w	r0, r0, #7
 8009534:	1ac3      	subs	r3, r0, r3
 8009536:	d0d3      	beq.n	80094e0 <_malloc_r+0x20>
 8009538:	425a      	negs	r2, r3
 800953a:	50e2      	str	r2, [r4, r3]
 800953c:	e7d0      	b.n	80094e0 <_malloc_r+0x20>
 800953e:	428c      	cmp	r4, r1
 8009540:	684b      	ldr	r3, [r1, #4]
 8009542:	bf16      	itet	ne
 8009544:	6063      	strne	r3, [r4, #4]
 8009546:	6013      	streq	r3, [r2, #0]
 8009548:	460c      	movne	r4, r1
 800954a:	e7eb      	b.n	8009524 <_malloc_r+0x64>
 800954c:	460c      	mov	r4, r1
 800954e:	6849      	ldr	r1, [r1, #4]
 8009550:	e7cc      	b.n	80094ec <_malloc_r+0x2c>
 8009552:	1cc4      	adds	r4, r0, #3
 8009554:	f024 0403 	bic.w	r4, r4, #3
 8009558:	42a0      	cmp	r0, r4
 800955a:	d005      	beq.n	8009568 <_malloc_r+0xa8>
 800955c:	1a21      	subs	r1, r4, r0
 800955e:	4630      	mov	r0, r6
 8009560:	f000 f808 	bl	8009574 <_sbrk_r>
 8009564:	3001      	adds	r0, #1
 8009566:	d0cf      	beq.n	8009508 <_malloc_r+0x48>
 8009568:	6025      	str	r5, [r4, #0]
 800956a:	e7db      	b.n	8009524 <_malloc_r+0x64>
 800956c:	200001f8 	.word	0x200001f8
 8009570:	200001fc 	.word	0x200001fc

08009574 <_sbrk_r>:
 8009574:	b538      	push	{r3, r4, r5, lr}
 8009576:	4c06      	ldr	r4, [pc, #24]	; (8009590 <_sbrk_r+0x1c>)
 8009578:	2300      	movs	r3, #0
 800957a:	4605      	mov	r5, r0
 800957c:	4608      	mov	r0, r1
 800957e:	6023      	str	r3, [r4, #0]
 8009580:	f7ff f920 	bl	80087c4 <_sbrk>
 8009584:	1c43      	adds	r3, r0, #1
 8009586:	d102      	bne.n	800958e <_sbrk_r+0x1a>
 8009588:	6823      	ldr	r3, [r4, #0]
 800958a:	b103      	cbz	r3, 800958e <_sbrk_r+0x1a>
 800958c:	602b      	str	r3, [r5, #0]
 800958e:	bd38      	pop	{r3, r4, r5, pc}
 8009590:	200005b4 	.word	0x200005b4

08009594 <__sread>:
 8009594:	b510      	push	{r4, lr}
 8009596:	460c      	mov	r4, r1
 8009598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800959c:	f000 f896 	bl	80096cc <_read_r>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	bfab      	itete	ge
 80095a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80095a6:	89a3      	ldrhlt	r3, [r4, #12]
 80095a8:	181b      	addge	r3, r3, r0
 80095aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80095ae:	bfac      	ite	ge
 80095b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80095b2:	81a3      	strhlt	r3, [r4, #12]
 80095b4:	bd10      	pop	{r4, pc}

080095b6 <__swrite>:
 80095b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095ba:	461f      	mov	r7, r3
 80095bc:	898b      	ldrh	r3, [r1, #12]
 80095be:	05db      	lsls	r3, r3, #23
 80095c0:	4605      	mov	r5, r0
 80095c2:	460c      	mov	r4, r1
 80095c4:	4616      	mov	r6, r2
 80095c6:	d505      	bpl.n	80095d4 <__swrite+0x1e>
 80095c8:	2302      	movs	r3, #2
 80095ca:	2200      	movs	r2, #0
 80095cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095d0:	f000 f868 	bl	80096a4 <_lseek_r>
 80095d4:	89a3      	ldrh	r3, [r4, #12]
 80095d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80095de:	81a3      	strh	r3, [r4, #12]
 80095e0:	4632      	mov	r2, r6
 80095e2:	463b      	mov	r3, r7
 80095e4:	4628      	mov	r0, r5
 80095e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095ea:	f000 b817 	b.w	800961c <_write_r>

080095ee <__sseek>:
 80095ee:	b510      	push	{r4, lr}
 80095f0:	460c      	mov	r4, r1
 80095f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095f6:	f000 f855 	bl	80096a4 <_lseek_r>
 80095fa:	1c43      	adds	r3, r0, #1
 80095fc:	89a3      	ldrh	r3, [r4, #12]
 80095fe:	bf15      	itete	ne
 8009600:	6560      	strne	r0, [r4, #84]	; 0x54
 8009602:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009606:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800960a:	81a3      	strheq	r3, [r4, #12]
 800960c:	bf18      	it	ne
 800960e:	81a3      	strhne	r3, [r4, #12]
 8009610:	bd10      	pop	{r4, pc}

08009612 <__sclose>:
 8009612:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009616:	f000 b813 	b.w	8009640 <_close_r>
	...

0800961c <_write_r>:
 800961c:	b538      	push	{r3, r4, r5, lr}
 800961e:	4c07      	ldr	r4, [pc, #28]	; (800963c <_write_r+0x20>)
 8009620:	4605      	mov	r5, r0
 8009622:	4608      	mov	r0, r1
 8009624:	4611      	mov	r1, r2
 8009626:	2200      	movs	r2, #0
 8009628:	6022      	str	r2, [r4, #0]
 800962a:	461a      	mov	r2, r3
 800962c:	f7fd fdf9 	bl	8007222 <_write>
 8009630:	1c43      	adds	r3, r0, #1
 8009632:	d102      	bne.n	800963a <_write_r+0x1e>
 8009634:	6823      	ldr	r3, [r4, #0]
 8009636:	b103      	cbz	r3, 800963a <_write_r+0x1e>
 8009638:	602b      	str	r3, [r5, #0]
 800963a:	bd38      	pop	{r3, r4, r5, pc}
 800963c:	200005b4 	.word	0x200005b4

08009640 <_close_r>:
 8009640:	b538      	push	{r3, r4, r5, lr}
 8009642:	4c06      	ldr	r4, [pc, #24]	; (800965c <_close_r+0x1c>)
 8009644:	2300      	movs	r3, #0
 8009646:	4605      	mov	r5, r0
 8009648:	4608      	mov	r0, r1
 800964a:	6023      	str	r3, [r4, #0]
 800964c:	f7ff f885 	bl	800875a <_close>
 8009650:	1c43      	adds	r3, r0, #1
 8009652:	d102      	bne.n	800965a <_close_r+0x1a>
 8009654:	6823      	ldr	r3, [r4, #0]
 8009656:	b103      	cbz	r3, 800965a <_close_r+0x1a>
 8009658:	602b      	str	r3, [r5, #0]
 800965a:	bd38      	pop	{r3, r4, r5, pc}
 800965c:	200005b4 	.word	0x200005b4

08009660 <_fstat_r>:
 8009660:	b538      	push	{r3, r4, r5, lr}
 8009662:	4c07      	ldr	r4, [pc, #28]	; (8009680 <_fstat_r+0x20>)
 8009664:	2300      	movs	r3, #0
 8009666:	4605      	mov	r5, r0
 8009668:	4608      	mov	r0, r1
 800966a:	4611      	mov	r1, r2
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	f7ff f880 	bl	8008772 <_fstat>
 8009672:	1c43      	adds	r3, r0, #1
 8009674:	d102      	bne.n	800967c <_fstat_r+0x1c>
 8009676:	6823      	ldr	r3, [r4, #0]
 8009678:	b103      	cbz	r3, 800967c <_fstat_r+0x1c>
 800967a:	602b      	str	r3, [r5, #0]
 800967c:	bd38      	pop	{r3, r4, r5, pc}
 800967e:	bf00      	nop
 8009680:	200005b4 	.word	0x200005b4

08009684 <_isatty_r>:
 8009684:	b538      	push	{r3, r4, r5, lr}
 8009686:	4c06      	ldr	r4, [pc, #24]	; (80096a0 <_isatty_r+0x1c>)
 8009688:	2300      	movs	r3, #0
 800968a:	4605      	mov	r5, r0
 800968c:	4608      	mov	r0, r1
 800968e:	6023      	str	r3, [r4, #0]
 8009690:	f7ff f87f 	bl	8008792 <_isatty>
 8009694:	1c43      	adds	r3, r0, #1
 8009696:	d102      	bne.n	800969e <_isatty_r+0x1a>
 8009698:	6823      	ldr	r3, [r4, #0]
 800969a:	b103      	cbz	r3, 800969e <_isatty_r+0x1a>
 800969c:	602b      	str	r3, [r5, #0]
 800969e:	bd38      	pop	{r3, r4, r5, pc}
 80096a0:	200005b4 	.word	0x200005b4

080096a4 <_lseek_r>:
 80096a4:	b538      	push	{r3, r4, r5, lr}
 80096a6:	4c07      	ldr	r4, [pc, #28]	; (80096c4 <_lseek_r+0x20>)
 80096a8:	4605      	mov	r5, r0
 80096aa:	4608      	mov	r0, r1
 80096ac:	4611      	mov	r1, r2
 80096ae:	2200      	movs	r2, #0
 80096b0:	6022      	str	r2, [r4, #0]
 80096b2:	461a      	mov	r2, r3
 80096b4:	f7ff f878 	bl	80087a8 <_lseek>
 80096b8:	1c43      	adds	r3, r0, #1
 80096ba:	d102      	bne.n	80096c2 <_lseek_r+0x1e>
 80096bc:	6823      	ldr	r3, [r4, #0]
 80096be:	b103      	cbz	r3, 80096c2 <_lseek_r+0x1e>
 80096c0:	602b      	str	r3, [r5, #0]
 80096c2:	bd38      	pop	{r3, r4, r5, pc}
 80096c4:	200005b4 	.word	0x200005b4

080096c8 <__malloc_lock>:
 80096c8:	4770      	bx	lr

080096ca <__malloc_unlock>:
 80096ca:	4770      	bx	lr

080096cc <_read_r>:
 80096cc:	b538      	push	{r3, r4, r5, lr}
 80096ce:	4c07      	ldr	r4, [pc, #28]	; (80096ec <_read_r+0x20>)
 80096d0:	4605      	mov	r5, r0
 80096d2:	4608      	mov	r0, r1
 80096d4:	4611      	mov	r1, r2
 80096d6:	2200      	movs	r2, #0
 80096d8:	6022      	str	r2, [r4, #0]
 80096da:	461a      	mov	r2, r3
 80096dc:	f7ff f820 	bl	8008720 <_read>
 80096e0:	1c43      	adds	r3, r0, #1
 80096e2:	d102      	bne.n	80096ea <_read_r+0x1e>
 80096e4:	6823      	ldr	r3, [r4, #0]
 80096e6:	b103      	cbz	r3, 80096ea <_read_r+0x1e>
 80096e8:	602b      	str	r3, [r5, #0]
 80096ea:	bd38      	pop	{r3, r4, r5, pc}
 80096ec:	200005b4 	.word	0x200005b4

080096f0 <fmod>:
 80096f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80096f4:	ed2d 8b02 	vpush	{d8}
 80096f8:	b08b      	sub	sp, #44	; 0x2c
 80096fa:	ec55 4b10 	vmov	r4, r5, d0
 80096fe:	ec57 6b11 	vmov	r6, r7, d1
 8009702:	f000 f8b5 	bl	8009870 <__ieee754_fmod>
 8009706:	4b2a      	ldr	r3, [pc, #168]	; (80097b0 <fmod+0xc0>)
 8009708:	eeb0 8a40 	vmov.f32	s16, s0
 800970c:	eef0 8a60 	vmov.f32	s17, s1
 8009710:	f993 8000 	ldrsb.w	r8, [r3]
 8009714:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009718:	d030      	beq.n	800977c <fmod+0x8c>
 800971a:	4632      	mov	r2, r6
 800971c:	463b      	mov	r3, r7
 800971e:	4630      	mov	r0, r6
 8009720:	4639      	mov	r1, r7
 8009722:	f7f7 f9c7 	bl	8000ab4 <__aeabi_dcmpun>
 8009726:	bb48      	cbnz	r0, 800977c <fmod+0x8c>
 8009728:	4622      	mov	r2, r4
 800972a:	462b      	mov	r3, r5
 800972c:	4620      	mov	r0, r4
 800972e:	4629      	mov	r1, r5
 8009730:	f7f7 f9c0 	bl	8000ab4 <__aeabi_dcmpun>
 8009734:	4681      	mov	r9, r0
 8009736:	bb08      	cbnz	r0, 800977c <fmod+0x8c>
 8009738:	2200      	movs	r2, #0
 800973a:	2300      	movs	r3, #0
 800973c:	4630      	mov	r0, r6
 800973e:	4639      	mov	r1, r7
 8009740:	f7f7 f986 	bl	8000a50 <__aeabi_dcmpeq>
 8009744:	b1d0      	cbz	r0, 800977c <fmod+0x8c>
 8009746:	2301      	movs	r3, #1
 8009748:	9300      	str	r3, [sp, #0]
 800974a:	4b1a      	ldr	r3, [pc, #104]	; (80097b4 <fmod+0xc4>)
 800974c:	9301      	str	r3, [sp, #4]
 800974e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009752:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009756:	f8cd 9020 	str.w	r9, [sp, #32]
 800975a:	f1b8 0f00 	cmp.w	r8, #0
 800975e:	d116      	bne.n	800978e <fmod+0x9e>
 8009760:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009764:	4668      	mov	r0, sp
 8009766:	f000 fa1d 	bl	8009ba4 <matherr>
 800976a:	b1d8      	cbz	r0, 80097a4 <fmod+0xb4>
 800976c:	9b08      	ldr	r3, [sp, #32]
 800976e:	b11b      	cbz	r3, 8009778 <fmod+0x88>
 8009770:	f7ff fb24 	bl	8008dbc <__errno>
 8009774:	9b08      	ldr	r3, [sp, #32]
 8009776:	6003      	str	r3, [r0, #0]
 8009778:	ed9d 8b06 	vldr	d8, [sp, #24]
 800977c:	eeb0 0a48 	vmov.f32	s0, s16
 8009780:	eef0 0a68 	vmov.f32	s1, s17
 8009784:	b00b      	add	sp, #44	; 0x2c
 8009786:	ecbd 8b02 	vpop	{d8}
 800978a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800978e:	2200      	movs	r2, #0
 8009790:	2300      	movs	r3, #0
 8009792:	4610      	mov	r0, r2
 8009794:	4619      	mov	r1, r3
 8009796:	f7f7 f81d 	bl	80007d4 <__aeabi_ddiv>
 800979a:	f1b8 0f02 	cmp.w	r8, #2
 800979e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80097a2:	d1df      	bne.n	8009764 <fmod+0x74>
 80097a4:	f7ff fb0a 	bl	8008dbc <__errno>
 80097a8:	2321      	movs	r3, #33	; 0x21
 80097aa:	6003      	str	r3, [r0, #0]
 80097ac:	e7de      	b.n	800976c <fmod+0x7c>
 80097ae:	bf00      	nop
 80097b0:	200000a4 	.word	0x200000a4
 80097b4:	0801d504 	.word	0x0801d504

080097b8 <fmodf>:
 80097b8:	b5d0      	push	{r4, r6, r7, lr}
 80097ba:	ed2d 8b02 	vpush	{d8}
 80097be:	b08a      	sub	sp, #40	; 0x28
 80097c0:	eef0 8a40 	vmov.f32	s17, s0
 80097c4:	eeb0 8a60 	vmov.f32	s16, s1
 80097c8:	f000 f964 	bl	8009a94 <__ieee754_fmodf>
 80097cc:	4b26      	ldr	r3, [pc, #152]	; (8009868 <fmodf+0xb0>)
 80097ce:	f993 4000 	ldrsb.w	r4, [r3]
 80097d2:	1c63      	adds	r3, r4, #1
 80097d4:	d035      	beq.n	8009842 <fmodf+0x8a>
 80097d6:	eeb4 8a48 	vcmp.f32	s16, s16
 80097da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097de:	d630      	bvs.n	8009842 <fmodf+0x8a>
 80097e0:	eef4 8a68 	vcmp.f32	s17, s17
 80097e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097e8:	d62b      	bvs.n	8009842 <fmodf+0x8a>
 80097ea:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80097ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097f2:	d126      	bne.n	8009842 <fmodf+0x8a>
 80097f4:	2301      	movs	r3, #1
 80097f6:	9300      	str	r3, [sp, #0]
 80097f8:	4b1c      	ldr	r3, [pc, #112]	; (800986c <fmodf+0xb4>)
 80097fa:	9301      	str	r3, [sp, #4]
 80097fc:	ee18 0a90 	vmov	r0, s17
 8009800:	2300      	movs	r3, #0
 8009802:	9308      	str	r3, [sp, #32]
 8009804:	f7f6 fe64 	bl	80004d0 <__aeabi_f2d>
 8009808:	4606      	mov	r6, r0
 800980a:	460f      	mov	r7, r1
 800980c:	ee18 0a10 	vmov	r0, s16
 8009810:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8009814:	f7f6 fe5c 	bl	80004d0 <__aeabi_f2d>
 8009818:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800981c:	b9ac      	cbnz	r4, 800984a <fmodf+0x92>
 800981e:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009822:	4668      	mov	r0, sp
 8009824:	f000 f9be 	bl	8009ba4 <matherr>
 8009828:	b1c8      	cbz	r0, 800985e <fmodf+0xa6>
 800982a:	9b08      	ldr	r3, [sp, #32]
 800982c:	b11b      	cbz	r3, 8009836 <fmodf+0x7e>
 800982e:	f7ff fac5 	bl	8008dbc <__errno>
 8009832:	9b08      	ldr	r3, [sp, #32]
 8009834:	6003      	str	r3, [r0, #0]
 8009836:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800983a:	f7f7 f951 	bl	8000ae0 <__aeabi_d2f>
 800983e:	ee00 0a10 	vmov	s0, r0
 8009842:	b00a      	add	sp, #40	; 0x28
 8009844:	ecbd 8b02 	vpop	{d8}
 8009848:	bdd0      	pop	{r4, r6, r7, pc}
 800984a:	2200      	movs	r2, #0
 800984c:	2300      	movs	r3, #0
 800984e:	4610      	mov	r0, r2
 8009850:	4619      	mov	r1, r3
 8009852:	f7f6 ffbf 	bl	80007d4 <__aeabi_ddiv>
 8009856:	2c02      	cmp	r4, #2
 8009858:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800985c:	d1e1      	bne.n	8009822 <fmodf+0x6a>
 800985e:	f7ff faad 	bl	8008dbc <__errno>
 8009862:	2321      	movs	r3, #33	; 0x21
 8009864:	6003      	str	r3, [r0, #0]
 8009866:	e7e0      	b.n	800982a <fmodf+0x72>
 8009868:	200000a4 	.word	0x200000a4
 800986c:	0801d509 	.word	0x0801d509

08009870 <__ieee754_fmod>:
 8009870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009874:	ec53 2b11 	vmov	r2, r3, d1
 8009878:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 800987c:	ea5e 0402 	orrs.w	r4, lr, r2
 8009880:	ec51 0b10 	vmov	r0, r1, d0
 8009884:	461e      	mov	r6, r3
 8009886:	ee11 5a10 	vmov	r5, s2
 800988a:	4694      	mov	ip, r2
 800988c:	d00c      	beq.n	80098a8 <__ieee754_fmod+0x38>
 800988e:	4c7a      	ldr	r4, [pc, #488]	; (8009a78 <__ieee754_fmod+0x208>)
 8009890:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8009894:	45a0      	cmp	r8, r4
 8009896:	4689      	mov	r9, r1
 8009898:	dc06      	bgt.n	80098a8 <__ieee754_fmod+0x38>
 800989a:	4254      	negs	r4, r2
 800989c:	4314      	orrs	r4, r2
 800989e:	4f77      	ldr	r7, [pc, #476]	; (8009a7c <__ieee754_fmod+0x20c>)
 80098a0:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 80098a4:	42bc      	cmp	r4, r7
 80098a6:	d909      	bls.n	80098bc <__ieee754_fmod+0x4c>
 80098a8:	f7f6 fe6a 	bl	8000580 <__aeabi_dmul>
 80098ac:	4602      	mov	r2, r0
 80098ae:	460b      	mov	r3, r1
 80098b0:	f7f6 ff90 	bl	80007d4 <__aeabi_ddiv>
 80098b4:	ec41 0b10 	vmov	d0, r0, r1
 80098b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098bc:	45f0      	cmp	r8, lr
 80098be:	ee10 2a10 	vmov	r2, s0
 80098c2:	4607      	mov	r7, r0
 80098c4:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 80098c8:	dc0a      	bgt.n	80098e0 <__ieee754_fmod+0x70>
 80098ca:	dbf3      	blt.n	80098b4 <__ieee754_fmod+0x44>
 80098cc:	42a8      	cmp	r0, r5
 80098ce:	d3f1      	bcc.n	80098b4 <__ieee754_fmod+0x44>
 80098d0:	d106      	bne.n	80098e0 <__ieee754_fmod+0x70>
 80098d2:	496b      	ldr	r1, [pc, #428]	; (8009a80 <__ieee754_fmod+0x210>)
 80098d4:	0fe4      	lsrs	r4, r4, #31
 80098d6:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 80098da:	e9d4 0100 	ldrd	r0, r1, [r4]
 80098de:	e7e9      	b.n	80098b4 <__ieee754_fmod+0x44>
 80098e0:	4b68      	ldr	r3, [pc, #416]	; (8009a84 <__ieee754_fmod+0x214>)
 80098e2:	4598      	cmp	r8, r3
 80098e4:	dc49      	bgt.n	800997a <__ieee754_fmod+0x10a>
 80098e6:	f1b8 0f00 	cmp.w	r8, #0
 80098ea:	d13d      	bne.n	8009968 <__ieee754_fmod+0xf8>
 80098ec:	4866      	ldr	r0, [pc, #408]	; (8009a88 <__ieee754_fmod+0x218>)
 80098ee:	4611      	mov	r1, r2
 80098f0:	2900      	cmp	r1, #0
 80098f2:	dc36      	bgt.n	8009962 <__ieee754_fmod+0xf2>
 80098f4:	459e      	cmp	lr, r3
 80098f6:	dc51      	bgt.n	800999c <__ieee754_fmod+0x12c>
 80098f8:	f1be 0f00 	cmp.w	lr, #0
 80098fc:	d145      	bne.n	800998a <__ieee754_fmod+0x11a>
 80098fe:	4b62      	ldr	r3, [pc, #392]	; (8009a88 <__ieee754_fmod+0x218>)
 8009900:	4629      	mov	r1, r5
 8009902:	2900      	cmp	r1, #0
 8009904:	dc3e      	bgt.n	8009984 <__ieee754_fmod+0x114>
 8009906:	4961      	ldr	r1, [pc, #388]	; (8009a8c <__ieee754_fmod+0x21c>)
 8009908:	4288      	cmp	r0, r1
 800990a:	db4c      	blt.n	80099a6 <__ieee754_fmod+0x136>
 800990c:	f3c9 0113 	ubfx	r1, r9, #0, #20
 8009910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009914:	4a5d      	ldr	r2, [pc, #372]	; (8009a8c <__ieee754_fmod+0x21c>)
 8009916:	4293      	cmp	r3, r2
 8009918:	db59      	blt.n	80099ce <__ieee754_fmod+0x15e>
 800991a:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800991e:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8009922:	1ac0      	subs	r0, r0, r3
 8009924:	1b8a      	subs	r2, r1, r6
 8009926:	eba7 050c 	sub.w	r5, r7, ip
 800992a:	2800      	cmp	r0, #0
 800992c:	d166      	bne.n	80099fc <__ieee754_fmod+0x18c>
 800992e:	4567      	cmp	r7, ip
 8009930:	bf38      	it	cc
 8009932:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8009936:	2a00      	cmp	r2, #0
 8009938:	bfbc      	itt	lt
 800993a:	463d      	movlt	r5, r7
 800993c:	460a      	movlt	r2, r1
 800993e:	ea52 0105 	orrs.w	r1, r2, r5
 8009942:	d0c6      	beq.n	80098d2 <__ieee754_fmod+0x62>
 8009944:	494f      	ldr	r1, [pc, #316]	; (8009a84 <__ieee754_fmod+0x214>)
 8009946:	428a      	cmp	r2, r1
 8009948:	dd6d      	ble.n	8009a26 <__ieee754_fmod+0x1b6>
 800994a:	4950      	ldr	r1, [pc, #320]	; (8009a8c <__ieee754_fmod+0x21c>)
 800994c:	428b      	cmp	r3, r1
 800994e:	db70      	blt.n	8009a32 <__ieee754_fmod+0x1c2>
 8009950:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 8009954:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8009958:	4314      	orrs	r4, r2
 800995a:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 800995e:	4628      	mov	r0, r5
 8009960:	e7a8      	b.n	80098b4 <__ieee754_fmod+0x44>
 8009962:	3801      	subs	r0, #1
 8009964:	0049      	lsls	r1, r1, #1
 8009966:	e7c3      	b.n	80098f0 <__ieee754_fmod+0x80>
 8009968:	4848      	ldr	r0, [pc, #288]	; (8009a8c <__ieee754_fmod+0x21c>)
 800996a:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 800996e:	0049      	lsls	r1, r1, #1
 8009970:	2900      	cmp	r1, #0
 8009972:	f100 30ff 	add.w	r0, r0, #4294967295
 8009976:	dcfa      	bgt.n	800996e <__ieee754_fmod+0xfe>
 8009978:	e7bc      	b.n	80098f4 <__ieee754_fmod+0x84>
 800997a:	ea4f 5028 	mov.w	r0, r8, asr #20
 800997e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8009982:	e7b7      	b.n	80098f4 <__ieee754_fmod+0x84>
 8009984:	3b01      	subs	r3, #1
 8009986:	0049      	lsls	r1, r1, #1
 8009988:	e7bb      	b.n	8009902 <__ieee754_fmod+0x92>
 800998a:	4b40      	ldr	r3, [pc, #256]	; (8009a8c <__ieee754_fmod+0x21c>)
 800998c:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 8009990:	0049      	lsls	r1, r1, #1
 8009992:	2900      	cmp	r1, #0
 8009994:	f103 33ff 	add.w	r3, r3, #4294967295
 8009998:	dcfa      	bgt.n	8009990 <__ieee754_fmod+0x120>
 800999a:	e7b4      	b.n	8009906 <__ieee754_fmod+0x96>
 800999c:	ea4f 532e 	mov.w	r3, lr, asr #20
 80099a0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80099a4:	e7af      	b.n	8009906 <__ieee754_fmod+0x96>
 80099a6:	1a0f      	subs	r7, r1, r0
 80099a8:	2f1f      	cmp	r7, #31
 80099aa:	dc0a      	bgt.n	80099c2 <__ieee754_fmod+0x152>
 80099ac:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 80099b0:	fa08 f807 	lsl.w	r8, r8, r7
 80099b4:	fa22 f101 	lsr.w	r1, r2, r1
 80099b8:	ea41 0108 	orr.w	r1, r1, r8
 80099bc:	fa02 f707 	lsl.w	r7, r2, r7
 80099c0:	e7a8      	b.n	8009914 <__ieee754_fmod+0xa4>
 80099c2:	4933      	ldr	r1, [pc, #204]	; (8009a90 <__ieee754_fmod+0x220>)
 80099c4:	1a09      	subs	r1, r1, r0
 80099c6:	fa02 f101 	lsl.w	r1, r2, r1
 80099ca:	2700      	movs	r7, #0
 80099cc:	e7a2      	b.n	8009914 <__ieee754_fmod+0xa4>
 80099ce:	eba2 0c03 	sub.w	ip, r2, r3
 80099d2:	f1bc 0f1f 	cmp.w	ip, #31
 80099d6:	dc0a      	bgt.n	80099ee <__ieee754_fmod+0x17e>
 80099d8:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 80099dc:	fa0e fe0c 	lsl.w	lr, lr, ip
 80099e0:	fa25 f606 	lsr.w	r6, r5, r6
 80099e4:	ea46 060e 	orr.w	r6, r6, lr
 80099e8:	fa05 fc0c 	lsl.w	ip, r5, ip
 80099ec:	e799      	b.n	8009922 <__ieee754_fmod+0xb2>
 80099ee:	4e28      	ldr	r6, [pc, #160]	; (8009a90 <__ieee754_fmod+0x220>)
 80099f0:	1af6      	subs	r6, r6, r3
 80099f2:	fa05 f606 	lsl.w	r6, r5, r6
 80099f6:	f04f 0c00 	mov.w	ip, #0
 80099fa:	e792      	b.n	8009922 <__ieee754_fmod+0xb2>
 80099fc:	4567      	cmp	r7, ip
 80099fe:	bf38      	it	cc
 8009a00:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8009a04:	2a00      	cmp	r2, #0
 8009a06:	da05      	bge.n	8009a14 <__ieee754_fmod+0x1a4>
 8009a08:	0ffa      	lsrs	r2, r7, #31
 8009a0a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009a0e:	007f      	lsls	r7, r7, #1
 8009a10:	3801      	subs	r0, #1
 8009a12:	e787      	b.n	8009924 <__ieee754_fmod+0xb4>
 8009a14:	ea52 0105 	orrs.w	r1, r2, r5
 8009a18:	f43f af5b 	beq.w	80098d2 <__ieee754_fmod+0x62>
 8009a1c:	0fe9      	lsrs	r1, r5, #31
 8009a1e:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 8009a22:	006f      	lsls	r7, r5, #1
 8009a24:	e7f4      	b.n	8009a10 <__ieee754_fmod+0x1a0>
 8009a26:	0fe8      	lsrs	r0, r5, #31
 8009a28:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8009a2c:	006d      	lsls	r5, r5, #1
 8009a2e:	3b01      	subs	r3, #1
 8009a30:	e789      	b.n	8009946 <__ieee754_fmod+0xd6>
 8009a32:	1ac9      	subs	r1, r1, r3
 8009a34:	2914      	cmp	r1, #20
 8009a36:	dc0a      	bgt.n	8009a4e <__ieee754_fmod+0x1de>
 8009a38:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 8009a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8009a40:	40cd      	lsrs	r5, r1
 8009a42:	432b      	orrs	r3, r5
 8009a44:	410a      	asrs	r2, r1
 8009a46:	ea42 0104 	orr.w	r1, r2, r4
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	e732      	b.n	80098b4 <__ieee754_fmod+0x44>
 8009a4e:	291f      	cmp	r1, #31
 8009a50:	dc07      	bgt.n	8009a62 <__ieee754_fmod+0x1f2>
 8009a52:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 8009a56:	40cd      	lsrs	r5, r1
 8009a58:	fa02 f303 	lsl.w	r3, r2, r3
 8009a5c:	432b      	orrs	r3, r5
 8009a5e:	4622      	mov	r2, r4
 8009a60:	e7f1      	b.n	8009a46 <__ieee754_fmod+0x1d6>
 8009a62:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8009a66:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8009a6a:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8009a6e:	33e2      	adds	r3, #226	; 0xe2
 8009a70:	fa42 f303 	asr.w	r3, r2, r3
 8009a74:	e7f3      	b.n	8009a5e <__ieee754_fmod+0x1ee>
 8009a76:	bf00      	nop
 8009a78:	7fefffff 	.word	0x7fefffff
 8009a7c:	7ff00000 	.word	0x7ff00000
 8009a80:	0801d510 	.word	0x0801d510
 8009a84:	000fffff 	.word	0x000fffff
 8009a88:	fffffbed 	.word	0xfffffbed
 8009a8c:	fffffc02 	.word	0xfffffc02
 8009a90:	fffffbe2 	.word	0xfffffbe2

08009a94 <__ieee754_fmodf>:
 8009a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a96:	ee10 6a90 	vmov	r6, s1
 8009a9a:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 8009a9e:	ee10 3a10 	vmov	r3, s0
 8009aa2:	d009      	beq.n	8009ab8 <__ieee754_fmodf+0x24>
 8009aa4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009aa8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8009aac:	ee10 7a10 	vmov	r7, s0
 8009ab0:	da02      	bge.n	8009ab8 <__ieee754_fmodf+0x24>
 8009ab2:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8009ab6:	dd0a      	ble.n	8009ace <__ieee754_fmodf+0x3a>
 8009ab8:	ee07 3a90 	vmov	s15, r3
 8009abc:	ee67 0aa0 	vmul.f32	s1, s15, s1
 8009ac0:	eec0 7aa0 	vdiv.f32	s15, s1, s1
 8009ac4:	ee17 3a90 	vmov	r3, s15
 8009ac8:	ee00 3a10 	vmov	s0, r3
 8009acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ace:	42a9      	cmp	r1, r5
 8009ad0:	dbfa      	blt.n	8009ac8 <__ieee754_fmodf+0x34>
 8009ad2:	f003 4400 	and.w	r4, r3, #2147483648	; 0x80000000
 8009ad6:	d105      	bne.n	8009ae4 <__ieee754_fmodf+0x50>
 8009ad8:	4a30      	ldr	r2, [pc, #192]	; (8009b9c <__ieee754_fmodf+0x108>)
 8009ada:	0fe3      	lsrs	r3, r4, #31
 8009adc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	e7f1      	b.n	8009ac8 <__ieee754_fmodf+0x34>
 8009ae4:	4b2e      	ldr	r3, [pc, #184]	; (8009ba0 <__ieee754_fmodf+0x10c>)
 8009ae6:	4299      	cmp	r1, r3
 8009ae8:	dc3e      	bgt.n	8009b68 <__ieee754_fmodf+0xd4>
 8009aea:	020a      	lsls	r2, r1, #8
 8009aec:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8009af0:	2a00      	cmp	r2, #0
 8009af2:	dc36      	bgt.n	8009b62 <__ieee754_fmodf+0xce>
 8009af4:	429d      	cmp	r5, r3
 8009af6:	dc3a      	bgt.n	8009b6e <__ieee754_fmodf+0xda>
 8009af8:	022b      	lsls	r3, r5, #8
 8009afa:	f06f 027d 	mvn.w	r2, #125	; 0x7d
 8009afe:	005b      	lsls	r3, r3, #1
 8009b00:	f102 32ff 	add.w	r2, r2, #4294967295
 8009b04:	d5fb      	bpl.n	8009afe <__ieee754_fmodf+0x6a>
 8009b06:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8009b0a:	bfbb      	ittet	lt
 8009b0c:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 8009b10:	1a1b      	sublt	r3, r3, r0
 8009b12:	f3c7 0116 	ubfxge	r1, r7, #0, #23
 8009b16:	4099      	lsllt	r1, r3
 8009b18:	bfa8      	it	ge
 8009b1a:	f441 0100 	orrge.w	r1, r1, #8388608	; 0x800000
 8009b1e:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8009b22:	bfb5      	itete	lt
 8009b24:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 8009b28:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 8009b2c:	1a9b      	sublt	r3, r3, r2
 8009b2e:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 8009b32:	bfb8      	it	lt
 8009b34:	409d      	lsllt	r5, r3
 8009b36:	1a80      	subs	r0, r0, r2
 8009b38:	1b4b      	subs	r3, r1, r5
 8009b3a:	b9d8      	cbnz	r0, 8009b74 <__ieee754_fmodf+0xe0>
 8009b3c:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8009b40:	bf28      	it	cs
 8009b42:	460b      	movcs	r3, r1
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d0c7      	beq.n	8009ad8 <__ieee754_fmodf+0x44>
 8009b48:	4915      	ldr	r1, [pc, #84]	; (8009ba0 <__ieee754_fmodf+0x10c>)
 8009b4a:	428b      	cmp	r3, r1
 8009b4c:	dd1a      	ble.n	8009b84 <__ieee754_fmodf+0xf0>
 8009b4e:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8009b52:	db1a      	blt.n	8009b8a <__ieee754_fmodf+0xf6>
 8009b54:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8009b58:	4323      	orrs	r3, r4
 8009b5a:	327f      	adds	r2, #127	; 0x7f
 8009b5c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009b60:	e7b2      	b.n	8009ac8 <__ieee754_fmodf+0x34>
 8009b62:	3801      	subs	r0, #1
 8009b64:	0052      	lsls	r2, r2, #1
 8009b66:	e7c3      	b.n	8009af0 <__ieee754_fmodf+0x5c>
 8009b68:	15c8      	asrs	r0, r1, #23
 8009b6a:	387f      	subs	r0, #127	; 0x7f
 8009b6c:	e7c2      	b.n	8009af4 <__ieee754_fmodf+0x60>
 8009b6e:	15ea      	asrs	r2, r5, #23
 8009b70:	3a7f      	subs	r2, #127	; 0x7f
 8009b72:	e7c8      	b.n	8009b06 <__ieee754_fmodf+0x72>
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	da02      	bge.n	8009b7e <__ieee754_fmodf+0xea>
 8009b78:	0049      	lsls	r1, r1, #1
 8009b7a:	3801      	subs	r0, #1
 8009b7c:	e7dc      	b.n	8009b38 <__ieee754_fmodf+0xa4>
 8009b7e:	d0ab      	beq.n	8009ad8 <__ieee754_fmodf+0x44>
 8009b80:	0059      	lsls	r1, r3, #1
 8009b82:	e7fa      	b.n	8009b7a <__ieee754_fmodf+0xe6>
 8009b84:	005b      	lsls	r3, r3, #1
 8009b86:	3a01      	subs	r2, #1
 8009b88:	e7df      	b.n	8009b4a <__ieee754_fmodf+0xb6>
 8009b8a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009b8e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009b92:	3282      	adds	r2, #130	; 0x82
 8009b94:	4113      	asrs	r3, r2
 8009b96:	4323      	orrs	r3, r4
 8009b98:	e796      	b.n	8009ac8 <__ieee754_fmodf+0x34>
 8009b9a:	bf00      	nop
 8009b9c:	0801d520 	.word	0x0801d520
 8009ba0:	007fffff 	.word	0x007fffff

08009ba4 <matherr>:
 8009ba4:	2000      	movs	r0, #0
 8009ba6:	4770      	bx	lr

08009ba8 <_init>:
 8009ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009baa:	bf00      	nop
 8009bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bae:	bc08      	pop	{r3}
 8009bb0:	469e      	mov	lr, r3
 8009bb2:	4770      	bx	lr

08009bb4 <_fini>:
 8009bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bb6:	bf00      	nop
 8009bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bba:	bc08      	pop	{r3}
 8009bbc:	469e      	mov	lr, r3
 8009bbe:	4770      	bx	lr
