

================================================================
== Vivado HLS Report for 'DCT_Loop_3_proc'
================================================================
* Date:           Thu Oct 29 23:53:05 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  131|  131|  131|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  130|  130|         2|          -|          -|    65|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: stg_5 [1/1] 1.57ns
newFuncRoot:1  br label %.preheader


 <State 2>: 2.71ns
ST_2: p_01_rec [1/1] 0.00ns
.preheader:0  %p_01_rec = phi i7 [ %write_idx, %0 ], [ 0, %newFuncRoot ]

ST_2: p_01_rec_cast [1/1] 0.00ns
.preheader:1  %p_01_rec_cast = zext i7 %p_01_rec to i64

ST_2: empty [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65, i64 65, i64 65) nounwind

ST_2: exitcond [1/1] 1.97ns
.preheader:3  %exitcond = icmp eq i7 %p_01_rec, -63

ST_2: write_idx [1/1] 1.72ns
.preheader:4  %write_idx = add i7 %p_01_rec, 1

ST_2: stg_11 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.exitStub, label %0

ST_2: Ybuff_addr [1/1] 0.00ns
:0  %Ybuff_addr = getelementptr inbounds [65 x float]* %Ybuff, i64 0, i64 %p_01_rec_cast

ST_2: Ybuff_load [2/2] 2.71ns
:1  %Ybuff_load = load float* %Ybuff_addr, align 4

ST_2: stg_14 [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 7.09ns
ST_3: Ybuff_load [1/2] 2.71ns
:1  %Ybuff_load = load float* %Ybuff_addr, align 4

ST_3: tempout [1/1] 0.00ns
:2  %tempout = bitcast float %Ybuff_load to i32

ST_3: stg_17 [1/1] 4.38ns
:3  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %Y, i32 %tempout) nounwind

ST_3: stg_18 [1/1] 0.00ns
:4  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
