Analysis & Synthesis report for toplevel_e
Fri Jan 28 18:46:37 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |toplevel_e|txd_e:txd_control|Cnt3_e:uu6|state_s
  9. State Machine - |toplevel_e|txd_e:txd_control|Cnt4_e:uu5|state_s
 10. State Machine - |toplevel_e|txd_e:txd_control|uart_ctrl_e:uu3|cstate_s
 11. State Machine - |toplevel_e|ata_ctrl_e:ata_control|cstate_s
 12. State Machine - |toplevel_e|tsc_ctrl_e:tea_brew_control|cstate_s
 13. State Machine - |toplevel_e|timer_e:timer|c24_e:h_unit|cstate_s
 14. State Machine - |toplevel_e|timer_e:timer|c60_e:m_unit|cstate_s
 15. State Machine - |toplevel_e|timer_e:timer|c60_e:s_unit|cstate_s
 16. User-Specified and Inferred Latches
 17. General Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Port Connectivity Checks: "timer_e:timer|c24_e:h_unit"
 20. Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_1Hz"
 21. Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_10Hz"
 22. Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_100Hz"
 23. Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_1KHz"
 24. Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_10KHz"
 25. Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_100KHz"
 26. Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_1MHz_o"
 27. Port Connectivity Checks: "baudrate_e:brd_gen|c05ec_e:C_9k6_l"
 28. Port Connectivity Checks: "baudrate_e:brd_gen|c05ec_e:C_48KHz_l"
 29. Port Connectivity Checks: "baudrate_e:brd_gen|c05ec_e:C_240KHz_l"
 30. Port Connectivity Checks: "baudrate_e:brd_gen|c12ec_e:C_1_2MHz_o"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 28 18:46:37 2022       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; toplevel_e                                  ;
; Top-level Entity Name              ; toplevel_e                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 552                                         ;
;     Total combinational functions  ; 407                                         ;
;     Dedicated logic registers      ; 238                                         ;
; Total registers                    ; 238                                         ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M16SAU169C8G     ;                    ;
; Top-level entity name                                            ; toplevel_e         ; toplevel_e         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                        ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------+---------+
; ../src/uart_e.vhd                ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/uart_e.vhd       ;         ;
; ../src/uart_a.vhd                ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/uart_a.vhd       ;         ;
; ../src/txd_e.vhd                 ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/txd_e.vhd        ;         ;
; ../src/txd_a.vhd                 ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/txd_a.vhd        ;         ;
; ../src/tsc_ctrl_e.vhd            ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_e.vhd   ;         ;
; ../src/tsc_ctrl_a.vhd            ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd   ;         ;
; ../src/toplevel_e.vhd            ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/toplevel_e.vhd   ;         ;
; ../src/toplevel_a.vhd            ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd   ;         ;
; ../src/timer_e.vhd               ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/timer_e.vhd      ;         ;
; ../src/timer_a.vhd               ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/timer_a.vhd      ;         ;
; ../src/mux16_txd_e.vhd           ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/mux16_txd_e.vhd  ;         ;
; ../src/mux16_txd_a.vhd           ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/mux16_txd_a.vhd  ;         ;
; ../src/mux4x8_e.vhd              ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/mux4x8_e.vhd     ;         ;
; ../src/mux4x8_a.vhd              ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/mux4x8_a.vhd     ;         ;
; ../src/filter_e.vhd              ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/filter_e.vhd     ;         ;
; ../src/filter_a.vhd              ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/filter_a.vhd     ;         ;
; ../src/Cnt4_e.vhd                ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/Cnt4_e.vhd       ;         ;
; ../src/Cnt4_a.vhd                ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/Cnt4_a.vhd       ;         ;
; ../src/Cnt3_e.vhd                ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/Cnt3_e.vhd       ;         ;
; ../src/Cnt3_a.vhd                ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/Cnt3_a.vhd       ;         ;
; ../src/c60_e.vhd                 ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/c60_e.vhd        ;         ;
; ../src/c60_a.vhd                 ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/c60_a.vhd        ;         ;
; ../src/c24_e.vhd                 ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/c24_e.vhd        ;         ;
; ../src/c24_a.vhd                 ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/c24_a.vhd        ;         ;
; ../src/c12ec_e.vhd               ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/c12ec_e.vhd      ;         ;
; ../src/c12ec_a.vhd               ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/c12ec_a.vhd      ;         ;
; ../src/c10ec_e.vhd               ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/c10ec_e.vhd      ;         ;
; ../src/c10ec_a.vhd               ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/c10ec_a.vhd      ;         ;
; ../src/c05ec_e.vhd               ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/c05ec_e.vhd      ;         ;
; ../src/c05ec_a.vhd               ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/c05ec_a.vhd      ;         ;
; ../src/baudrate_e.vhd            ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/baudrate_e.vhd   ;         ;
; ../src/baudrate_a.vhd            ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd   ;         ;
; ../src/ata_ctrl_e.vhd            ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/ata_ctrl_e.vhd   ;         ;
; ../src/ata_ctrl_a.vhd            ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd   ;         ;
; ../src/ascii_conv_e.vhd          ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/ascii_conv_e.vhd ;         ;
; ../src/ascii_conv_a.vhd          ; yes             ; User VHDL File  ; D:/Personal/VHDL/Customers/sam/src/ascii_conv_a.vhd ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 552        ;
;                                             ;            ;
; Total combinational functions               ; 407        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 256        ;
;     -- 3 input functions                    ; 108        ;
;     -- <=2 input functions                  ; 43         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 407        ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 238        ;
;     -- Dedicated logic registers            ; 238        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 18         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; cp_i~input ;
; Maximum fan-out                             ; 238        ;
; Total fan-out                               ; 2321       ;
; Average fan-out                             ; 3.41       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                               ; Entity Name ; Library Name ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------+-------------+--------------+
; |toplevel_e                      ; 407 (0)             ; 238 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 18   ; 0            ; 0          ; |toplevel_e                                       ; toplevel_e  ; work         ;
;    |ata_ctrl_e:ata_control|      ; 103 (103)           ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|ata_ctrl_e:ata_control                ; ata_ctrl_e  ; work         ;
;    |baudrate_e:brd_gen|          ; 68 (0)              ; 41 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen                    ; baudrate_e  ; work         ;
;       |c05ec_e:C_240KHz_l|       ; 4 (4)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen|c05ec_e:C_240KHz_l ; c05ec_e     ; work         ;
;       |c05ec_e:C_48KHz_l|        ; 5 (5)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen|c05ec_e:C_48KHz_l  ; c05ec_e     ; work         ;
;       |c05ec_e:C_9k6_l|          ; 4 (4)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen|c05ec_e:C_9k6_l    ; c05ec_e     ; work         ;
;       |c10ec_e:C_100Hz|          ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen|c10ec_e:C_100Hz    ; c10ec_e     ; work         ;
;       |c10ec_e:C_100KHz|         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen|c10ec_e:C_100KHz   ; c10ec_e     ; work         ;
;       |c10ec_e:C_10Hz|           ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen|c10ec_e:C_10Hz     ; c10ec_e     ; work         ;
;       |c10ec_e:C_10KHz|          ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen|c10ec_e:C_10KHz    ; c10ec_e     ; work         ;
;       |c10ec_e:C_1Hz|            ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen|c10ec_e:C_1Hz      ; c10ec_e     ; work         ;
;       |c10ec_e:C_1KHz|           ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen|c10ec_e:C_1KHz     ; c10ec_e     ; work         ;
;       |c10ec_e:C_1MHz_o|         ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen|c10ec_e:C_1MHz_o   ; c10ec_e     ; work         ;
;       |c12ec_e:C_1_2MHz_o|       ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|baudrate_e:brd_gen|c12ec_e:C_1_2MHz_o ; c12ec_e     ; work         ;
;    |filter_e:sensor_filter|      ; 14 (14)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|filter_e:sensor_filter                ; filter_e    ; work         ;
;    |timer_e:timer|               ; 105 (0)             ; 147 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|timer_e:timer                         ; timer_e     ; work         ;
;       |c24_e:h_unit|             ; 16 (16)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|timer_e:timer|c24_e:h_unit            ; c24_e       ; work         ;
;       |c60_e:m_unit|             ; 44 (44)             ; 61 (61)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|timer_e:timer|c60_e:m_unit            ; c60_e       ; work         ;
;       |c60_e:s_unit|             ; 45 (45)             ; 61 (61)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|timer_e:timer|c60_e:s_unit            ; c60_e       ; work         ;
;    |tsc_ctrl_e:tea_brew_control| ; 54 (54)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|tsc_ctrl_e:tea_brew_control           ; tsc_ctrl_e  ; work         ;
;    |txd_e:txd_control|           ; 63 (1)              ; 33 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|txd_e:txd_control                     ; txd_e       ; work         ;
;       |Cnt3_e:uu6|               ; 12 (12)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|txd_e:txd_control|Cnt3_e:uu6          ; Cnt3_e      ; work         ;
;       |Cnt4_e:uu5|               ; 17 (17)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|txd_e:txd_control|Cnt4_e:uu5          ; Cnt4_e      ; work         ;
;       |mux16_txd_e:uu2|          ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|txd_e:txd_control|mux16_txd_e:uu2     ; mux16_txd_e ; work         ;
;       |mux4x8_e:uu1|             ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|txd_e:txd_control|mux4x8_e:uu1        ; mux4x8_e    ; work         ;
;       |uart_ctrl_e:uu3|          ; 4 (4)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel_e|txd_e:txd_control|uart_ctrl_e:uu3     ; uart_ctrl_e ; work         ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel_e|txd_e:txd_control|Cnt3_e:uu6|state_s                                                   ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state_s.s7 ; state_s.s6 ; state_s.s5 ; state_s.s4 ; state_s.s3 ; state_s.s2 ; state_s.s1 ; state_s.s0 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state_s.s0 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state_s.s1 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state_s.s2 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state_s.s3 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state_s.s4 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state_s.s5 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state_s.s6 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state_s.s7 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel_e|txd_e:txd_control|Cnt4_e:uu5|state_s                                                                                                          ;
+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; state_s.s11 ; state_s.s10 ; state_s.s9 ; state_s.s8 ; state_s.s7 ; state_s.s6 ; state_s.s5 ; state_s.s4 ; state_s.s3 ; state_s.s2 ; state_s.s1 ; state_s.s0 ;
+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state_s.s0  ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state_s.s1  ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state_s.s2  ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state_s.s3  ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state_s.s4  ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state_s.s5  ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state_s.s6  ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state_s.s7  ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state_s.s8  ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state_s.s9  ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state_s.s10 ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state_s.s11 ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel_e|txd_e:txd_control|uart_ctrl_e:uu3|cstate_s                                                                                                                                                                                 ;
+-------------------+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------+------------------+-----------------+
; Name              ; cstate_s.stop_2 ; cstate_s.stop_1 ; cstate_s.bit_7 ; cstate_s.bit_6 ; cstate_s.bit_5 ; cstate_s.bit_4 ; cstate_s.bit_3 ; cstate_s.bit_2 ; cstate_s.bit_1 ; cstate_s.bit_0 ; cstate_s.start_st ; cstate_s.idle_st ; cstate_s.wait_s ;
+-------------------+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------+------------------+-----------------+
; cstate_s.wait_s   ; 0               ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                ; 0               ;
; cstate_s.idle_st  ; 0               ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 1                ; 1               ;
; cstate_s.start_st ; 0               ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                 ; 0                ; 1               ;
; cstate_s.bit_0    ; 0               ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                 ; 0                ; 1               ;
; cstate_s.bit_1    ; 0               ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                 ; 0                ; 1               ;
; cstate_s.bit_2    ; 0               ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                 ; 0                ; 1               ;
; cstate_s.bit_3    ; 0               ; 0               ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                 ; 0                ; 1               ;
; cstate_s.bit_4    ; 0               ; 0               ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                ; 1               ;
; cstate_s.bit_5    ; 0               ; 0               ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                ; 1               ;
; cstate_s.bit_6    ; 0               ; 0               ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                ; 1               ;
; cstate_s.bit_7    ; 0               ; 0               ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                ; 1               ;
; cstate_s.stop_1   ; 0               ; 1               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                ; 1               ;
; cstate_s.stop_2   ; 1               ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                ; 1               ;
+-------------------+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------+------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel_e|ata_ctrl_e:ata_control|cstate_s                                                                                                                                                    ;
+------------------------+--------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------+
; Name                   ; cstate_s.result_st ; cstate_s.r_comp_m_st ; cstate_s.comb_m_11_st ; cstate_s.comb_m_10_st ; cstate_s.comb_m_01_st ; cstate_s.comb_m_00_st ; cstate_s.data_valid_st ; cstate_s.idle_st ;
+------------------------+--------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------+
; cstate_s.idle_st       ; 0                  ; 0                    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                ;
; cstate_s.data_valid_st ; 0                  ; 0                    ; 0                     ; 0                     ; 0                     ; 0                     ; 1                      ; 1                ;
; cstate_s.comb_m_00_st  ; 0                  ; 0                    ; 0                     ; 0                     ; 0                     ; 1                     ; 0                      ; 1                ;
; cstate_s.comb_m_01_st  ; 0                  ; 0                    ; 0                     ; 0                     ; 1                     ; 0                     ; 0                      ; 1                ;
; cstate_s.comb_m_10_st  ; 0                  ; 0                    ; 0                     ; 1                     ; 0                     ; 0                     ; 0                      ; 1                ;
; cstate_s.comb_m_11_st  ; 0                  ; 0                    ; 1                     ; 0                     ; 0                     ; 0                     ; 0                      ; 1                ;
; cstate_s.r_comp_m_st   ; 0                  ; 1                    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 1                ;
; cstate_s.result_st     ; 1                  ; 0                    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 1                ;
+------------------------+--------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel_e|tsc_ctrl_e:tea_brew_control|cstate_s                                         ;
+----------------------+----------------------+----------------------+------------------+------------------+
; Name                 ; cstate_s.process2_st ; cstate_s.process1_st ; cstate_s.temp_st ; cstate_s.idle_st ;
+----------------------+----------------------+----------------------+------------------+------------------+
; cstate_s.idle_st     ; 0                    ; 0                    ; 0                ; 0                ;
; cstate_s.temp_st     ; 0                    ; 0                    ; 1                ; 1                ;
; cstate_s.process1_st ; 0                    ; 1                    ; 0                ; 1                ;
; cstate_s.process2_st ; 1                    ; 0                    ; 0                ; 1                ;
+----------------------+----------------------+----------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel_e|timer_e:timer|c24_e:h_unit|cstate_s                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+--------------+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name            ; cstate_s.s23 ; cstate_s.result ; cstate_s.s22 ; cstate_s.s21 ; cstate_s.s20 ; cstate_s.s19 ; cstate_s.s18 ; cstate_s.s17 ; cstate_s.s16 ; cstate_s.s15 ; cstate_s.s14 ; cstate_s.s13 ; cstate_s.s12 ; cstate_s.s11 ; cstate_s.s10 ; cstate_s.s9 ; cstate_s.s8 ; cstate_s.s7 ; cstate_s.s6 ; cstate_s.s5 ; cstate_s.s4 ; cstate_s.s3 ; cstate_s.s2 ; cstate_s.s1 ; cstate_s.s0 ;
+-----------------+--------------+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; cstate_s.s0     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; cstate_s.s1     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; cstate_s.s2     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; cstate_s.s3     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; cstate_s.s4     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s5     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s6     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s7     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s8     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s9     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s10    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s11    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s12    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s13    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s14    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s15    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s16    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s17    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s18    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s19    ; 0            ; 0               ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s20    ; 0            ; 0               ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s21    ; 0            ; 0               ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s22    ; 0            ; 0               ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.result ; 0            ; 1               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s23    ; 1            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-----------------+--------------+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel_e|timer_e:timer|c60_e:m_unit|cstate_s                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name            ; cstate_s.s59 ; cstate_s.result ; cstate_s.s58 ; cstate_s.s57 ; cstate_s.s56 ; cstate_s.s55 ; cstate_s.s54 ; cstate_s.s53 ; cstate_s.s52 ; cstate_s.s51 ; cstate_s.s50 ; cstate_s.s49 ; cstate_s.s48 ; cstate_s.s47 ; cstate_s.s46 ; cstate_s.s45 ; cstate_s.s44 ; cstate_s.s43 ; cstate_s.s42 ; cstate_s.s41 ; cstate_s.s40 ; cstate_s.s39 ; cstate_s.s38 ; cstate_s.s37 ; cstate_s.s36 ; cstate_s.s35 ; cstate_s.s34 ; cstate_s.s33 ; cstate_s.s32 ; cstate_s.s31 ; cstate_s.s30 ; cstate_s.s29 ; cstate_s.s28 ; cstate_s.s27 ; cstate_s.s26 ; cstate_s.s25 ; cstate_s.s24 ; cstate_s.s23 ; cstate_s.s22 ; cstate_s.s21 ; cstate_s.s20 ; cstate_s.s19 ; cstate_s.s18 ; cstate_s.s17 ; cstate_s.s16 ; cstate_s.s15 ; cstate_s.s14 ; cstate_s.s13 ; cstate_s.s12 ; cstate_s.s11 ; cstate_s.s10 ; cstate_s.s9 ; cstate_s.s8 ; cstate_s.s7 ; cstate_s.s6 ; cstate_s.s5 ; cstate_s.s4 ; cstate_s.s3 ; cstate_s.s2 ; cstate_s.s1 ; cstate_s.s0 ;
+-----------------+--------------+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; cstate_s.s0     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; cstate_s.s1     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; cstate_s.s2     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; cstate_s.s3     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; cstate_s.s4     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s5     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s6     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s7     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s8     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s9     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s10    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s11    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s12    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s13    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s14    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s15    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s16    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s17    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s18    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s19    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s20    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s21    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s22    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s23    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s24    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s25    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s26    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s27    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s28    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s29    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s30    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s31    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s32    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s33    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s34    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s35    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s36    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s37    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s38    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s39    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s40    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s41    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s42    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s43    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s44    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s45    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s46    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s47    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s48    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s49    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s50    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s51    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s52    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s53    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s54    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s55    ; 0            ; 0               ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s56    ; 0            ; 0               ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s57    ; 0            ; 0               ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s58    ; 0            ; 0               ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.result ; 0            ; 1               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s59    ; 1            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-----------------+--------------+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel_e|timer_e:timer|c60_e:s_unit|cstate_s                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name            ; cstate_s.s59 ; cstate_s.result ; cstate_s.s58 ; cstate_s.s57 ; cstate_s.s56 ; cstate_s.s55 ; cstate_s.s54 ; cstate_s.s53 ; cstate_s.s52 ; cstate_s.s51 ; cstate_s.s50 ; cstate_s.s49 ; cstate_s.s48 ; cstate_s.s47 ; cstate_s.s46 ; cstate_s.s45 ; cstate_s.s44 ; cstate_s.s43 ; cstate_s.s42 ; cstate_s.s41 ; cstate_s.s40 ; cstate_s.s39 ; cstate_s.s38 ; cstate_s.s37 ; cstate_s.s36 ; cstate_s.s35 ; cstate_s.s34 ; cstate_s.s33 ; cstate_s.s32 ; cstate_s.s31 ; cstate_s.s30 ; cstate_s.s29 ; cstate_s.s28 ; cstate_s.s27 ; cstate_s.s26 ; cstate_s.s25 ; cstate_s.s24 ; cstate_s.s23 ; cstate_s.s22 ; cstate_s.s21 ; cstate_s.s20 ; cstate_s.s19 ; cstate_s.s18 ; cstate_s.s17 ; cstate_s.s16 ; cstate_s.s15 ; cstate_s.s14 ; cstate_s.s13 ; cstate_s.s12 ; cstate_s.s11 ; cstate_s.s10 ; cstate_s.s9 ; cstate_s.s8 ; cstate_s.s7 ; cstate_s.s6 ; cstate_s.s5 ; cstate_s.s4 ; cstate_s.s3 ; cstate_s.s2 ; cstate_s.s1 ; cstate_s.s0 ;
+-----------------+--------------+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; cstate_s.s0     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; cstate_s.s1     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; cstate_s.s2     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; cstate_s.s3     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; cstate_s.s4     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s5     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s6     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s7     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s8     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s9     ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s10    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s11    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s12    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s13    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s14    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s15    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s16    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s17    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s18    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s19    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s20    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s21    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s22    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s23    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s24    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s25    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s26    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s27    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s28    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s29    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s30    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s31    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s32    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s33    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s34    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s35    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s36    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s37    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s38    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s39    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s40    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s41    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s42    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s43    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s44    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s45    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s46    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s47    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s48    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s49    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s50    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s51    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s52    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s53    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s54    ; 0            ; 0               ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s55    ; 0            ; 0               ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s56    ; 0            ; 0               ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s57    ; 0            ; 0               ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s58    ; 0            ; 0               ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.result ; 0            ; 1               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate_s.s59    ; 1            ; 0               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-----------------+--------------+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                      ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                       ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; ata_ctrl_e:ata_control|et_m0_s[3]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_m1_s[3]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_s1_s[3]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_h1_s[3]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_m0_s[2]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_s0_s[2]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_m1_s[2]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_s1_s[2]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_h1_s[2]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_s0_s[1]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_s1_s[1]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_h0_s[1]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_m1_s[1]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_m0_s[1]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_h1_s[1]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_s0_s[0]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_s1_s[0]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_m1_s[0]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_h0_s[0]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_m0_s[0]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; ata_ctrl_e:ata_control|et_h1_s[0]                   ; ata_ctrl_e:ata_control|cstate_s.result_st ; yes                    ;
; tsc_ctrl_e:tea_brew_control|m_1_s[0]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|m_1_s[1]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|m_1_s[2]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|m_1_s[3]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|s_1_s[3]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|h_1_s[3]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|m_0_s[2]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|s_0_s[2]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|s_1_s[2]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|h_1_s[2]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|s_0_s[1]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|s_1_s[1]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|h_0_s[1]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|m_0_s[1]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|h_1_s[1]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|s_0_s[0]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|s_1_s[0]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|h_0_s[0]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|m_0_s[0]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; tsc_ctrl_e:tea_brew_control|h_1_s[0]                ; tsc_ctrl_e:tea_brew_control|s_1_s         ; yes                    ;
; Number of user-specified and inferred latches = 41  ;                                           ;                        ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 238   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 238   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 151   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |toplevel_e|ata_ctrl_e:ata_control|Selector11 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 10 LEs               ; -2 LEs                 ; No         ; |toplevel_e|ata_ctrl_e:ata_control|Selector16 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer_e:timer|c24_e:h_unit"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; sco_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_1Hz" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; cl_i ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_10Hz"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cl_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; q3_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_100Hz"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cl_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; q3_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_1KHz"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cl_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; q3_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_10KHz"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cl_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; q3_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_100KHz"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cl_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; q3_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baudrate_e:brd_gen|c10ec_e:C_1MHz_o"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; en_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cl_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; q3_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baudrate_e:brd_gen|c05ec_e:C_9k6_l"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cl_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; q3_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baudrate_e:brd_gen|c05ec_e:C_48KHz_l"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cl_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; q3_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baudrate_e:brd_gen|c05ec_e:C_240KHz_l"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cl_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; q3_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baudrate_e:brd_gen|c12ec_e:C_1_2MHz_o"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; en_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cl_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; q3_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 238                         ;
;     CLR               ; 87                          ;
;     ENA CLR           ; 151                         ;
; cycloneiii_lcell_comb ; 407                         ;
;     normal            ; 407                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 108                         ;
;         4 data inputs ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Jan 28 18:46:22 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TBC_Project -c toplevel_e
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/uart_e.vhd
    Info (12023): Found entity 1: uart_ctrl_e File: D:/Personal/VHDL/Customers/sam/src/uart_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/uart_a.vhd
    Info (12022): Found design unit 1: uart_ctrl_e-arch File: D:/Personal/VHDL/Customers/sam/src/uart_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/txd_e.vhd
    Info (12023): Found entity 1: txd_e File: D:/Personal/VHDL/Customers/sam/src/txd_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/txd_a.vhd
    Info (12022): Found design unit 1: txd_e-txd_a File: D:/Personal/VHDL/Customers/sam/src/txd_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/tsc_ctrl_e.vhd
    Info (12023): Found entity 1: tsc_ctrl_e File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/tsc_ctrl_a.vhd
    Info (12022): Found design unit 1: tsc_ctrl_e-tsc_ctrl_a File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/toplevel_e.vhd
    Info (12023): Found entity 1: toplevel_e File: D:/Personal/VHDL/Customers/sam/src/toplevel_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/toplevel_a.vhd
    Info (12022): Found design unit 1: toplevel_e-toplevel_a File: D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/timer_e.vhd
    Info (12023): Found entity 1: timer_e File: D:/Personal/VHDL/Customers/sam/src/timer_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/timer_a.vhd
    Info (12022): Found design unit 1: timer_e-timer_a File: D:/Personal/VHDL/Customers/sam/src/timer_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/mux16_txd_e.vhd
    Info (12023): Found entity 1: mux16_txd_e File: D:/Personal/VHDL/Customers/sam/src/mux16_txd_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/mux16_txd_a.vhd
    Info (12022): Found design unit 1: mux16_txd_e-arch File: D:/Personal/VHDL/Customers/sam/src/mux16_txd_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/mux4x8_e.vhd
    Info (12023): Found entity 1: mux4x8_e File: D:/Personal/VHDL/Customers/sam/src/mux4x8_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/mux4x8_a.vhd
    Info (12022): Found design unit 1: mux4x8_e-arch File: D:/Personal/VHDL/Customers/sam/src/mux4x8_a.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/filter_e.vhd
    Info (12023): Found entity 1: filter_e File: D:/Personal/VHDL/Customers/sam/src/filter_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/filter_a.vhd
    Info (12022): Found design unit 1: filter_e-filter_a File: D:/Personal/VHDL/Customers/sam/src/filter_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/cnt4_e.vhd
    Info (12023): Found entity 1: Cnt4_e File: D:/Personal/VHDL/Customers/sam/src/Cnt4_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/cnt4_a.vhd
    Info (12022): Found design unit 1: Cnt4_e-arch File: D:/Personal/VHDL/Customers/sam/src/Cnt4_a.vhd Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/cnt3_e.vhd
    Info (12023): Found entity 1: Cnt3_e File: D:/Personal/VHDL/Customers/sam/src/Cnt3_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/cnt3_a.vhd
    Info (12022): Found design unit 1: Cnt3_e-arch File: D:/Personal/VHDL/Customers/sam/src/Cnt3_a.vhd Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c60_e.vhd
    Info (12023): Found entity 1: c60_e File: D:/Personal/VHDL/Customers/sam/src/c60_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c60_a.vhd
    Info (12022): Found design unit 1: c60_e-c60_a File: D:/Personal/VHDL/Customers/sam/src/c60_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c24_e.vhd
    Info (12023): Found entity 1: c24_e File: D:/Personal/VHDL/Customers/sam/src/c24_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c24_a.vhd
    Info (12022): Found design unit 1: c24_e-c24_a File: D:/Personal/VHDL/Customers/sam/src/c24_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c12ec_e.vhd
    Info (12023): Found entity 1: c12ec_e File: D:/Personal/VHDL/Customers/sam/src/c12ec_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c12ec_a.vhd
    Info (12022): Found design unit 1: c12ec_e-c12ec_a File: D:/Personal/VHDL/Customers/sam/src/c12ec_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c10ec_e.vhd
    Info (12023): Found entity 1: c10ec_e File: D:/Personal/VHDL/Customers/sam/src/c10ec_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c10ec_a.vhd
    Info (12022): Found design unit 1: c10ec_e-c10ec_a File: D:/Personal/VHDL/Customers/sam/src/c10ec_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/c05ec_e.vhd
    Info (12023): Found entity 1: c05ec_e File: D:/Personal/VHDL/Customers/sam/src/c05ec_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/c05ec_a.vhd
    Info (12022): Found design unit 1: c05ec_e-c05ec_a File: D:/Personal/VHDL/Customers/sam/src/c05ec_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/baudrate_e.vhd
    Info (12023): Found entity 1: baudrate_e File: D:/Personal/VHDL/Customers/sam/src/baudrate_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/baudrate_a.vhd
    Info (12022): Found design unit 1: baudrate_e-baudrate_a File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/ata_ctrl_e.vhd
    Info (12023): Found entity 1: ata_ctrl_e File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/ata_ctrl_a.vhd
    Info (12022): Found design unit 1: ata_ctrl_e-ata_ctrl_a File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /personal/vhdl/customers/sam/src/ascii_conv_e.vhd
    Info (12023): Found entity 1: ascii_conv_e File: D:/Personal/VHDL/Customers/sam/src/ascii_conv_e.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /personal/vhdl/customers/sam/src/ascii_conv_a.vhd
    Info (12022): Found design unit 1: ascii_conv_e-ascii_conv_a File: D:/Personal/VHDL/Customers/sam/src/ascii_conv_a.vhd Line: 5
Info (12127): Elaborating entity "toplevel_e" for the top level hierarchy
Info (12128): Elaborating entity "baudrate_e" for hierarchy "baudrate_e:brd_gen" File: D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd Line: 184
Warning (10036): Verilog HDL or VHDL warning at baudrate_a.vhd(19): object "q1m_s" assigned a value but never read File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at baudrate_a.vhd(19): object "q100k_s" assigned a value but never read File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at baudrate_a.vhd(19): object "q1_2M_s" assigned a value but never read File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at baudrate_a.vhd(19): object "q240k_s" assigned a value but never read File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at baudrate_a.vhd(19): object "q48k_s" assigned a value but never read File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at baudrate_a.vhd(19): object "q10k_s" assigned a value but never read File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at baudrate_a.vhd(19): object "q1k_S" assigned a value but never read File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at baudrate_a.vhd(19): object "q100_s" assigned a value but never read File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at baudrate_a.vhd(19): object "q10_s" assigned a value but never read File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at baudrate_a.vhd(19): object "q9k6_s" assigned a value but never read File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 19
Info (12128): Elaborating entity "c12ec_e" for hierarchy "baudrate_e:brd_gen|c12ec_e:C_1_2MHz_o" File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 24
Info (12128): Elaborating entity "c05ec_e" for hierarchy "baudrate_e:brd_gen|c05ec_e:C_240KHz_l" File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 25
Info (12128): Elaborating entity "c10ec_e" for hierarchy "baudrate_e:brd_gen|c10ec_e:C_1MHz_o" File: D:/Personal/VHDL/Customers/sam/src/baudrate_a.vhd Line: 29
Info (12128): Elaborating entity "timer_e" for hierarchy "timer_e:timer" File: D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd Line: 185
Warning (10036): Verilog HDL or VHDL warning at timer_a.vhd(39): object "p_h_s" assigned a value but never read File: D:/Personal/VHDL/Customers/sam/src/timer_a.vhd Line: 39
Info (12128): Elaborating entity "c60_e" for hierarchy "timer_e:timer|c60_e:s_unit" File: D:/Personal/VHDL/Customers/sam/src/timer_a.vhd Line: 43
Info (12128): Elaborating entity "c24_e" for hierarchy "timer_e:timer|c24_e:h_unit" File: D:/Personal/VHDL/Customers/sam/src/timer_a.vhd Line: 45
Info (12128): Elaborating entity "filter_e" for hierarchy "filter_e:sensor_filter" File: D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd Line: 186
Info (12128): Elaborating entity "tsc_ctrl_e" for hierarchy "tsc_ctrl_e:tea_brew_control" File: D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd Line: 187
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(56): signal "h_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 56
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(57): signal "h_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 57
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(58): signal "m_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 58
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(59): signal "m_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 59
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(60): signal "s_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 60
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(61): signal "s_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 61
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(68): signal "h_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 68
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(69): signal "h_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 69
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(70): signal "m_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 70
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(71): signal "m_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 71
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(72): signal "s_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 72
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(73): signal "s_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 73
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(74): signal "h_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 74
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(75): signal "h_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 75
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(76): signal "m_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 76
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(77): signal "m_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 77
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(78): signal "s_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 78
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(79): signal "s_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 79
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(86): signal "h_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 86
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(87): signal "h_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 87
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(88): signal "m_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 88
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(89): signal "m_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 89
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(90): signal "s_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 90
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(91): signal "s_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 91
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(92): signal "h_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 92
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(93): signal "h_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 93
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(94): signal "m_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 94
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(95): signal "m_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 95
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(96): signal "s_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 96
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(97): signal "s_0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 97
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(99): signal "m0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 99
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(100): signal "m1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 100
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(101): signal "t0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 101
Warning (10492): VHDL Process Statement warning at tsc_ctrl_a.vhd(102): signal "t1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 102
Warning (10631): VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable "h_0_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Warning (10631): VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable "h_1_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Warning (10631): VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable "m_1_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Warning (10631): VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable "m_0_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Warning (10631): VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable "s_1_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Warning (10631): VHDL Process Statement warning at tsc_ctrl_a.vhd(28): inferring latch(es) for signal or variable "s_0_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "s_0_s[0]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "s_0_s[1]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "s_0_s[2]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "s_0_s[3]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "s_1_s[0]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "s_1_s[1]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "s_1_s[2]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "s_1_s[3]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "m_0_s[0]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "m_0_s[1]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "m_0_s[2]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "m_0_s[3]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "m_1_s[0]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "m_1_s[1]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "m_1_s[2]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "m_1_s[3]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "h_1_s[0]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "h_1_s[1]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "h_1_s[2]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "h_1_s[3]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "h_0_s[0]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "h_0_s[1]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "h_0_s[2]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (10041): Inferred latch for "h_0_s[3]" at tsc_ctrl_a.vhd(28) File: D:/Personal/VHDL/Customers/sam/src/tsc_ctrl_a.vhd Line: 28
Info (12128): Elaborating entity "ata_ctrl_e" for hierarchy "ata_ctrl_e:ata_control" File: D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd Line: 192
Warning (10540): VHDL Signal Declaration warning at ata_ctrl_a.vhd(15): used explicit default value for signal "min_1_s" because signal was never assigned a value File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 15
Warning (10540): VHDL Signal Declaration warning at ata_ctrl_a.vhd(16): used explicit default value for signal "min_2_s" because signal was never assigned a value File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 16
Warning (10540): VHDL Signal Declaration warning at ata_ctrl_a.vhd(17): used explicit default value for signal "min_3_s" because signal was never assigned a value File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at ata_ctrl_a.vhd(18): used explicit default value for signal "min_4_s" because signal was never assigned a value File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at ata_ctrl_a.vhd(19): used explicit default value for signal "min_5_s" because signal was never assigned a value File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at ata_ctrl_a.vhd(20): used explicit default value for signal "min_9_s" because signal was never assigned a value File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 20
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(114): signal "h_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 114
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(115): signal "h_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 115
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(116): signal "m_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 116
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(117): signal "m_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 117
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(118): signal "s_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 118
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(119): signal "s_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 119
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(131): signal "h_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 131
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(132): signal "h_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 132
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(133): signal "m_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 133
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(133): signal "min_2_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 133
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(134): signal "m_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 134
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(135): signal "s_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 135
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(136): signal "s_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 136
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(148): signal "h_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 148
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(149): signal "h_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 149
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(150): signal "m_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 150
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(150): signal "min_3_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 150
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(151): signal "m_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 151
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(152): signal "s_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 152
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(153): signal "s_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 153
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(165): signal "h_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 165
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(166): signal "h_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 166
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(167): signal "m_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 167
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(167): signal "min_4_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 167
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(168): signal "m_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 168
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(169): signal "s_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 169
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(170): signal "s_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 170
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(182): signal "h_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 182
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(183): signal "h_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 183
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(184): signal "m_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 184
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(184): signal "min_5_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 184
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(185): signal "m_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 185
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(186): signal "s_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 186
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(187): signal "s_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 187
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(199): signal "h_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 199
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(200): signal "h_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 200
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(201): signal "et_m1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 201
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(201): signal "min_9_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 201
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(201): signal "min_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 201
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(202): signal "et_m0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 202
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(202): signal "min_1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 202
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(203): signal "s_1_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 203
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(204): signal "s_0_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 204
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(210): signal "et_h0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 210
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(211): signal "et_h1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 211
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(212): signal "et_m1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 212
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(213): signal "et_m0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 213
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(214): signal "et_s1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 214
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(215): signal "et_s0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 215
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(216): signal "et_h0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 216
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(217): signal "et_h1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 217
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(218): signal "et_m1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 218
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(219): signal "et_m0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 219
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(220): signal "et_s1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 220
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(221): signal "et_s0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 221
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(224): signal "clk_1k_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 224
Warning (10492): VHDL Process Statement warning at ata_ctrl_a.vhd(225): signal "sec_q_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 225
Warning (10631): VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable "et_h0_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Warning (10631): VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable "et_h1_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Warning (10631): VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable "et_m0_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Warning (10631): VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable "et_m1_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Warning (10631): VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable "et_s0_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Warning (10631): VHDL Process Statement warning at ata_ctrl_a.vhd(87): inferring latch(es) for signal or variable "et_s1_s", which holds its previous value in one or more paths through the process File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_s1_s[0]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_s1_s[1]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_s1_s[2]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_s1_s[3]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_s0_s[0]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_s0_s[1]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_s0_s[2]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_s0_s[3]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_m1_s[0]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_m1_s[1]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_m1_s[2]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_m1_s[3]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_m0_s[0]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_m0_s[1]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_m0_s[2]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_m0_s[3]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_h1_s[0]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_h1_s[1]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_h1_s[2]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_h1_s[3]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_h0_s[0]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_h0_s[1]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_h0_s[2]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (10041): Inferred latch for "et_h0_s[3]" at ata_ctrl_a.vhd(87) File: D:/Personal/VHDL/Customers/sam/src/ata_ctrl_a.vhd Line: 87
Info (12128): Elaborating entity "ascii_conv_e" for hierarchy "ascii_conv_e:ascii_conv" File: D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd Line: 199
Info (12128): Elaborating entity "txd_e" for hierarchy "txd_e:txd_control" File: D:/Personal/VHDL/Customers/sam/src/toplevel_a.vhd Line: 207
Info (12128): Elaborating entity "mux4x8_e" for hierarchy "txd_e:txd_control|mux4x8_e:uu1" File: D:/Personal/VHDL/Customers/sam/src/txd_a.vhd Line: 64
Info (12128): Elaborating entity "mux16_txd_e" for hierarchy "txd_e:txd_control|mux16_txd_e:uu2" File: D:/Personal/VHDL/Customers/sam/src/txd_a.vhd Line: 66
Info (12128): Elaborating entity "uart_ctrl_e" for hierarchy "txd_e:txd_control|uart_ctrl_e:uu3" File: D:/Personal/VHDL/Customers/sam/src/txd_a.vhd Line: 67
Info (12128): Elaborating entity "Cnt4_e" for hierarchy "txd_e:txd_control|Cnt4_e:uu5" File: D:/Personal/VHDL/Customers/sam/src/txd_a.vhd Line: 69
Warning (10492): VHDL Process Statement warning at Cnt4_a.vhd(26): signal "cl_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/Cnt4_a.vhd Line: 26
Info (12128): Elaborating entity "Cnt3_e" for hierarchy "txd_e:txd_control|Cnt3_e:uu6" File: D:/Personal/VHDL/Customers/sam/src/txd_a.vhd Line: 71
Warning (10492): VHDL Process Statement warning at Cnt3_a.vhd(22): signal "cl_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Personal/VHDL/Customers/sam/src/Cnt3_a.vhd Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 570 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 552 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings
    Info: Peak virtual memory: 4793 megabytes
    Info: Processing ended: Fri Jan 28 18:46:37 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:25


