<?xml version="1.0" encoding="UTF-8"?>
<questel-patent-document lang="en" date-produced="20180805" produced-by="Questel" schema-version="3.23" file="US06184543B2.xml">
  <bibliographic-data lang="en">
    <publication-reference publ-desc="Granted patent as second publication">
      <document-id>
        <country>US</country>
        <doc-number>06184543</doc-number>
        <kind>B2</kind>
        <date>20010206</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>US6184543</doc-number>
      </document-id>
    </publication-reference>
    <original-publication-kind>B2</original-publication-kind>
    <application-reference is-representative="YES" family-id="14846772" extended-family-id="28439036">
      <document-id>
        <country>US</country>
        <doc-number>09067006</doc-number>
        <kind>A</kind>
        <date>19980427</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>1998US-09067006</doc-number>
      </document-id>
      <document-id data-format="questel_Uid">
        <doc-number>29094428</doc-number>
      </document-id>
    </application-reference>
    <language-of-filing>en</language-of-filing>
    <language-of-publication>en</language-of-publication>
    <priority-claims>
      <priority-claim kind="national" sequence="1">
        <country>JP</country>
        <doc-number>12287497</doc-number>
        <kind>A</kind>
        <date>19970428</date>
        <priority-active-indicator>Y</priority-active-indicator>
      </priority-claim>
      <priority-claim data-format="questel" sequence="1">
        <doc-number>1997JP-0122874</doc-number>
      </priority-claim>
    </priority-claims>
    <dates-of-public-availability>
      <publication-of-grant-date>
        <date>20010206</date>
      </publication-of-grant-date>
    </dates-of-public-availability>
    <classifications-ipcr>
      <classification-ipcr sequence="1">
        <text>G02B   6/00        20060101AFI20051220RMJP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>G</section>
        <class>02</class>
        <subclass>B</subclass>
        <main-group>6</main-group>
        <subgroup>00</subgroup>
        <symbol-position>F</symbol-position>
        <classification-value>I</classification-value>
        <generating-office>
          <country>JP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051220</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="2">
        <text>G02B   6/42        20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>G</section>
        <class>02</class>
        <subclass>B</subclass>
        <main-group>6</main-group>
        <subgroup>42</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="3">
        <text>H01L  21/52        20060101ALI20051220RMJP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>52</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <generating-office>
          <country>JP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051220</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="4">
        <text>H01L  27/14        20060101ALI20051220RMJP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>27</main-group>
        <subgroup>14</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <generating-office>
          <country>JP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051220</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="5">
        <text>H01L  27/15        20060101ALI20051220RMJP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>27</main-group>
        <subgroup>15</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <generating-office>
          <country>JP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051220</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="6">
        <text>H01L  31/02        20060101ALI20051220RMJP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>31</main-group>
        <subgroup>02</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <generating-office>
          <country>JP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051220</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="7">
        <text>H01L  33/20        20100101A I20100515RMEP</text>
        <ipc-version-indicator>
          <date>20100101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>33</main-group>
        <subgroup>20</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20100515</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="8">
        <text>H01L  33/30        20100101ALI20091215RHJP</text>
        <ipc-version-indicator>
          <date>20100101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>33</main-group>
        <subgroup>30</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <generating-office>
          <country>JP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20091215</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="9">
        <text>H01L  33/62        20100101ALI20091215RHJP</text>
        <ipc-version-indicator>
          <date>20100101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>33</main-group>
        <subgroup>62</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <generating-office>
          <country>JP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20091215</date>
        </action-date>
      </classification-ipcr>
    </classifications-ipcr>
    <classification-national>
      <country>US</country>
      <main-classification>
        <text>257098000</text>
        <class>257</class>
        <subclass>098000</subclass>
      </main-classification>
      <further-classification sequence="1">
        <text>257099000</text>
        <class>257</class>
        <subclass>099000</subclass>
      </further-classification>
    </classification-national>
    <patent-classifications>
      <patent-classification sequence="1">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-033/20</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>33</main-group>
        <subgroup>20</subgroup>
        <symbol-position>F</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20131002</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="2">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>G02B-006/4224</classification-symbol>
        <section>G</section>
        <class>02</class>
        <subclass>B</subclass>
        <main-group>6</main-group>
        <subgroup>4224</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20131002</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="3">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>G02B-006/423</classification-symbol>
        <section>G</section>
        <class>02</class>
        <subclass>B</subclass>
        <main-group>6</main-group>
        <subgroup>423</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20131002</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="4">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>G02B-006/4243</classification-symbol>
        <section>G</section>
        <class>02</class>
        <subclass>B</subclass>
        <main-group>6</main-group>
        <subgroup>4243</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20161130</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="5">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>G02B-006/4245</classification-symbol>
        <section>G</section>
        <class>02</class>
        <subclass>B</subclass>
        <main-group>6</main-group>
        <subgroup>4245</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20161130</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="6">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-2224/48091</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>2224</main-group>
        <subgroup>48091</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130919</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="7">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-2224/48227</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>2224</main-group>
        <subgroup>48227</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130919</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="8">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-2224/78301</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>2224</main-group>
        <subgroup>78301</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130919</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="9">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-2224/85181</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>2224</main-group>
        <subgroup>85181</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130919</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="10">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-2924/30107</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>2924</main-group>
        <subgroup>30107</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20140808</date>
        </action-date>
      </patent-classification>
      <combination-set sequence="11">
        <group-number>1</group-number>
        <combination-rank>
          <rank-number>1</rank-number>
          <patent-classification>
            <classification-scheme office="EP" scheme="CPC">
              <date>20130101</date>
            </classification-scheme>
            <classification-symbol>H01L-2224/78301</classification-symbol>
            <section>H</section>
            <class>01</class>
            <subclass>L</subclass>
            <main-group>2224</main-group>
            <subgroup>78301</subgroup>
            <symbol-position>L</symbol-position>
            <classification-value>A</classification-value>
            <classification-status>B</classification-status>
            <classification-data-source>H</classification-data-source>
            <action-date>
              <date>20130919</date>
            </action-date>
          </patent-classification>
        </combination-rank>
        <combination-rank>
          <rank-number>2</rank-number>
          <patent-classification>
            <classification-scheme office="EP" scheme="CPC">
              <date>20130101</date>
            </classification-scheme>
            <classification-symbol>H01L-2924/00014</classification-symbol>
            <section>H</section>
            <class>01</class>
            <subclass>L</subclass>
            <main-group>2924</main-group>
            <subgroup>00014</subgroup>
            <symbol-position>L</symbol-position>
            <classification-value>A</classification-value>
            <classification-status>B</classification-status>
            <classification-data-source>H</classification-data-source>
            <action-date>
              <date>20130919</date>
            </action-date>
          </patent-classification>
        </combination-rank>
      </combination-set>
      <combination-set sequence="12">
        <group-number>2</group-number>
        <combination-rank>
          <rank-number>1</rank-number>
          <patent-classification>
            <classification-scheme office="EP" scheme="CPC">
              <date>20130101</date>
            </classification-scheme>
            <classification-symbol>H01L-2224/48091</classification-symbol>
            <section>H</section>
            <class>01</class>
            <subclass>L</subclass>
            <main-group>2224</main-group>
            <subgroup>48091</subgroup>
            <symbol-position>L</symbol-position>
            <classification-value>A</classification-value>
            <classification-status>B</classification-status>
            <classification-data-source>H</classification-data-source>
            <action-date>
              <date>20130919</date>
            </action-date>
          </patent-classification>
        </combination-rank>
        <combination-rank>
          <rank-number>2</rank-number>
          <patent-classification>
            <classification-scheme office="EP" scheme="CPC">
              <date>20130101</date>
            </classification-scheme>
            <classification-symbol>H01L-2924/00014</classification-symbol>
            <section>H</section>
            <class>01</class>
            <subclass>L</subclass>
            <main-group>2924</main-group>
            <subgroup>00014</subgroup>
            <symbol-position>L</symbol-position>
            <classification-value>A</classification-value>
            <classification-status>B</classification-status>
            <classification-data-source>H</classification-data-source>
            <action-date>
              <date>20130919</date>
            </action-date>
          </patent-classification>
        </combination-rank>
      </combination-set>
      <combination-set sequence="13">
        <group-number>3</group-number>
        <combination-rank>
          <rank-number>1</rank-number>
          <patent-classification>
            <classification-scheme office="EP" scheme="CPC">
              <date>20130101</date>
            </classification-scheme>
            <classification-symbol>H01L-2924/30107</classification-symbol>
            <section>H</section>
            <class>01</class>
            <subclass>L</subclass>
            <main-group>2924</main-group>
            <subgroup>30107</subgroup>
            <symbol-position>L</symbol-position>
            <classification-value>A</classification-value>
            <classification-status>B</classification-status>
            <classification-data-source>H</classification-data-source>
            <action-date>
              <date>20140808</date>
            </action-date>
          </patent-classification>
        </combination-rank>
        <combination-rank>
          <rank-number>2</rank-number>
          <patent-classification>
            <classification-scheme office="EP" scheme="CPC">
              <date>20130101</date>
            </classification-scheme>
            <classification-symbol>H01L-2924/00</classification-symbol>
            <section>H</section>
            <class>01</class>
            <subclass>L</subclass>
            <main-group>2924</main-group>
            <subgroup>00</subgroup>
            <symbol-position>L</symbol-position>
            <classification-value>A</classification-value>
            <classification-status>B</classification-status>
            <classification-data-source>H</classification-data-source>
            <action-date>
              <date>20140808</date>
            </action-date>
          </patent-classification>
        </combination-rank>
      </combination-set>
    </patent-classifications>
    <number-of-claims>20</number-of-claims>
    <exemplary-claim>1</exemplary-claim>
    <figures>
      <number-of-drawing-sheets>2</number-of-drawing-sheets>
      <number-of-figures>11</number-of-figures>
      <image-key data-format="questel">US6184543</image-key>
    </figures>
    <invention-title format="original" lang="en" id="title_en">Optical semiconductor device and method for fabricating the same</invention-title>
    <references-cited>
      <citation srep-phase="examiner">
        <patcit num="1">
          <text>BLONDER GREG E, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>4897711</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4897711</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="2">
          <text>STEIN KARL-ULRICH</text>
          <document-id>
            <country>US</country>
            <doc-number>4989935</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4989935</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="3">
          <text>FURUYAMA HIDETO, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5412748</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5412748</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="4">
          <text>SAKAINO GO, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5909523</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5909523</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="5">
          <text>MATSUSHITA ELECTRIC IND CO LTD</text>
          <document-id>
            <country>JP</country>
            <doc-number>S6213088</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP62013088</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="6">
          <text>WACKER CHEMIE GMBH</text>
          <document-id>
            <country>JP</country>
            <doc-number>S6375063</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP63075063</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="7">
          <text>FUJITSU LTD</text>
          <document-id>
            <country>JP</country>
            <doc-number>H01130112</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP01130112</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="8">
          <text>FUJITSU LTD</text>
          <document-id>
            <country>JP</country>
            <doc-number>H04102810</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP04102810</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="9">
          <text>NEC CORP</text>
          <document-id>
            <country>JP</country>
            <doc-number>H0743542</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>JP07043542</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <nplcit num="1">
          <text>K. Yamauchi et al., "A Surface Mountable Optical Module for Subcriber Network", Proceedings of The 1996IEICE General Conference, Electronics-1, SC2-7, pp. 442-443, Mar. 38-31, 1996.</text>
        </nplcit>
      </citation>
    </references-cited>
    <parties>
      <applicants>
        <applicant data-format="original" app-type="applicant" sequence="1">
          <addressbook lang="en">
            <orgname>NEC Corporation</orgname>
            <address>
              <address-1>Tokyo, JP</address-1>
              <city>Tokyo</city>
              <country>JP</country>
            </address>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </applicant>
        <applicant data-format="questel" app-type="applicant" sequence="2">
          <addressbook lang="en">
            <orgname>NEC</orgname>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </applicant>
      </applicants>
      <inventors>
        <inventor data-format="original" sequence="1">
          <addressbook lang="en">
            <name>Kawatani, Atsuhiro</name>
            <address>
              <address-1>Tokyo, JP</address-1>
              <city>Tokyo</city>
              <country>JP</country>
            </address>
          </addressbook>
          <nationality>
            <country>JP</country>
          </nationality>
        </inventor>
      </inventors>
      <agents>
        <agent sequence="1" rep-type="agent">
          <addressbook lang="en">
            <orgname>McGinn &amp; Gibb, PLLC</orgname>
          </addressbook>
        </agent>
      </agents>
    </parties>
    <examiners>
      <primary-examiner>
        <name>Thomas, Tom</name>
      </primary-examiner>
    </examiners>
    <lgst-data>
      <lgst-status>LAPSED</lgst-status>
    </lgst-data>
  </bibliographic-data>
  <abstract format="original" lang="en" id="abstr_en">
    <p id="P-EN-00001" num="00001">
      <br/>
      Disclosed is an optical semiconductor device which has: an optical semiconductor element; and a semiconductor element region provided as a peripheral circuit for the optical semiconductor element; wherein the optical semiconductor element is mounted on a semiconductor substrate that includes the semiconductor element region.
    </p>
  </abstract>
  <description format="original" lang="en" id="desc_en">
    <heading>FIELD OF THE INVENTION</heading>
    <p num="1">This invention relates to an optical semiconductor device for optical communications, and, more particularly to, the mount structure of an optical semiconductor device, and relates to a method for fabricating the optical semiconductor device.</p>
    <heading>BACKGROUND OF THE INVENTION</heading>
    <p num="2">
      An example of the conventional mount structure of an optical semiconductor device is reported in K. Yamauchi et al., "A Surface Mountable Optical Module for Subscriber Network", Proceedings of the 1996 IEICE General Conference, Electronics-1, SC-2-7, pp.442-443(1996).
      <br/>
      In this example, an optical semiconductor element (PD element) and a semiconductor element (preamplifier) are mounted as pair chips so as to provide the minimization and to enhance the function and productivity.
    </p>
    <p num="3">
      However, in the conventional optical semiconductor device, the substrate to mount the optical semiconductor element is mounted being separated from the semiconductor element substrate to drive the optical semiconductor element.
      <br/>
      Therefore, a clearance to insert a mounting jig when mounting the substrates is required, thereby increasing the entire size of the optical semiconductor device.
      <br/>
      Also, the bonding wire to connect between the substrates must be lengthened that much, thereby increasing the wire inductance and thus preventing the device from operating at a higher speed.
      <br/>
      Further, due to the separated structure, the number of parts must be increased and the productivity must be lowered.
    </p>
    <heading>SUMMARY OF THE INVENTION</heading>
    <p num="4">Accordingly, it is an object of the invention to provide an optical semiconductor device that is further minimized and has an enhanced operation speed and productivity.</p>
    <p num="5">It is a further object of the invention to provide a method for fabricating an optical semiconductor device that is further minimized and has an enhanced operation speed and productivity.</p>
    <p num="6">According to the invention, an optical semiconductor device, comprising:</p>
    <p num="7">an optical semiconductor element; and</p>
    <p num="8">a semiconductor element region provided as a peripheral circuit for the optical semiconductor element;</p>
    <p num="9">wherein the optical semiconductor element is mounted on a semiconductor substrate that includes the semiconductor element region.</p>
    <p num="10">According to another aspect of the invention, a method for fabricating an optical semiconductor device, comprising the steps of:</p>
    <p num="11">depositing metal thin film on a silicon substrate where a semiconductor element region provided as a peripheral circuit for an optical semiconductor element is in advance formed by using a silicon semiconductor process;</p>
    <p num="12">further coating it with photoresist film;</p>
    <p num="13">conducting its exposure and development to expose the metal thin film at parts where to form a mark for positioning the optical semiconductor element and a V-groove for holding an optical fiber;</p>
    <p num="14">removing the exposed metal thin film by etching to expose the silicon substrate;</p>
    <p num="15">conducting anisotropic etching to the exposed silicon substrate to form the V-groove for holding the optical fiber; and</p>
    <p num="16">mounting the optical semiconductor element on the silicon substrate by using the positioning mark.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading>
    <p num="17">
      The invention will be explained in more detail in conjunction with the appended drawings, wherein:
      <br/>
      FIG. 1 is a perspective view showing a conventional optical semiconductor device,
      <br/>
      FIG. 2 is a perspective view showing an optical semiconductor device in a first preferred embodiment according to the invention,
      <br/>
      FIGS. 3A to 3H are cross sectional views showing a method for fabricating the optical semiconductor device in FIG. 2, and
      <br/>
      FIG. 4 is a perspective view showing an optical semiconductor device in a second preferred embodiment according to the invention.
    </p>
    <heading>DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading>
    <p num="18">Before explaining a semiconductor optical modulator in the preferred embodiments, the aforementioned conventional optical switch will be explained in FIG. 1.</p>
    <p num="19">
      FIG. 1 is a perspective view showing the mount structure of a conventional optical semiconductor device.
      <br/>
      Referring to FIG. 1, a V-groove 12 is formed on a substrate 6 on which an optical semiconductor element 2 is mounted.
      <br/>
      By holding an optical fiber (not shown) in the V-groove 12, the optical fiber and the optical semiconductor element 2 can be optically connected.
      <br/>
      A semiconductor element 5 for driving the optical semiconductor element 2 is disposed adjacent to the substrate 6 on the opposite side of the V-groove 12 and is electrically connected with the optical semiconductor element 2 through a bonding wire 3.
    </p>
    <p num="20">Next, an optical semiconductor device in the first preferred embodiment will be explained in FIG. 2, wherein like parts are indicated by like reference numerals as used in FIG. 1.</p>
    <p num="21">
      As shown, a semiconductor element region 11 for driving an optical semiconductor element 2 is formed on a silicon substrate 1 by a semiconductor fabrication process described later.
      <br/>
      Also, a V-groove 12 is formed at a place where an optical fiber to be held thereinto connects optically with the optical semiconductor element 2 on the silicon substrate 1.
    </p>
    <p num="22">
      The V-groove 12 is designed so that part of the optical fiber can be dropped thereinto by a little less than half the diameter of the optical fiber under the surface of the silicon substrate 1.
      <br/>
      Thereby, the height of the core of the optical fiber above the surface of the silicon substrate 1 can correspond to the height of the light-emitting part of the optical semiconductor element 2 when holding the optical fiber thereinto.
    </p>
    <p num="23">The silicon substrate 1 can be fabricated with the semiconductor element region 11 for driving the optical semiconductor element 2 by a series of steps in the semiconductor fabrication process, while the V-groove 12 can be easily and precisely formed by anisotropic etching on the silicon substrate 1.</p>
    <p num="24">
      The optical semiconductor element 2 is fixed on the silicon substrate 1.
      <br/>
      On the surface of the silicon substrate 1, there are formed metal thin film 13 for blocking infrared rays except the V-groove 12 and a circle mark (not shown) for positioning the optical semiconductor element 2.
      <br/>
      Also, on the optical semiconductor element 2, there is formed circular thin film for blocking infrared rays with a diameter less than that of the circle mark at a region corresponding to the circle mark.
      <br/>
      In mounting the optical semiconductor element 2 on the silicon substrate 1, a contour figure formed by the boundary of the circle mark on the silicon substrate 1 and a contour figure formed by the boundary of the circular thin film formed on the mount surface of the optical semiconductor element 2 are detected by projecting infrared rays on them.
      <br/>
      Then, the positioning of the optical semiconductor element 2 on the silicon substrate 1 is conducted by overlapping both the detected contour figures, thereby detecting a doughnut-like infrared ring.
    </p>
    <p num="25">
      thus, by detecting the relative position between the contour figure on the silicon substrate 1 and the contour figure on the optical semiconductor element 2, they can be positioned without requiring the light-emitting of the optical semiconductor element 2, then joined to each other.
      <br/>
      Meanwhile, the above-mentioned contour figures are not limited to circles and can be the other proper shapes.
      <br/>
      The forming of thin film and the patterning of the mark can be easily and precisely by depositing metal film and then conducting its photolithography.
    </p>
    <p num="26">
      Meanwhile, silicon or compound materials used to form the optical semiconductor element, such as InGaAs and InP have the property that infrared rays are transmitted through.
      <br/>
      Therefore, by using an infrared-blocking material such as metal to form the thin film on the mount surface of the optical semiconductor element 2, the contour figures for positioning can be detected by projecting infrared rays onto the upper surface of the optical semiconductor element 2 or onto the lower surface of the silicon substrate 1.
    </p>
    <p num="27">
      The optical semiconductor element 2 is electrically connected through the bonding wire 3 with the semiconductor element region 11 for driving the optical semiconductor element 2 to be formed next to the optical semiconductor element 2 on the silicon substrate 1.
      <br/>
      The electrical connection between the optional semiconductor element 2 and the semiconductor element region 11 can be conducted by flip chip bonding that joins the electrode pad of the optical semiconductor element 2 to the electrode pad of the semiconductor element region, other than by using the bonding wire.
    </p>
    <p num="28">The optical semiconductor device of the invention may be provided with both light-emitting and light-receiving functions by using e.g., and end-face-incidence type light-receiving element as the optical semiconductor element 2 in place of the light-emitting element and further using a semiconductor element region for peripheral circuit, such as for amplification or detection, other than the semiconductor element region for driving the optical semiconductor element 2.</p>
    <p num="29">
      Next, referring to FIGS. 3A to 3H, the fabrication process of the optical semiconductor device in the first embodiment will be explained.
      <br/>
      The semiconductor element region 11 for driving the optical semiconductor element 2 is in advance formed by silicon semiconductor process on the silicon substrate 1 (FIG. 3A).
      <br/>
      Then, metal thin film is deposited on the silicon substrate 1, and then resist 4 for patterning by photolithography and for protecting the semiconductor element region 11 is coated thereon (FIG. 3B).
      <br/>
      Then, by conducting the exposure and development, metal film regions corresponding to the mark for positioning the optical semiconductor element 2 and the V-groove 12 for holding the optical fiber are exposed (FIG. 3C).
      <br/>
      Then, the exposed metal film regions are removed by conducting the etching process, and then the V-groove 12 is formed by isotropic etching on the silicon substrate 1 (FIG. 3D).
    </p>
    <p num="30">
      Then, after removing the resist 4, the optical semiconductor element 2 is mounted on the silicon substrate 1 while positioning by using the above-mentioned technique (FIGS. 3E, 3F).
      <br/>
      After mounting, the electrode of the optical semiconductor element 2 is connected through the bonding wire to the semiconductor element region 11 (FIGS. 3G, 3H).
      <br/>
      The other wiring (+ or -) is connected through the electrode formed in the mounting on the substrate.
    </p>
    <p num="31">
      An optical semiconductor device in the second preferred embodiment will be explained in FIG. 4.
      <br/>
      In the second embodiment, the optical semiconductor element 2 is mounted on the semiconductor element region 11 for driving the optical semiconductor element 2.
      <br/>
      The electrode pad of the semiconductor element region 11 is formed nearly as big as the electrode of the optical semiconductor element 2, so that the optical semiconductor element 2 can be directly mounted and electrically connected to the semiconductor element region 11.
      <br/>
      The mark for positioning can be formed simultaneously when the electrode pad is formed.
      <br/>
      Alternatively, the positioning mark may be formed together with the pattern for the V-groove 12 by forming metal thin film 13 also at a region to mount the optical semiconductor element 2 except at the region where the electrode pad is formed of the semiconductor element region 11 and then conducting the exposure and development process and the etching process as described in the first embodiment.
      <br/>
      Thereby, the positioning precision between the V-groove 12 and the optical semiconductor element 2 can be enhanced.
    </p>
    <p num="32">In the second embodiment, the interconnection length can be further shortened, thereby minimizing the entire device size, increasing the operation speed and enhancing the productivity due to removing the wiring process of bonding wire.</p>
    <p num="33">A specific example of the optical semiconductor device in the first embodiment will be explained below.</p>
    <p num="34">
      As shown in FIG. 2, the semiconductor element region 11 for driving the optical semiconductor element 2 is in advance formed by silicon semiconductor process on the silicon substrate 1.
      <br/>
      The optical semiconductor element 2 is mounted with the junction to face on the front surface of the substrate next to the semiconductor element region 11.
      <br/>
      As the optical semiconductor element 2, a 1.31  MU m optical semiconductor laser of InGaAsP--system compound is used and the chip size is about 300 square  MU m.
    </p>
    <p num="35">
      The silicon substrate 1 is of silicon and has two circle marks formed on the surface by removing the metal thin film so as to detect the position to mount the optical semiconductor element 2, i.e., the position where the optical semiconductor element 2 is to connect optically with an optical fiber to be held in the V-groove 12 when the optical semiconductor element 2 is mounted on the silicon substrate 1.
      <br/>
      The metal thin film is of CrPtAu, and the circle marks have a diameter of 30  MU m and are laterally disposed with an interval of 200  MU m. Also, two circular thin films with a diameter a litter less than that of the circle mark are formed on the mount face of the optical semiconductor element 2.
    </p>
    <p num="36">the positioning of the optical semiconductor element 2 to the silicon substrate 1 is conducted by projecting infrared rays from a position over the optical semiconductor element 2, detecting a doughnut-like transmitting-light ring to be formed by the circle marks on the silicon substrate 1 and the thin films on the optical semiconductor element 2 at a position under the back surface of the silicon substrate 1.</p>
    <p num="37">
      On the other hand, the V-groove 12 to hold the optical fiber is formed by anisotropic etching on a line equidistant from the two circle marks on the silicon substrate 1.
      <br/>
      The anisotropic etching to silicon is generally conducted by patterning a non-etched region with metal film by using photolithography technique, dipping it into an etching solution while using this pattern as an etching mask.
    </p>
    <p num="38">
      This mask and the circle marks can be formed using the same metal thin film so as to conduct in common the processes for them.
      <br/>
      Thereby, the process can be simplified.
      <br/>
      Moreover, the positioning precision can be greatly enhanced since the relative positioning precision between the V-groove 12 and the circle marks depends upon only the precision of the photolithography mask to be patterned.
    </p>
    <p num="39">
      The opening width and the depth of the V-groove 12 are set so that, when the optical fiber is disposed into the V-groove 12, the core height from the surface of the silicon substrate 1 can correspond to the height of the light-emitting part of the optical semiconductor element 2.
      <br/>
      Also, the positions of the circle marks and the center-line position of the V-groove 12 are preset by patterning so that the optical axis of the optical semiconductor element 2 can correspond to that of the optical fiber when the optical semiconductor element 2 is mounted.
      <br/>
      For example, the height of the light-emitting part of the optical semiconductor element 2 when the optical semiconductor element 2 is mounted on the silicon substrate 1 is set to be 5  MU m from the surface of the substrate 1.
      <br/>
      To regulate the core height of the optical fiber with a diameter of 125  MU m to the height of the light-emitting part, the opening width and the depth of the V-groove 12 are set to be 142  MU m and 80  MU m, respectively.
    </p>
    <p num="40">Furthermore, the electrode of the upper surface of the optical semiconductor element 2 is connected through the binding wire 3 with the electrode of the semiconductor element region 11 for driving the optical semiconductor element 2.</p>
    <p num="41">Although the invention has been described with respect to specific embodiment for complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modification and alternative constructions that may be occurred to one skilled in the art which fairly fall within the basic teaching here is set forth.</p>
  </description>
  <claims format="original" lang="en" id="claim_en">
    <claim num="1">
      <claim-text>What is claimed is:</claim-text>
      <claim-text>1.</claim-text>
      <claim-text>An optical semiconductor device, comprising:</claim-text>
      <claim-text>a continuous semiconductor substrate having an optical element region and a semiconductor element region; an optical semiconductor element positioned over said optical element region; a peripheral circuit for said optical semiconductor element positioned over said semiconductor element region; a V-notch within said optical element region;</claim-text>
      <claim-text>and a metal film which extends over all of said optical element region except in said V-groove and under said optical semiconductor element.</claim-text>
    </claim>
    <claim num="2">
      <claim-text>2. An optical semiconductor device, according to claim 1, wherein: said optical semiconductor element is directly mounted on said semiconductor element region.</claim-text>
    </claim>
    <claim num="3">
      <claim-text>3. An optical semiconductor device, according to claim 1, wherein: said V-groove is adapted to hold an optical fiber to be optically connected with said optical semiconductor element.</claim-text>
    </claim>
    <claim num="4">
      <claim-text>4. An optical semiconductor device, according to claim 2, wherein: said V-groove is adjusted to hold an optical fiber to be optically connected with said optical semiconductor element.</claim-text>
    </claim>
    <claim num="5">
      <claim-text>5. An optical semiconductor device, according to claim 1, wherein: said semiconductor substrate comprises a silicon substrate.</claim-text>
    </claim>
    <claim num="6">
      <claim-text>6. An optical semiconductor device, according to claim 2, wherein: said semiconductor substrate comprises a silicon substrate.</claim-text>
    </claim>
    <claim num="7">
      <claim-text>7. An optical semiconductor device, according to claim 3, wherein: said semiconductor substrate comprises a silicon substrate.</claim-text>
    </claim>
    <claim num="8">
      <claim-text>8. An optical semiconductor device, according to claim 1, wherein: said optical semiconductor element comprises a light-emitting element, and said semiconductor element region is provided with a semiconductor element for driving said light-emitting element.</claim-text>
    </claim>
    <claim num="9">
      <claim-text>9. An optical semiconductor device, according to claim 2, wherein: said optical semiconductor element comprises a light-emitting element, and said semiconductor element region is provided with a semiconductor element for driving said light-emitting element.</claim-text>
    </claim>
    <claim num="10">
      <claim-text>10. An optical semiconductor device, according to claim 5, wherein: said optical semiconductor element comprises a light-emitting element, and said semiconductor element region is provided with a semiconductor element for driving said light-emitting element.</claim-text>
    </claim>
    <claim num="11">
      <claim-text>11. An optical semiconductor device, according to claim 5, wherein: said optical semiconductor element comprises a light-emitting element, and said semiconductor element region is provided with a semiconductor element for driving said light-emitting element.</claim-text>
    </claim>
    <claim num="12">
      <claim-text>12. An optical semiconductor device, according to claim 8, wherein: said optical semiconductor element comprises a light-emitting element, and said semiconductor element region is provided with a semiconductor element for driving said light-emitting element.</claim-text>
    </claim>
    <claim num="13">
      <claim-text>13. An optical semiconductor device according to claim 3, wherein said V-groove is adapted to receive less than half of said optical fiber, whereby a height of a core of said optical fiber above said surface of said substrate corresponds to a light-emitting portion of said optical semiconductor element.</claim-text>
    </claim>
    <claim num="14">
      <claim-text>14. An optical semiconductor device according to claim 13, further comprising a mark provided on said substrate for positioning said optical semiconductor element.</claim-text>
    </claim>
    <claim num="15">
      <claim-text>15. An optical semiconductor device, comprising: a continuous semiconductor substrate having an optical element region and a semiconductor element region; an optical semiconductor element provided for one of light receiving and light emitting positioned over said optical element region; a peripheral circuit for one of manipulating a signal from said optical semiconductor element and manipulating a signal for said optical semiconductor element; a V-notch within said optical element region;</claim-text>
      <claim-text>and a metal film which extends over all of said optical element region except in said V-groove and under said optical semiconductor element.</claim-text>
    </claim>
    <claim num="16">
      <claim-text>16. An optical semiconductor device, according to claim 15, wherein: said optical semiconductor element is directly mounted on said semiconductor element region.</claim-text>
    </claim>
    <claim num="17">
      <claim-text>17. An optical semiconductor device, according to claim 15, wherein: said semiconductor substrate includes a V-groove to hold an optical fiber to be optically connected with said optical semiconductor element.</claim-text>
    </claim>
    <claim num="18">
      <claim-text>18. An optical semiconductor device according to claim 17, wherein said V-groove is adapted to receive less than half of said optical fiber, whereby a height of a core of said optical fiber above said surface of said substrate corresponds to a light-emitting portion of said optical semiconductor element.</claim-text>
    </claim>
    <claim num="19">
      <claim-text>19. An optical semiconductor device, according to claim 15, wherein: said optical semiconductor element comprises a light emitting element, and said semiconductor element region is provided with a semiconductor element for driving said light emitting element.</claim-text>
    </claim>
    <claim num="20">
      <claim-text>20. An optical semiconductor device according to claim 19, further comprising marks provided on said substrate for positioning said optical semiconductor element.</claim-text>
    </claim>
  </claims>
</questel-patent-document>