==34706== Cachegrind, a cache and branch-prediction profiler
==34706== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==34706== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==34706== Command: ./tracking .
==34706== 
--34706-- warning: L3 cache found, using its data for the LL simulation.
--34706-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--34706-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==34706== brk segment overflow in thread #1: can't grow to 0x5026000
==34706== (see section Limitations in user manual)
==34706== NOTE: further instances of this message will not be shown
==34706== 
==34706== Process terminating with default action of signal 15 (SIGTERM)
==34706==    at 0x10B8BA: calcSobel_dX (in /home/tkloda/cortexsuite/vision/benchmarks/tracking/data/fullhd/tracking)
==34706==    by 0x108ABC: main (in /home/tkloda/cortexsuite/vision/benchmarks/tracking/data/fullhd/tracking)
==34706== 
==34706== I   refs:      1,215,999,739
==34706== I1  misses:            1,317
==34706== LLi misses:            1,313
==34706== I1  miss rate:          0.00%
==34706== LLi miss rate:          0.00%
==34706== 
==34706== D   refs:        426,991,487  (300,710,758 rd   + 126,280,729 wr)
==34706== D1  misses:        1,916,796  (    635,557 rd   +   1,281,239 wr)
==34706== LLd misses:          747,279  (    130,862 rd   +     616,417 wr)
==34706== D1  miss rate:           0.4% (        0.2%     +         1.0%  )
==34706== LLd miss rate:           0.2% (        0.0%     +         0.5%  )
==34706== 
==34706== LL refs:           1,918,113  (    636,874 rd   +   1,281,239 wr)
==34706== LL misses:           748,592  (    132,175 rd   +     616,417 wr)
==34706== LL miss rate:            0.0% (        0.0%     +         0.5%  )
