// fixed bits
#define IMMEDIATE		0x8000
#define WRITEBACK		0x0100
#define WITH_LINK		0x0100

// register fields
#define RB				0
#define	RA				4
#define RD				4
#define IMM				16

// argument flags
#define ARGFLAG_R4		(ARGFLAG_REG | ARGFLAG_4 | ARGFLAG_U)
#define ARGFLAG_I16		(ARGFLAG_IMM | ARGFLAG_16 | ARGFLAG_U)

// the instructions :)
const Instruction r16_instructions[] =
{
{"NOP",			0,							0x18<<8, 2, 0, {}},

{"ADD R~0,R~1",	0,				WRITEBACK | 0x00<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"ADD R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x00<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"ADDC R~0,R~1",	0,				WRITEBACK | 0x02<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"ADDC R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x02<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"SUB R~0,R~1",	0,				WRITEBACK | 0x04<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"SUB R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x04<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"CMP R~0,R~1",	0,							0x04<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"CMP R~0,~1",	0,	IMMEDIATE | 			0x04<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"SUBC R~0,R~1",	0,				WRITEBACK | 0x06<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"SUBC R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x06<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
                                                               
{"OR R~0,R~1",	0,				WRITEBACK | 0x08<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"OR R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x08<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"AND R~0,R~1",	0,				WRITEBACK | 0x0A<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"AND R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x0A<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"TEST R~0,R~1",	0,				 			0x0A<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"TEST R~0,~1",	0,	IMMEDIATE |  			0x0A<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"XOR R~0,R~1",	0,				WRITEBACK | 0x0C<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"XOR R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x0C<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"ANDN R~0,R~1",	0,				WRITEBACK | 0x0E<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"ANDN R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x0E<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},

{"SWAP R~0,R~1",	0,				WRITEBACK | 0x10<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"SWAP R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x10<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"LSL R~0,R~1",	0,				WRITEBACK | 0x12<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"LSL R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x12<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"LSR R~0,R~1",	0,				WRITEBACK | 0x14<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"LSR R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x14<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"ASR R~0,R~1",	0,				WRITEBACK | 0x16<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"ASR R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x16<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},

{"MOV R~0,R~1",	0,				WRITEBACK | 0x18<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"MOV R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x18<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"SXB R~0,R~1",	0,				WRITEBACK | 0x1A<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"SXB R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x1A<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"MTC R~0,R~1",	0,				 			0x1C<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"MTC R~0,~1",	0,	IMMEDIATE |  			0x1C<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"MFC R~0,R~1",	0,				WRITEBACK | 0x1E<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"MFC R~0,~1",	0,	IMMEDIATE | WRITEBACK | 0x1E<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},

// store/load (note: absolute address)
{"SB [R~0],R~1",	0,							0x20<<8, 2, 2, {{RB,ARGFLAG_R4}, {RA,ARGFLAG_R4}}},
{"SB [~0],R~1",	0,	IMMEDIATE | 			0x20<<8, 4, 2, {{IMM,ARGFLAG_I16}, {RA,ARGFLAG_R4}}},
{"LB R~0,[R~1]",	0,				WRITEBACK | 0x20<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"LB R~0,[~1]",	0,	IMMEDIATE | WRITEBACK | 0x20<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"SW [R~0],R~1",	0,				 			0x22<<8, 2, 2, {{RB,ARGFLAG_R4}, {RA,ARGFLAG_R4}}},
{"SW [~0],R~1",	0,	IMMEDIATE |  			0x22<<8, 4, 2, {{IMM,ARGFLAG_I16}, {RA,ARGFLAG_R4}}},
{"LW R~0,[R~1]",	0,				WRITEBACK | 0x22<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"LW R~0,[~1]",	0,	IMMEDIATE | WRITEBACK | 0x22<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},

// branch
{"BRA R~0",		0,							0x40<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BRA ~0",		0,	IMMEDIATE | 			0x40<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BRAI R~0",		0,							0x42<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BRAI ~0",		0,	IMMEDIATE | 			0x42<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BHI R~0",		0,							0x44<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BHI ~0",		0,	IMMEDIATE | 			0x44<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BLS R~0",		0,							0x46<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BLS ~0",		0,	IMMEDIATE | 			0x46<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BLT R~0",		0,							0x48<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BLT ~0",		0,	IMMEDIATE | 			0x48<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BGE R~0",		0,							0x4A<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BGE ~0",		0,	IMMEDIATE | 			0x4A<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BLE R~0",		0,							0x4C<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BLE ~0",		0,	IMMEDIATE | 			0x4C<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BGT R~0",		0,							0x4E<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BGT ~0",		0,	IMMEDIATE | 			0x4E<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BNS R~0",		0,							0x50<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BNS ~0",		0,	IMMEDIATE | 			0x50<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BNC R~0",		0,							0x52<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BNC ~0",		0,	IMMEDIATE | 			0x52<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BVS R~0",		0,							0x54<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BVS ~0",		0,	IMMEDIATE | 			0x54<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BVC R~0",		0,							0x56<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BVC ~0",		0,	IMMEDIATE | 			0x56<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BEQ R~0",		0,							0x58<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BEQ ~0",		0,	IMMEDIATE | 			0x58<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BNE R~0",		0,							0x5A<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BNE ~0",		0,	IMMEDIATE | 			0x5A<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BCS R~0",		0,							0x5C<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BCS ~0",		0,	IMMEDIATE | 			0x5C<<8, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BCC R~0",		0,							0x5E<<8, 2, 1, {{RB,ARGFLAG_R4}}},
{"BCC ~0",		0,	IMMEDIATE | 			0x5E<<8, 4, 1, {{IMM,ARGFLAG_I16}}},

// return to R14
{"RET",			0,							0x40<<8 | 14<<RB, 2, 0, {}},
{"RETHI",		0,							0x44<<8 | 14<<RB, 2, 0, {}},
{"RETLS",		0,							0x46<<8 | 14<<RB, 2, 0, {}},
{"RETLT",		0,							0x48<<8 | 14<<RB, 2, 0, {}},
{"RETGE",		0,							0x4A<<8 | 14<<RB, 2, 0, {}},
{"RETLE",		0,							0x4C<<8 | 14<<RB, 2, 0, {}},
{"RETGT",		0,							0x4E<<8 | 14<<RB, 2, 0, {}},
{"RETNS",		0,							0x50<<8 | 14<<RB, 2, 0, {}},
{"RETNC",		0,							0x52<<8 | 14<<RB, 2, 0, {}},
{"RETVS",		0,							0x54<<8 | 14<<RB, 2, 0, {}},
{"RETVC",		0,							0x56<<8 | 14<<RB, 2, 0, {}},
{"RETEQ",		0,							0x58<<8 | 14<<RB, 2, 0, {}},
{"RETNE",		0,							0x5A<<8 | 14<<RB, 2, 0, {}},
{"RETCS",		0,							0x5C<<8 | 14<<RB, 2, 0, {}},
{"RETCC",		0,							0x5E<<8 | 14<<RB, 2, 0, {}},

// return to R15
{"RETI",			0,							0x42<<8 | 15<<RB, 2, 0, {}},

// branch with link
{"BRAL R~0,R~1",		0,				WITH_LINK | 0x40<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BRAL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x40<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BRAIL R~0,R~1",	0,				WITH_LINK | 0x42<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BRAIL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x42<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BHIL R~0,R~1",		0,				WITH_LINK | 0x44<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BHIL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x44<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BLSL R~0,R~1",		0,				WITH_LINK | 0x46<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BLSL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x46<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BLTL R~0,R~1",		0,				WITH_LINK | 0x48<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BLTL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x48<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BGEL R~0,R~1",		0,				WITH_LINK | 0x4A<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BGEL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x4A<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BLEL R~0,R~1",		0,				WITH_LINK | 0x4C<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BLEL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x4C<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BGTL R~0,R~1",		0,				WITH_LINK | 0x4E<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BGTL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x4E<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BNSL R~0,R~1",		0,				WITH_LINK | 0x50<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BNSL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x50<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BNCL R~0,R~1",		0,				WITH_LINK | 0x52<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BNCL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x52<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BVSL R~0,R~1",		0,				WITH_LINK | 0x54<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BVSL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x54<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BVCL R~0,R~1",		0,				WITH_LINK | 0x56<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BVCL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x56<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BEQL R~0,R~1",		0,				WITH_LINK | 0x58<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BEQL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x58<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BNEL R~0,R~1",		0,				WITH_LINK | 0x5A<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BNEL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x5A<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BCSL R~0,R~1",		0,				WITH_LINK | 0x5C<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BCSL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x5C<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},
{"BCCL R~0,R~1",		0,				WITH_LINK | 0x5E<<8, 2, 2, {{RD,ARGFLAG_R4}, {RB,ARGFLAG_R4}}},
{"BCCL R~0,~1",		0,	IMMEDIATE | WITH_LINK | 0x5E<<8, 4, 2, {{RD,ARGFLAG_R4}, {IMM,ARGFLAG_I16}}},

// branch with link to R14
{"BRAL R~0",			0,				WITH_LINK | 0x40<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BRAL ~0",			0,	IMMEDIATE | WITH_LINK | 0x40<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BRAIL R~0",		0,				WITH_LINK | 0x42<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BRAIL ~0",			0,	IMMEDIATE | WITH_LINK | 0x42<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BHIL R~0",			0,				WITH_LINK | 0x44<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BHIL ~0",			0,	IMMEDIATE | WITH_LINK | 0x44<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BLSL R~0",			0,				WITH_LINK | 0x46<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BLSL ~0",			0,	IMMEDIATE | WITH_LINK | 0x46<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BLTL R~0",			0,				WITH_LINK | 0x48<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BLTL ~0",			0,	IMMEDIATE | WITH_LINK | 0x48<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BGEL R~0",			0,				WITH_LINK | 0x4A<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BGEL ~0",			0,	IMMEDIATE | WITH_LINK | 0x4A<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BLEL R~0",			0,				WITH_LINK | 0x4C<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BLEL ~0",			0,	IMMEDIATE | WITH_LINK | 0x4C<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BGTL R~0",			0,				WITH_LINK | 0x4E<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BGTL ~0",			0,	IMMEDIATE | WITH_LINK | 0x4E<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BNSL R~0",			0,				WITH_LINK | 0x50<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BNSL ~0",			0,	IMMEDIATE | WITH_LINK | 0x50<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BNCL R~0",			0,				WITH_LINK | 0x52<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BNCL ~0",			0,	IMMEDIATE | WITH_LINK | 0x52<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BVSL R~0",			0,				WITH_LINK | 0x54<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BVSL ~0",			0,	IMMEDIATE | WITH_LINK | 0x54<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BVCL R~0",			0,				WITH_LINK | 0x56<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BVCL ~0",			0,	IMMEDIATE | WITH_LINK | 0x56<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BEQL R~0",			0,				WITH_LINK | 0x58<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BEQL ~0",			0,	IMMEDIATE | WITH_LINK | 0x58<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BNEL R~0",			0,				WITH_LINK | 0x5A<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BNEL ~0",			0,	IMMEDIATE | WITH_LINK | 0x5A<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BCSL R~0",			0,				WITH_LINK | 0x5C<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BCSL ~0",			0,	IMMEDIATE | WITH_LINK | 0x5C<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
{"BCCL R~0",			0,				WITH_LINK | 0x5E<<8 | 14<<RD, 2, 1, {{RB,ARGFLAG_R4}}},
{"BCCL ~0",			0,	IMMEDIATE | WITH_LINK | 0x5E<<8 | 14<<RD, 4, 1, {{IMM,ARGFLAG_I16}}},
};
