<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1089" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1089{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_1089{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_1089{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_1089{left:303px;bottom:1051px;letter-spacing:0.23px;word-spacing:0.62px;}
#t5_1089{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t6_1089{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t7_1089{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t8_1089{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t9_1089{left:664px;bottom:945px;}
#ta_1089{left:69px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_1089{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tc_1089{left:69px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#td_1089{left:69px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#te_1089{left:69px;bottom:839px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tf_1089{left:69px;bottom:812px;}
#tg_1089{left:95px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_1089{left:298px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_1089{left:95px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_1089{left:95px;bottom:782px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tk_1089{left:69px;bottom:756px;}
#tl_1089{left:95px;bottom:759px;letter-spacing:-0.17px;word-spacing:-1.25px;}
#tm_1089{left:229px;bottom:759px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tn_1089{left:95px;bottom:742px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#to_1089{left:69px;bottom:716px;}
#tp_1089{left:95px;bottom:719px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_1089{left:293px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_1089{left:95px;bottom:703px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ts_1089{left:95px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tt_1089{left:69px;bottom:660px;}
#tu_1089{left:95px;bottom:663px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tv_1089{left:287px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_1089{left:95px;bottom:646px;letter-spacing:-0.14px;}
#tx_1089{left:69px;bottom:620px;}
#ty_1089{left:95px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_1089{left:317px;bottom:623px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_1089{left:95px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t11_1089{left:95px;bottom:590px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t12_1089{left:69px;bottom:563px;}
#t13_1089{left:95px;bottom:567px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t14_1089{left:300px;bottom:567px;letter-spacing:-0.13px;word-spacing:-1.29px;}
#t15_1089{left:95px;bottom:550px;letter-spacing:-0.13px;word-spacing:-1.12px;}
#t16_1089{left:95px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_1089{left:69px;bottom:507px;}
#t18_1089{left:95px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_1089{left:236px;bottom:510px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1a_1089{left:69px;bottom:486px;letter-spacing:-0.17px;word-spacing:-0.98px;}
#t1b_1089{left:69px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1c_1089{left:69px;bottom:452px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#t1d_1089{left:69px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t1e_1089{left:69px;bottom:419px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1f_1089{left:69px;bottom:350px;letter-spacing:0.16px;}
#t1g_1089{left:150px;bottom:350px;letter-spacing:0.19px;word-spacing:0.02px;}
#t1h_1089{left:69px;bottom:325px;letter-spacing:-0.13px;}
#t1i_1089{left:99px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1j_1089{left:240px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_1089{left:69px;bottom:309px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t1l_1089{left:754px;bottom:309px;letter-spacing:-0.14px;}
#t1m_1089{left:69px;bottom:292px;letter-spacing:-0.16px;}
#t1n_1089{left:130px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1o_1089{left:69px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1p_1089{left:69px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_1089{left:69px;bottom:234px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#t1r_1089{left:69px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1s_1089{left:69px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1t_1089{left:69px;bottom:176px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1u_1089{left:69px;bottom:159px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1v_1089{left:69px;bottom:116px;letter-spacing:-0.09px;}
#t1w_1089{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1089{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1089{font-size:24px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s3_1089{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1089{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_1089{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1089{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_1089{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1089{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1089" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1089Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1089" style="-webkit-user-select: none;"><object width="935" height="1210" data="1089/1089.svg" type="image/svg+xml" id="pdf1089" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1089" class="t s1_1089">Vol. 3C </span><span id="t2_1089" class="t s1_1089">30-1 </span>
<span id="t3_1089" class="t s2_1089">CHAPTER 30 </span>
<span id="t4_1089" class="t s2_1089">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t5_1089" class="t s3_1089">The VMCS includes controls that enable the virtualization of interrupts and the Advanced Programmable Interrupt </span>
<span id="t6_1089" class="t s3_1089">Controller (APIC). </span>
<span id="t7_1089" class="t s3_1089">When these controls are used, the processor will emulate many accesses to the APIC, track the state of the virtual </span>
<span id="t8_1089" class="t s3_1089">APIC, and deliver virtual interrupts — all in VMX non-root operation with out a VM exit. </span>
<span id="t9_1089" class="t s4_1089">1 </span>
<span id="ta_1089" class="t s3_1089">The processor tracks the state of the virtual APIC using a virtual-APIC page identified by the virtual-machine </span>
<span id="tb_1089" class="t s3_1089">monitor (VMM). Section 30.1 discusses the virtual-APIC page and how the processor uses it to track the state of the </span>
<span id="tc_1089" class="t s3_1089">virtual APIC. </span>
<span id="td_1089" class="t s3_1089">The following are the VM-execution controls relevant to APIC virtualization and virtual interrupts (see Section 25.6 </span>
<span id="te_1089" class="t s3_1089">for information about the locations of these controls): </span>
<span id="tf_1089" class="t s5_1089">• </span><span id="tg_1089" class="t s6_1089">Virtual-interrupt delivery. </span><span id="th_1089" class="t s3_1089">This control enables the evaluation and delivery of pending virtual interrupts </span>
<span id="ti_1089" class="t s3_1089">(Section 30.2). It also enables the emulation of writes (memory-mapped or MSR-based, as enabled) to the </span>
<span id="tj_1089" class="t s3_1089">APIC registers that control interrupt prioritization. </span>
<span id="tk_1089" class="t s5_1089">• </span><span id="tl_1089" class="t s6_1089">Use TPR shadow. </span><span id="tm_1089" class="t s3_1089">This control enables emulation of accesses to the APIC’s task-priority register (TPR) via CR8 </span>
<span id="tn_1089" class="t s3_1089">(Section 30.3) and, if enabled, via the memory-mapped or MSR-based interfaces. </span>
<span id="to_1089" class="t s5_1089">• </span><span id="tp_1089" class="t s6_1089">Virtualize APIC accesses. </span><span id="tq_1089" class="t s3_1089">This control enables virtualization of memory-mapped accesses to the APIC </span>
<span id="tr_1089" class="t s3_1089">(Section 30.4) by causing VM exits on accesses to a VMM-specified APIC-access page. Some of the other </span>
<span id="ts_1089" class="t s3_1089">controls, if set, may cause some of these accesses to be emulated rather than causing VM exits. </span>
<span id="tt_1089" class="t s5_1089">• </span><span id="tu_1089" class="t s6_1089">Virtualize x2APIC mode. </span><span id="tv_1089" class="t s3_1089">This control enables virtualization of MSR-based accesses to the APIC (Section </span>
<span id="tw_1089" class="t s3_1089">30.5). </span>
<span id="tx_1089" class="t s5_1089">• </span><span id="ty_1089" class="t s6_1089">APIC-register virtualization. </span><span id="tz_1089" class="t s3_1089">This control allows memory-mapped and MSR-based reads of most APIC </span>
<span id="t10_1089" class="t s3_1089">registers (as enabled) by satisfying them from the virtual-APIC page. It directs memory-mapped writes to the </span>
<span id="t11_1089" class="t s3_1089">APIC-access page to the virtual-APIC page, following them by VM exits for VMM emulation. </span>
<span id="t12_1089" class="t s5_1089">• </span><span id="t13_1089" class="t s6_1089">Process posted interrupts. </span><span id="t14_1089" class="t s3_1089">This control allows software to post virtual interrupts in a data structure and send </span>
<span id="t15_1089" class="t s3_1089">a notification to another logical processor; upon receipt of the notification, the target processor will process the </span>
<span id="t16_1089" class="t s3_1089">posted interrupts by copying them into the virtual-APIC page (Section 30.6). </span>
<span id="t17_1089" class="t s5_1089">• </span><span id="t18_1089" class="t s6_1089">IPI virtualization. </span><span id="t19_1089" class="t s3_1089">This control enables the virtualization of interprocessor interrupts (Section 30.1.6). </span>
<span id="t1a_1089" class="t s3_1089">“Virtualize APIC accesses”, “virtualize x2APIC mode”, “virtual-interrupt delivery”, and “APIC-register virtualization” </span>
<span id="t1b_1089" class="t s3_1089">are all secondary processor-based VM-execution controls; if bit 31 of the primary processor-based VM-execution </span>
<span id="t1c_1089" class="t s3_1089">controls is 0, the processor operates as if these controls were all 0. “IPI virtualization” is a tertiary processor-based </span>
<span id="t1d_1089" class="t s3_1089">VM-execution control; if bit 17 of the primary processor-based VM-execution controls is 0, the processor operates </span>
<span id="t1e_1089" class="t s3_1089">as if “IPI virtualization” were 0. See Section 25.6.2. </span>
<span id="t1f_1089" class="t s7_1089">30.1 </span><span id="t1g_1089" class="t s7_1089">VIRTUAL APIC STATE </span>
<span id="t1h_1089" class="t s3_1089">The </span><span id="t1i_1089" class="t s6_1089">virtual-APIC page </span><span id="t1j_1089" class="t s3_1089">is a 4-KByte region of memory that the processor uses to virtualize certain accesses to </span>
<span id="t1k_1089" class="t s3_1089">APIC registers and to manage virtual interrupts. The physical address of the virtual-APIC page is the </span><span id="t1l_1089" class="t s6_1089">virtual-APIC </span>
<span id="t1m_1089" class="t s6_1089">address</span><span id="t1n_1089" class="t s3_1089">, a 64-bit VM-execution control field in the VMCS (see Section 25.6.8). </span>
<span id="t1o_1089" class="t s3_1089">Depending on the settings of certain VM-execution controls, the processor may virtualize certain fields on the </span>
<span id="t1p_1089" class="t s3_1089">virtual-APIC page with functionality analogous to that performed by the local APIC. Section 30.1.1 identifies and </span>
<span id="t1q_1089" class="t s3_1089">defines these fields. Section 30.1.2, Section 30.1.3, Section 30.1.4, and Section 30.1.5 detail the actions taken to </span>
<span id="t1r_1089" class="t s3_1089">virtualize updates to some of these fields. </span>
<span id="t1s_1089" class="t s3_1089">With the exception of fields corresponding to virtualized APIC registers (defined in Section 30.1.1), software may </span>
<span id="t1t_1089" class="t s3_1089">modify the virtual-APIC page referenced by the current VMCS of a logical processor in VMX non-root operation. </span>
<span id="t1u_1089" class="t s3_1089">(This is an exception to the general requirement given in Section 25.11.4.) </span>
<span id="t1v_1089" class="t s8_1089">1. </span><span id="t1w_1089" class="t s8_1089">In most cases, it is not necessary for a virtual-machine monitor (VMM) to inject virtual interrupts as part of VM entry. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
