
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: D:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.2

Hostname: STARGATE-COMMAN

Implementation : synthesis

# Written on Sat Oct 14 18:35:00 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "X:\Graduate\ECEN5863\ProgrammableLogic\Homework2Practical\SF2Project\SF2project\designer\SF2project\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                         Requested     Requested     Clock        Clock                   Clock
Level     Clock                         Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------
0 -       SF2project|MAC_MII_RX_CLK     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     1    
                                                                                                              
0 -       SF2project|MAC_MII_TX_CLK     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     1    
                                                                                                              
0 -       SF2project|MCCC_CLK_BASE      100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1    
==============================================================================================================


Clock Load Summary
******************

                              Clock     Source                   Clock Pin                                    Non-clock Pin     Non-clock Pin
Clock                         Load      Pin                      Seq Example                                  Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------
SF2project|MAC_MII_RX_CLK     1         MAC_MII_RX_CLK(port)     SF2project_MSS_0.MSS_ADLIB_INST.RX_CLKPF     -                 -            
                                                                                                                                             
SF2project|MAC_MII_TX_CLK     1         MAC_MII_TX_CLK(port)     SF2project_MSS_0.MSS_ADLIB_INST.TX_CLKPF     -                 -            
                                                                                                                                             
SF2project|MCCC_CLK_BASE      1         MCCC_CLK_BASE(port)      SF2project_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 -            
=============================================================================================================================================
