# TCL File Generated by Component Editor 18.1
# Fri Nov 20 12:42:31 CET 2020
# DO NOT MODIFY


# 
# reg32_avalon_interface "reg32_avalon_interface" v1.0
#  2020.11.20.12:42:31
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module reg32_avalon_interface
# 
set_module_property DESCRIPTION ""
set_module_property NAME reg32_avalon_interface
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "My Own IP Cores"
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME reg32_avalon_interface
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL reg32_avalon_interface
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file reg32_avalon_interface.vhd VHDL PATH reg32_avalon_interface.vhd TOP_LEVEL_FILE
add_fileset_file reg32.vhd VHDL PATH reg32.vhd

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL reg32_avalon_interface
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file reg32_avalon_interface.vhd VHDL PATH reg32_avalon_interface.vhd
add_fileset_file reg32.vhd VHDL PATH reg32.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock_reset
# 
add_interface clock_reset reset end
set_interface_property clock_reset associatedClock clock_sink
set_interface_property clock_reset synchronousEdges DEASSERT
set_interface_property clock_reset ENABLED true
set_interface_property clock_reset EXPORT_OF ""
set_interface_property clock_reset PORT_NAME_MAP ""
set_interface_property clock_reset CMSIS_SVD_VARIABLES ""
set_interface_property clock_reset SVD_ADDRESS_GROUP ""

add_interface_port clock_reset resetn reset_n Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock clk Input 1


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock_sink
set_interface_property conduit_end associatedReset ""
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""

add_interface_port conduit_end Q_export readdata Output 32


# 
# connection point avalon_slave_0_1
# 
add_interface avalon_slave_0_1 avalon end
set_interface_property avalon_slave_0_1 addressUnits WORDS
set_interface_property avalon_slave_0_1 associatedClock clock_sink
set_interface_property avalon_slave_0_1 associatedReset clock_reset
set_interface_property avalon_slave_0_1 bitsPerSymbol 8
set_interface_property avalon_slave_0_1 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0_1 burstcountUnits WORDS
set_interface_property avalon_slave_0_1 explicitAddressSpan 0
set_interface_property avalon_slave_0_1 holdTime 0
set_interface_property avalon_slave_0_1 linewrapBursts false
set_interface_property avalon_slave_0_1 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0_1 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0_1 readLatency 0
set_interface_property avalon_slave_0_1 readWaitStates 0
set_interface_property avalon_slave_0_1 readWaitTime 0
set_interface_property avalon_slave_0_1 setupTime 0
set_interface_property avalon_slave_0_1 timingUnits Cycles
set_interface_property avalon_slave_0_1 writeWaitTime 0
set_interface_property avalon_slave_0_1 ENABLED true
set_interface_property avalon_slave_0_1 EXPORT_OF ""
set_interface_property avalon_slave_0_1 PORT_NAME_MAP ""
set_interface_property avalon_slave_0_1 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0_1 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0_1 byteenable byteenable Input 4
add_interface_port avalon_slave_0_1 read read Input 1
add_interface_port avalon_slave_0_1 write write Input 1
add_interface_port avalon_slave_0_1 chipselect chipselect Input 1
add_interface_port avalon_slave_0_1 writedata writedata Input 32
add_interface_port avalon_slave_0_1 readdata readdata Output 32
set_interface_assignment avalon_slave_0_1 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0_1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0_1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0_1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point avalon_slave_0_2
# 
add_interface avalon_slave_0_2 avalon end
set_interface_property avalon_slave_0_2 addressUnits WORDS
set_interface_property avalon_slave_0_2 associatedClock clock_sink
set_interface_property avalon_slave_0_2 associatedReset clock_reset
set_interface_property avalon_slave_0_2 bitsPerSymbol 8
set_interface_property avalon_slave_0_2 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0_2 burstcountUnits WORDS
set_interface_property avalon_slave_0_2 explicitAddressSpan 0
set_interface_property avalon_slave_0_2 holdTime 0
set_interface_property avalon_slave_0_2 linewrapBursts false
set_interface_property avalon_slave_0_2 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0_2 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0_2 readLatency 0
set_interface_property avalon_slave_0_2 readWaitTime 1
set_interface_property avalon_slave_0_2 setupTime 0
set_interface_property avalon_slave_0_2 timingUnits Cycles
set_interface_property avalon_slave_0_2 writeWaitTime 0
set_interface_property avalon_slave_0_2 ENABLED true
set_interface_property avalon_slave_0_2 EXPORT_OF ""
set_interface_property avalon_slave_0_2 PORT_NAME_MAP ""
set_interface_property avalon_slave_0_2 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0_2 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0_2 readdata2 readdata Output 32
add_interface_port avalon_slave_0_2 byteenable2 byteenable Input 4
add_interface_port avalon_slave_0_2 chipselect2 chipselect Input 1
add_interface_port avalon_slave_0_2 read2 read Input 1
add_interface_port avalon_slave_0_2 write2 write Input 1
add_interface_port avalon_slave_0_2 writedata2 writedata Input 32
set_interface_assignment avalon_slave_0_2 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0_2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0_2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0_2 embeddedsw.configuration.isPrintableDevice 0

