{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767236577710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767236577711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  1 12:02:57 2026 " "Processing started: Thu Jan  1 12:02:57 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767236577711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236577711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236577711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767236578026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767236578026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_CS_N qspi_cs_n fpga.sv(21) " "Verilog HDL Declaration information at fpga.sv(21): object \"QSPI_CS_N\" differs only in case from object \"qspi_cs_n\" in the same scope" {  } { { "../RTL/TOP/fpga.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/fpga.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_SCK qspi_sck fpga.sv(22) " "Verilog HDL Declaration information at fpga.sv(22): object \"QSPI_SCK\" differs only in case from object \"qspi_sck\" in the same scope" {  } { { "../RTL/TOP/fpga.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/fpga.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/top/fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/top/fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "../RTL/TOP/fpga.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/fpga.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767236590852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236590852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_CS_N qspi_cs_n top.sv(21) " "Verilog HDL Declaration information at top.sv(21): object \"QSPI_CS_N\" differs only in case from object \"qspi_cs_n\" in the same scope" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_SCK qspi_sck top.sv(23) " "Verilog HDL Declaration information at top.sv(23): object \"QSPI_SCK\" differs only in case from object \"qspi_sck\" in the same scope" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_SIO_O qspi_sio_o top.sv(25) " "Verilog HDL Declaration information at top.sv(25): object \"QSPI_SIO_O\" differs only in case from object \"qspi_sio_o\" in the same scope" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_SIO_E qspi_sio_e top.sv(26) " "Verilog HDL Declaration information at top.sv(26): object \"QSPI_SIO_E\" differs only in case from object \"qspi_sio_e\" in the same scope" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_SIO_I qspi_sio_i top.sv(27) " "Verilog HDL Declaration information at top.sv(27): object \"QSPI_SIO_I\" differs only in case from object \"qspi_sio_i\" in the same scope" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/top/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/top/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767236590861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236590861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IF_ADDR if_addr cpu.sv(57) " "Verilog HDL Declaration information at cpu.sv(57): object \"IF_ADDR\" differs only in case from object \"if_addr\" in the same scope" {  } { { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IF_CODE if_code cpu.sv(58) " "Verilog HDL Declaration information at cpu.sv(58): object \"IF_CODE\" differs only in case from object \"if_code\" in the same scope" {  } { { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DM_ADDR dm_addr cpu.sv(65) " "Verilog HDL Declaration information at cpu.sv(65): object \"DM_ADDR\" differs only in case from object \"dm_addr\" in the same scope" {  } { { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IO_ADDR io_addr cpu.sv(73) " "Verilog HDL Declaration information at cpu.sv(73): object \"IO_ADDR\" differs only in case from object \"io_addr\" in the same scope" {  } { { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/cpu/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/cpu/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767236590871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236590871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUS_RDY bus_rdy cache.sv(53) " "Verilog HDL Declaration information at cache.sv(53): object \"BUS_RDY\" differs only in case from object \"bus_rdy\" in the same scope" {  } { { "../RTL/CACHE/cache.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767236590879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CACHE " "Found entity 1: CACHE" {  } { { "../RTL/CACHE/cache.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767236590880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236590880 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "STATE_INIT ../RTL/CPU/cpu.sv 17 qspi_sram.sv(18) " "Verilog HDL macro warning at qspi_sram.sv(18): overriding existing definition for macro \"STATE_INIT\", which was defined in \"../RTL/CPU/cpu.sv\", line 17" {  } { { "../RTL/QSPI_SRAM/qspi_sram.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1767236590887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/qspi_sram/qspi_sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/qspi_sram/qspi_sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSPI_SRAM " "Found entity 1: QSPI_SRAM" {  } { { "../RTL/QSPI_SRAM/qspi_sram.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767236590889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236590889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../RTL/UART/uart.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767236590898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236590898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_top " "Found entity 1: sasc_top" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767236590907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236590907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_fifo4 " "Found entity 1: sasc_fifo4" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767236590915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236590915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_brg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_brg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_brg " "Found entity 1: sasc_brg" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_brg.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_brg.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767236590923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236590923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767236590965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:U_TOP " "Elaborating entity \"TOP\" for hierarchy \"TOP:U_TOP\"" {  } { { "../RTL/TOP/fpga.sv" "U_TOP" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/fpga.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767236590970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU TOP:U_TOP\|CPU:U_CPU " "Elaborating entity \"CPU\" for hierarchy \"TOP:U_TOP\|CPU:U_CPU\"" {  } { { "../RTL/TOP/top.sv" "U_CPU" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767236590975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CACHE TOP:U_TOP\|CACHE:U_CACHE " "Elaborating entity \"CACHE\" for hierarchy \"TOP:U_TOP\|CACHE:U_CACHE\"" {  } { { "../RTL/TOP/top.sv" "U_CACHE" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767236590981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_req_data cache.sv(378) " "Verilog HDL or VHDL warning at cache.sv(378): object \"bus_req_data\" assigned a value but never read" {  } { { "../RTL/CACHE/cache.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767236590986 "|FPGA|TOP:U_TOP|CACHE:U_CACHE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_repl cache.sv(410) " "Verilog HDL or VHDL warning at cache.sv(410): object \"bus_repl\" assigned a value but never read" {  } { { "../RTL/CACHE/cache.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767236590987 "|FPGA|TOP:U_TOP|CACHE:U_CACHE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_count_0567 cache.sv(417) " "Verilog HDL or VHDL warning at cache.sv(417): object \"bus_count_0567\" assigned a value but never read" {  } { { "../RTL/CACHE/cache.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767236590987 "|FPGA|TOP:U_TOP|CACHE:U_CACHE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_count_7 cache.sv(419) " "Verilog HDL or VHDL warning at cache.sv(419): object \"bus_count_7\" assigned a value but never read" {  } { { "../RTL/CACHE/cache.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767236590987 "|FPGA|TOP:U_TOP|CACHE:U_CACHE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSPI_SRAM TOP:U_TOP\|QSPI_SRAM:U_RAM " "Elaborating entity \"QSPI_SRAM\" for hierarchy \"TOP:U_TOP\|QSPI_SRAM:U_RAM\"" {  } { { "../RTL/TOP/top.sv" "U_RAM" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767236590990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_ovf qspi_sram.sv(60) " "Verilog HDL or VHDL warning at qspi_sram.sv(60): object \"addr_ovf\" assigned a value but never read" {  } { { "../RTL/QSPI_SRAM/qspi_sram.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767236590994 "|FPGA|TOP:U_TOP|QSPI_SRAM:U_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART TOP:U_TOP\|UART:U_UART " "Elaborating entity \"UART\" for hierarchy \"TOP:U_TOP\|UART:U_UART\"" {  } { { "../RTL/TOP/top.sv" "U_UART" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767236590998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused uart.sv(51) " "Verilog HDL or VHDL warning at uart.sv(51): object \"_unused\" assigned a value but never read" {  } { { "../RTL/UART/uart.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767236591000 "|FPGA|TOP:U_TOP|UART:U_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_top TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP " "Elaborating entity \"sasc_top\" for hierarchy \"TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\"" {  } { { "../RTL/UART/uart.sv" "U_SASC_TOP" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767236591004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused sasc_top.v(135) " "Verilog HDL or VHDL warning at sasc_top.v(135): object \"_unused\" assigned a value but never read" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767236591007 "|FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_fifo4 TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:tx_fifo " "Elaborating entity \"sasc_fifo4\" for hierarchy \"TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:tx_fifo\"" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "tx_fifo" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767236591010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused sasc_fifo4.v(85) " "Verilog HDL or VHDL warning at sasc_fifo4.v(85): object \"_unused\" assigned a value but never read" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767236591012 "|FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|sasc_fifo4:tx_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_brg TOP:U_TOP\|UART:U_UART\|sasc_brg:BRG " "Elaborating entity \"sasc_brg\" for hierarchy \"TOP:U_TOP\|UART:U_UART\|sasc_brg:BRG\"" {  } { { "../RTL/UART/uart.sv" "BRG" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767236591017 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:rx_fifo\|mem " "RAM logic \"TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:rx_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" "mem" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" 76 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767236594171 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:tx_fifo\|mem " "RAM logic \"TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:tx_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" "mem" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" 76 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767236594171 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1767236594171 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 88 -1 0 } } { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 197 -1 0 } } { "../RTL/QSPI_SRAM/qspi_sram.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv" 36 -1 0 } } { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 125 -1 0 } } { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 114 -1 0 } } { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 228 -1 0 } } { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 127 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1767236595755 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1767236595755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767236596261 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767236597184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/output_files/TOP.map.smsg " "Generated suppressed messages file C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236597237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767236597389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767236597389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1320 " "Implemented 1320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767236597508 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767236597508 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1767236597508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1309 " "Implemented 1309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767236597508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767236597508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13238 " "Peak virtual memory: 13238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767236597528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  1 12:03:17 2026 " "Processing ended: Thu Jan  1 12:03:17 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767236597528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767236597528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767236597528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767236597528 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1767236599109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767236599110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  1 12:03:18 2026 " "Processing started: Thu Jan  1 12:03:18 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767236599110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1767236599110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA -c TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1767236599110 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1767236599739 ""}
{ "Info" "0" "" "Project  = FPGA" {  } {  } 0 0 "Project  = FPGA" 0 0 "Fitter" 0 0 1767236599740 ""}
{ "Info" "0" "" "Revision = TOP" {  } {  } 0 0 "Revision = TOP" 0 0 "Fitter" 0 0 1767236599740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1767236599868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1767236599870 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1767236599888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1767236599941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1767236599942 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1767236600224 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1767236600235 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1767236600358 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1767236600358 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_JTAGEN~ K9 " "Pin ~ALTERA_JTAGEN~ is reserved at location K9" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_JTAGEN~ } } } { "temporary_test_loc" "" { Generic "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/" { { 0 { 0 ""} 0 2102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1767236600373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/" { { 0 { 0 ""} 0 2104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1767236600373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/" { { 0 { 0 ""} 0 2106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1767236600373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/" { { 0 { 0 ""} 0 2108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1767236600373 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1767236600373 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1767236600374 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1767236600374 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1767236600374 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1767236600374 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1767236600377 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA.sdc " "Reading SDC File: 'FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1767236601271 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236601300 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Rise) setup and hold " "From CLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236601300 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Fall) setup and hold " "From CLK (Rise) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236601300 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Fall) setup and hold " "From CLK (Fall) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236601300 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1767236601300 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1767236601300 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767236601300 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767236601300 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          CLK " " 100.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767236601300 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1767236601300 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1767236601879 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1767236601880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1767236601881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1767236601883 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1767236601887 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1767236601890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1767236601890 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1767236601892 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1767236601960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1767236601962 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1767236601962 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767236602085 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1767236602102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1767236603741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767236604023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1767236604076 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1767236605272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767236605272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1767236606242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1767236608627 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1767236608627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1767236608982 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1767236608982 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1767236608982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767236608985 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1767236609234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1767236609262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1767236609933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1767236609934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1767236610732 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767236611507 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1767236611807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/output_files/TOP.fit.smsg " "Generated suppressed messages file C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/output_files/TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1767236611915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "14144 " "Peak virtual memory: 14144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767236612543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  1 12:03:32 2026 " "Processing ended: Thu Jan  1 12:03:32 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767236612543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767236612543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767236612543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1767236612543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1767236613982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767236613984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  1 12:03:33 2026 " "Processing started: Thu Jan  1 12:03:33 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767236613984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1767236613984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA -c TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1767236613984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1767236614291 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1767236616509 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1767236616657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13257 " "Peak virtual memory: 13257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767236617459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  1 12:03:37 2026 " "Processing ended: Thu Jan  1 12:03:37 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767236617459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767236617459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767236617459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1767236617459 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1767236618220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1767236618944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767236618946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  1 12:03:38 2026 " "Processing started: Thu Jan  1 12:03:38 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767236618946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1767236618946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA -c TOP " "Command: quartus_sta FPGA -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1767236618946 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1767236619043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1767236619200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1767236619200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767236619247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767236619247 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA.sdc " "Reading SDC File: 'FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1767236619593 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236619614 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Rise) setup and hold " "From CLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236619614 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Fall) setup and hold " "From CLK (Rise) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236619614 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Fall) setup and hold " "From CLK (Fall) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236619614 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1767236619614 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1767236619615 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1767236619636 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1767236619708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 39.858 " "Worst-case setup slack is 39.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236619741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236619741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.858               0.000 CLK  " "   39.858               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236619741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767236619741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236619778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236619778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 CLK  " "    0.378               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236619778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767236619778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767236619783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767236619788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.664 " "Worst-case minimum pulse width slack is 49.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236619791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236619791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.664               0.000 CLK  " "   49.664               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236619791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767236619791 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1767236619802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1767236619837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1767236620775 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236620907 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Rise) setup and hold " "From CLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236620907 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Fall) setup and hold " "From CLK (Rise) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236620907 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Fall) setup and hold " "From CLK (Fall) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236620907 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1767236620907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.552 " "Worst-case setup slack is 40.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.552               0.000 CLK  " "   40.552               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767236621028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLK  " "    0.339               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767236621062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767236621067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767236621071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.674 " "Worst-case minimum pulse width slack is 49.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.674               0.000 CLK  " "   49.674               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767236621075 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1767236621083 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236621281 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Rise) setup and hold " "From CLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236621281 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Fall) setup and hold " "From CLK (Rise) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236621281 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Fall) setup and hold " "From CLK (Fall) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1767236621281 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1767236621281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.316 " "Worst-case setup slack is 45.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.316               0.000 CLK  " "   45.316               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767236621332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 CLK  " "    0.166               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767236621367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767236621371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767236621376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.350 " "Worst-case minimum pulse width slack is 49.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.350               0.000 CLK  " "   49.350               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767236621379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767236621379 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1767236622090 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1767236622091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13339 " "Peak virtual memory: 13339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767236622143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  1 12:03:42 2026 " "Processing ended: Thu Jan  1 12:03:42 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767236622143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767236622143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767236622143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1767236622143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1767236623310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767236623312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  1 12:03:43 2026 " "Processing started: Thu Jan  1 12:03:43 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767236623312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1767236623312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA -c TOP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1767236623312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1767236623776 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TOP.vo C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/simulation/questa/ simulation " "Generated file TOP.vo in folder \"C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1767236624023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13084 " "Peak virtual memory: 13084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767236624060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  1 12:03:44 2026 " "Processing ended: Thu Jan  1 12:03:44 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767236624060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767236624060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767236624060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1767236624060 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1767236624741 ""}
