---
title: VHDL
layout: default
kb: true
top-category: Digital Engineering
date: 2017-01-01 00:00:00 -0600
last_modified_at: 2017-06-30 20:00:00 -0600
comments: true
---

<h1>{{ page.title }}</h1>
{:.no_toc}
**Contents**
* TOC
{:toc}

VHDL is a hardware description language (HDL) used to model and describe digital systems and their behavior. 