#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002201e6d2d00 .scope module, "clock_divider_tb" "clock_divider_tb" 2 20;
 .timescale -9 -10;
v000002201e6bc160_0 .net "clk_1Hz", 0 0, v000002201e6d3020_0;  1 drivers
v000002201e7040a0_0 .var "clk_50MHz", 0 0;
v000002201e704140_0 .var "reset", 0 0;
S_000002201e6d2e90 .scope module, "inst1" "clock_divider" 2 25, 3 1 0, S_000002201e6d2d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_50MHz";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "clk_1Hz";
v000002201e6d3020_0 .var "clk_1Hz", 0 0;
v000002201e6d30c0_0 .net "clk_50MHz", 0 0, v000002201e7040a0_0;  1 drivers
v000002201e6bc020_0 .var/i "count", 31 0;
v000002201e6bc0c0_0 .net "reset", 0 0, v000002201e704140_0;  1 drivers
E_000002201e6bcbd0/0 .event negedge, v000002201e6bc0c0_0;
E_000002201e6bcbd0/1 .event posedge, v000002201e6d30c0_0;
E_000002201e6bcbd0 .event/or E_000002201e6bcbd0/0, E_000002201e6bcbd0/1;
    .scope S_000002201e6d2e90;
T_0 ;
    %wait E_000002201e6bcbd0;
    %load/vec4 v000002201e6bc0c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002201e6bc020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002201e6d3020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002201e6bc020_0;
    %cmpi/e 25000000, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000002201e6d3020_0;
    %inv;
    %assign/vec4 v000002201e6d3020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002201e6bc020_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002201e6d3020_0;
    %assign/vec4 v000002201e6d3020_0, 0;
    %load/vec4 v000002201e6bc020_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002201e6bc020_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002201e6d2d00;
T_1 ;
    %vpi_call 2 33 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002201e6d2d00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002201e6d2d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002201e7040a0_0, 0, 1;
T_2.0 ;
    %delay 100, 0;
    %load/vec4 v000002201e7040a0_0;
    %inv;
    %store/vec4 v000002201e7040a0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000002201e6d2d00;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002201e704140_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002201e704140_0, 0, 1;
    %delay 2820130816, 4;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_divider_TB.v";
    "clock_divider.v";
