#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb 16 13:33:31 2023
# Process ID: 9316
# Current directory: C:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.runs/design_1_adder_ip_0_1_synth_1
# Command line: vivado.exe -log design_1_adder_ip_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_adder_ip_0_1.tcl
# Log file: C:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.runs/design_1_adder_ip_0_1_synth_1/design_1_adder_ip_0_1.vds
# Journal file: C:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.runs/design_1_adder_ip_0_1_synth_1\vivado.jou
# Running On: Wesley, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8299 MB
#-----------------------------------------------------------
source design_1_adder_ip_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 395.613 ; gain = 75.828
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wesle/Desktop/pynq/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_adder_ip_0_1
Command: synth_design -top design_1_adder_ip_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13660
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1242.145 ; gain = 407.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_adder_ip_0_1' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ip/design_1_adder_ip_0_1/synth/design_1_adder_ip_0_1.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'adder_ip_v1_0' declared at 'c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0.vhd:5' bound to instance 'U0' of component 'adder_ip_v1_0' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ip/design_1_adder_ip_0_1/synth/design_1_adder_ip_0_1.vhd:148]
INFO: [Synth 8-638] synthesizing module 'adder_ip_v1_0' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'adder_ip_v1_0_S00_AXI' declared at 'c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0_S00_AXI.vhd:5' bound to instance 'adder_ip_v1_0_S00_AXI_inst' of component 'adder_ip_v1_0_S00_AXI' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'adder_ip_v1_0_S00_AXI' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0_S00_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-3491] module 'adder' declared at 'c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/src/adder.vhd:10' bound to instance 'u_adder_ip' of component 'adder' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0_S00_AXI.vhd:397]
INFO: [Synth 8-638] synthesizing module 'adder' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/src/adder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'adder' (0#1) [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/src/adder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'adder_ip_v1_0_S00_AXI' (0#1) [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'adder_ip_v1_0' (0#1) [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_adder_ip_0_1' (0#1) [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ip/design_1_adder_ip_0_1/synth/design_1_adder_ip_0_1.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0_S00_AXI.vhd:227]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module adder_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module adder_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module adder_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module adder_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module adder_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module adder_ip_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1337.504 ; gain = 502.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1337.504 ; gain = 502.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1337.504 ; gain = 502.480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1337.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1384.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1384.281 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.gen/sources_1/bd/design_1/ipshared/5656/hdl/adder_ip_v1_0_S00_AXI.vhd:365]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_adder_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_adder_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_adder_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_adder_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_adder_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_adder_ip_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     1|
|3     |LUT2   |    18|
|4     |LUT3   |     1|
|5     |LUT4   |    18|
|6     |LUT5   |    15|
|7     |LUT6   |    21|
|8     |FDRE   |   135|
|9     |FDSE   |     3|
|10    |LD     |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1384.281 ; gain = 549.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1384.281 ; gain = 502.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1384.281 ; gain = 549.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1384.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1384.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

Synth Design complete, checksum: 3c080d33
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1384.281 ; gain = 953.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.runs/design_1_adder_ip_0_1_synth_1/design_1_adder_ip_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_adder_ip_0_1, cache-ID = 8026a8773d8623ab
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_adder/pynq_hdl_adder.runs/design_1_adder_ip_0_1_synth_1/design_1_adder_ip_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_adder_ip_0_1_utilization_synth.rpt -pb design_1_adder_ip_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 16 13:34:37 2023...
