#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Oct 26 21:22:27 2017
# Process ID: 1620
# Current directory: C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab4/Geisbrecht_OH_Dunn_Lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6064 C:\Users\donald.dunn\Documents\School\ENEL 453\VHDL_Class\Lab4\Geisbrecht_OH_Dunn_Lab4\Geisbrecht_OH_Dunn_Lab4.xpr
# Log file: C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab4/Geisbrecht_OH_Dunn_Lab4/vivado.log
# Journal file: C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab4/Geisbrecht_OH_Dunn_Lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab4/Geisbrecht_OH_Dunn_Lab4/Geisbrecht_OH_Dunn_Lab4.xpr}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab4/rectangular_tb.vhd}}
update_compile_order -fileset sim_1
launch_simulation
source clock_divider.tcl
