2025-12-30 22:03:40: Running command: ../../hw-cbmc/hw-cbmc  cmodel/ne_fp_ffp_norm_mw16.c rtl/DW_lsd_w15.v rtl/ne_fp_sfl_blk_w16s4.v rtl/ne_fp_ffp_norm_mw16.v  --module ne_fp_ffp_norm_mw16 --bound 1
2025-12-30 22:03:40: Starting verification...
HW-CBMC version 5.4
Parsing cmodel/ne_fp_ffp_norm_mw16.c
<command-line>: warning: "__STDC_VERSION__" redefined
<built-in>: note: this is the location of the previous definition
Parsing rtl/DW_lsd_w15.v
Parsing rtl/ne_fp_sfl_blk_w16s4.v
Parsing rtl/ne_fp_ffp_norm_mw16.v
Converting
Type-checking Verilog::DW_lsd_w15
Making Verilog::DW_lsd_w15.dec a wire
Making Verilog::DW_lsd_w15.enc a wire
Type-checking Verilog::ne_fp_sfl_blk_w16s4
Type-checking Verilog::ne_fp_ffp_norm_mw16
Type-checking ne_fp_ffp_norm_mw16
Mapping variables
mapping `ne_fp_ffp_norm_mw16.a' to `Verilog::ne_fp_ffp_norm_mw16.a'
mapping `ne_fp_ffp_norm_mw16.z' to `Verilog::ne_fp_ffp_norm_mw16.z'
mapping `ne_fp_ffp_norm_mw16.mode' to `Verilog::ne_fp_ffp_norm_mw16.mode'
Generating GOTO Program
Adding CPROVER library (x86_64)
Removal of function pointers and virtual functions
Partial Inlining
Generic Property Instrumentation
Starting Bounded Model Checking
Unwinding loop c_DW_lsd_w15.0 iteration 1 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 2 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 3 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 4 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 5 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 6 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 7 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 8 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 9 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 10 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 11 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 12 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 13 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
Unwinding loop c_DW_lsd_w15.0 iteration 14 file cmodel/ne_fp_ffp_norm_mw16.c line 33 function c_DW_lsd_w15 thread 0
size of program expression: 473 steps
simple slicing removed 3 assignments
Generated 1 VCC(s), 1 remaining after simplification
Passing problem to propositional reduction
Unwinding transition system Verilog::ne_fp_ffp_norm_mw16 with 2 time frames
General constraints
Initial state
Transition relation
Transition 0->1
Transition 1
Unwinding transition system done
converting SSA
converting constraints
Running propositional reduction
Post-processing
Solving with MiniSAT 2.2.1 with simplifier
9538 variables, 15356 clauses
SAT checker: instance is UNSATISFIABLE
Runtime decision procedure: 0.017s
VERIFICATION SUCCESSFUL
2025-12-30 22:03:40: Verification completed
