Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 47af8528f4774b0b9944e209b7163d09 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot fp_multiplier_VIO_behav xil_defaultlib.fp_multiplier_VIO -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.fp_multiplier [fp_multiplier_default]
Compiling architecture vio_0_arch of entity xil_defaultlib.vio_0 [vio_0_default]
Compiling architecture fp_multiplier_vio_arch of entity xil_defaultlib.fp_multiplier_vio
Built simulation snapshot fp_multiplier_VIO_behav
