Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug  4 12:34:07 2018
| Host         : DESKTOP-0IINNRC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.523        0.000                      0                  628        0.167        0.000                      0                  628        4.500        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.523        0.000                      0                  628        0.167        0.000                      0                  628        4.500        0.000                       0                   298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.828ns (20.744%)  route 3.164ns (79.256%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.630     5.151    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Uultrasonic_proximity/count_reg[20]/Q
                         net (fo=4, routed)           1.229     6.836    Uultrasonic_proximity/count_reg[20]
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.960 r  Uultrasonic_proximity/countf[15]_i_5/O
                         net (fo=1, routed)           0.670     7.630    Uultrasonic_proximity/countf[15]_i_5_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.754 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=2, routed)           0.551     8.305    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.124     8.429 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.714     9.143    Uultrasonic_proximity/count[0]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  Uultrasonic_proximity/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.516    14.857    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  Uultrasonic_proximity/count_reg[0]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y8           FDRE (Setup_fdre_C_R)       -0.429    14.666    Uultrasonic_proximity/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.828ns (20.744%)  route 3.164ns (79.256%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.630     5.151    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Uultrasonic_proximity/count_reg[20]/Q
                         net (fo=4, routed)           1.229     6.836    Uultrasonic_proximity/count_reg[20]
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.960 r  Uultrasonic_proximity/countf[15]_i_5/O
                         net (fo=1, routed)           0.670     7.630    Uultrasonic_proximity/countf[15]_i_5_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.754 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=2, routed)           0.551     8.305    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.124     8.429 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.714     9.143    Uultrasonic_proximity/count[0]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  Uultrasonic_proximity/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.516    14.857    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  Uultrasonic_proximity/count_reg[1]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y8           FDRE (Setup_fdre_C_R)       -0.429    14.666    Uultrasonic_proximity/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.828ns (20.744%)  route 3.164ns (79.256%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.630     5.151    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Uultrasonic_proximity/count_reg[20]/Q
                         net (fo=4, routed)           1.229     6.836    Uultrasonic_proximity/count_reg[20]
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.960 r  Uultrasonic_proximity/countf[15]_i_5/O
                         net (fo=1, routed)           0.670     7.630    Uultrasonic_proximity/countf[15]_i_5_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.754 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=2, routed)           0.551     8.305    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.124     8.429 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.714     9.143    Uultrasonic_proximity/count[0]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  Uultrasonic_proximity/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.516    14.857    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  Uultrasonic_proximity/count_reg[2]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y8           FDRE (Setup_fdre_C_R)       -0.429    14.666    Uultrasonic_proximity/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.828ns (20.744%)  route 3.164ns (79.256%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.630     5.151    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Uultrasonic_proximity/count_reg[20]/Q
                         net (fo=4, routed)           1.229     6.836    Uultrasonic_proximity/count_reg[20]
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.960 r  Uultrasonic_proximity/countf[15]_i_5/O
                         net (fo=1, routed)           0.670     7.630    Uultrasonic_proximity/countf[15]_i_5_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.754 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=2, routed)           0.551     8.305    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.124     8.429 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.714     9.143    Uultrasonic_proximity/count[0]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  Uultrasonic_proximity/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.516    14.857    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  Uultrasonic_proximity/count_reg[3]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y8           FDRE (Setup_fdre_C_R)       -0.429    14.666    Uultrasonic_proximity/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.828ns (20.732%)  route 3.166ns (79.268%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.630     5.151    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Uultrasonic_proximity/count_reg[20]/Q
                         net (fo=4, routed)           1.229     6.836    Uultrasonic_proximity/count_reg[20]
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.960 r  Uultrasonic_proximity/countf[15]_i_5/O
                         net (fo=1, routed)           0.670     7.630    Uultrasonic_proximity/countf[15]_i_5_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.754 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=2, routed)           0.551     8.305    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.124     8.429 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.717     9.145    Uultrasonic_proximity/count[0]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.512    14.853    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[20]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.687    Uultrasonic_proximity/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.828ns (20.732%)  route 3.166ns (79.268%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.630     5.151    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Uultrasonic_proximity/count_reg[20]/Q
                         net (fo=4, routed)           1.229     6.836    Uultrasonic_proximity/count_reg[20]
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.960 r  Uultrasonic_proximity/countf[15]_i_5/O
                         net (fo=1, routed)           0.670     7.630    Uultrasonic_proximity/countf[15]_i_5_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.754 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=2, routed)           0.551     8.305    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.124     8.429 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.717     9.145    Uultrasonic_proximity/count[0]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.512    14.853    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[21]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.687    Uultrasonic_proximity/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 rev_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rev_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.322%)  route 3.246ns (79.678%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  rev_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  rev_cnt_reg[7]/Q
                         net (fo=3, routed)           0.950     6.562    rev_cnt_reg_n_0_[7]
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  FSM_onehot_rev_state[3]_i_7/O
                         net (fo=1, routed)           0.638     7.325    FSM_onehot_rev_state[3]_i_7_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.449 r  FSM_onehot_rev_state[3]_i_3/O
                         net (fo=1, routed)           0.685     8.134    FSM_onehot_rev_state[3]_i_3_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.258 r  FSM_onehot_rev_state[3]_i_1/O
                         net (fo=6, routed)           0.973     9.231    rev_state
    SLICE_X8Y20          FDRE                                         r  rev_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  rev_state_reg[0]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    14.836    rev_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 rev_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rev_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.322%)  route 3.246ns (79.678%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  rev_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  rev_cnt_reg[7]/Q
                         net (fo=3, routed)           0.950     6.562    rev_cnt_reg_n_0_[7]
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.686 r  FSM_onehot_rev_state[3]_i_7/O
                         net (fo=1, routed)           0.638     7.325    FSM_onehot_rev_state[3]_i_7_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.449 r  FSM_onehot_rev_state[3]_i_3/O
                         net (fo=1, routed)           0.685     8.134    FSM_onehot_rev_state[3]_i_3_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.258 r  FSM_onehot_rev_state[3]_i_1/O
                         net (fo=6, routed)           0.973     9.231    rev_state
    SLICE_X8Y20          FDRE                                         r  rev_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  rev_state_reg[1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    14.836    rev_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.828ns (21.484%)  route 3.026ns (78.516%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.630     5.151    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Uultrasonic_proximity/count_reg[20]/Q
                         net (fo=4, routed)           1.229     6.836    Uultrasonic_proximity/count_reg[20]
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.960 r  Uultrasonic_proximity/countf[15]_i_5/O
                         net (fo=1, routed)           0.670     7.630    Uultrasonic_proximity/countf[15]_i_5_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.754 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=2, routed)           0.551     8.305    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.124     8.429 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.577     9.005    Uultrasonic_proximity/count[0]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  Uultrasonic_proximity/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.513    14.854    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  Uultrasonic_proximity/count_reg[16]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X7Y12          FDRE (Setup_fdre_C_R)       -0.429    14.663    Uultrasonic_proximity/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.828ns (21.484%)  route 3.026ns (78.516%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.630     5.151    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  Uultrasonic_proximity/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Uultrasonic_proximity/count_reg[20]/Q
                         net (fo=4, routed)           1.229     6.836    Uultrasonic_proximity/count_reg[20]
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.960 r  Uultrasonic_proximity/countf[15]_i_5/O
                         net (fo=1, routed)           0.670     7.630    Uultrasonic_proximity/countf[15]_i_5_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     7.754 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=2, routed)           0.551     8.305    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.124     8.429 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.577     9.005    Uultrasonic_proximity/count[0]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  Uultrasonic_proximity/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.513    14.854    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  Uultrasonic_proximity/count_reg[17]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X7Y12          FDRE (Setup_fdre_C_R)       -0.429    14.663    Uultrasonic_proximity/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FSM_onehot_tur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tur_dn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  FSM_onehot_tur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  FSM_onehot_tur_state_reg[3]/Q
                         net (fo=3, routed)           0.062     1.671    FSM_onehot_tur_state_reg_n_0_[3]
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.045     1.716 r  tur_dn_i_1/O
                         net (fo=1, routed)           0.000     1.716    tur_dn_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  tur_dn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  tur_dn_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.091     1.549    tur_dn_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/obstreg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_go_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.589     1.472    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  Uultrasonic_proximity/obstreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Uultrasonic_proximity/obstreg_reg/Q
                         net (fo=1, routed)           0.097     1.710    Surface/stall_detect/st_done_reg[1]
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.755 r  Surface/stall_detect/us_go_i_1/O
                         net (fo=1, routed)           0.000     1.755    Surface_n_3
    SLICE_X4Y15          FDRE                                         r  us_go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  us_go_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.091     1.576    us_go_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/countf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/hist_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.563     1.446    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  Uultrasonic_proximity/countf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.610 f  Uultrasonic_proximity/countf_reg[10]/Q
                         net (fo=1, routed)           0.082     1.692    Uultrasonic_proximity/countf_reg_n_0_[10]
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.737 r  Uultrasonic_proximity/__3/hist[4]_i_1/O
                         net (fo=1, routed)           0.000     1.737    Uultrasonic_proximity/hist0_out[4]
    SLICE_X9Y12          FDRE                                         r  Uultrasonic_proximity/hist_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.832     1.959    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  Uultrasonic_proximity/hist_reg[4]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.091     1.550    Uultrasonic_proximity/hist_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Ucarriage/swab_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.589     1.472    Ucarriage/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  Ucarriage/swab_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.128     1.600 f  Ucarriage/swab_reg/Q
                         net (fo=1, routed)           0.054     1.655    Ucarriage/swab
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.099     1.754 r  Ucarriage/direction_i_1/O
                         net (fo=1, routed)           0.000     1.754    Ucarriage/direction_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  Ucarriage/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.858     1.986    Ucarriage/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  Ucarriage/direction_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.091     1.563    Ucarriage/direction_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 st_dirf_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.630%)  route 0.163ns (46.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  st_dirf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  st_dirf_reg/Q
                         net (fo=5, routed)           0.163     1.778    st_dirf_reg_n_0
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.048     1.826 r  direction[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    direction[2]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  direction_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.131     1.618    direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 st_go_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_st_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  st_go_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  st_go_reg/Q
                         net (fo=5, routed)           0.130     1.745    st_go_reg_n_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I0_O)        0.045     1.790 r  FSM_onehot_st_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    FSM_onehot_st_state[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  FSM_onehot_st_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  FSM_onehot_st_state_reg[0]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.091     1.578    FSM_onehot_st_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 st_go_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_st_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  st_go_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  st_go_reg/Q
                         net (fo=5, routed)           0.131     1.746    st_go_reg_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.045     1.791 r  FSM_onehot_st_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    FSM_onehot_st_state[1]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  FSM_onehot_st_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  FSM_onehot_st_state_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.092     1.579    FSM_onehot_st_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 st_dirf_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.231%)  route 0.163ns (46.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  st_dirf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  st_dirf_reg/Q
                         net (fo=5, routed)           0.163     1.778    st_dirf_reg_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I0_O)        0.045     1.823 r  direction[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    direction[1]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  direction_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.120     1.607    direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Surface/stall_detect/stall_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st_go_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.707%)  route 0.114ns (35.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.590     1.473    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  Surface/stall_detect/stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Surface/stall_detect/stall_reg/Q
                         net (fo=2, routed)           0.114     1.751    Ucarriage/led_OBUF[2]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.045     1.796 r  Ucarriage/st_go_i_1/O
                         net (fo=1, routed)           0.000     1.796    Ucarriage_n_4
    SLICE_X0Y15          FDRE                                         r  st_go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  st_go_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.091     1.579    st_go_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 us_dirf_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_dir_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.657%)  route 0.196ns (51.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  us_dirf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  us_dirf_reg/Q
                         net (fo=6, routed)           0.196     1.809    us_dirf_reg_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  us_dir[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    us_dir[2]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  us_dir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  us_dir_reg[2]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.630    us_dir_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    FSM_onehot_brk_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    FSM_onehot_brk_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    FSM_onehot_brk_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    FSM_onehot_brk_state_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    Surface/speedA/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y5    Surface/speedB/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y7    Surface/speedB/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y7    Surface/speedB/cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y8    Surface/speedB/cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    FSM_onehot_tur_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    FSM_onehot_tur_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    FSM_onehot_tur_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   Ucarriage/direction_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   Ucarriage/swab_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   Ucarriage/swbb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    Uultrasonic_proximity/countf_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    Uultrasonic_proximity/countf_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    Uultrasonic_proximity/countf_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    Uultrasonic_proximity/countf_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y5    Surface/speedB/cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7    Surface/speedB/cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7    Surface/speedB/cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y8    Surface/speedB/cntr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y8    Surface/speedB/cntr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y8    Surface/speedB/cntr_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y5    Surface/speedB/cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y5    Surface/speedB/cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y5    Surface/speedB/cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y6    Surface/speedB/cntr_reg[4]/C



