<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/impl/gwsynthesis/Prozessor.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/src/Prozessor.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 29 19:01:51 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1570</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1523</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>68</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">73.384(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-207.730</td>
<td>68</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.627</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.012</td>
<td>13.558</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.597</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>13.528</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.595</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>13.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.593</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>13.544</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.575</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.005</td>
<td>13.506</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.573</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.515</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.569</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>13.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.567</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/tmp_rd_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>13.512</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.565</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>13.515</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.559</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>13.493</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.538</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>13.471</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.537</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/tmp_rd_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.005</td>
<td>13.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.535</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/tmp_rd_31_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.005</td>
<td>13.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.527</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.028</td>
<td>13.491</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.525</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/tmp_rd_27_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>13.457</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.497</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/tmp_rd_29_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.015</td>
<td>13.417</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.495</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/tmp_rd_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>13.437</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.491</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/tmp_rd_25_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>13.421</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.482</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.012</td>
<td>13.406</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.469</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>13.384</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.464</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/tmp_rd_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.010</td>
<td>13.410</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.463</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/tmp_rd_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>13.394</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.444</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>13.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.442</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/tmp_rd_23_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.021</td>
<td>13.399</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.435</td>
<td>machine/rs1_2_s3/Q</td>
<td>machine/pc_next_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>13.365</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.193</td>
<td>machine/dmem_wdata_27_s0/Q</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>2</td>
<td>0.205</td>
<td>machine/dmem_wdata_25_s0/Q</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>3</td>
<td>0.207</td>
<td>machine/dmem_wdata_26_s0/Q</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.258</td>
</tr>
<tr>
<td>4</td>
<td>0.216</td>
<td>machine/dmem_wdata_24_s0/Q</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.258</td>
</tr>
<tr>
<td>5</td>
<td>0.219</td>
<td>machine/tmp_rd_23_s1/Q</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/DI[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.254</td>
</tr>
<tr>
<td>6</td>
<td>0.245</td>
<td>machine/dmem_addr_5_s1/Q</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/ADA[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.277</td>
</tr>
<tr>
<td>7</td>
<td>0.249</td>
<td>machine/tmp_rd_6_s1/Q</td>
<td>machine/rs1_rs1_0_0_s/DI[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.292</td>
</tr>
<tr>
<td>8</td>
<td>0.253</td>
<td>machine/dmem_addr_5_s1/Q</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/ADB[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.287</td>
</tr>
<tr>
<td>9</td>
<td>0.253</td>
<td>machine/tmp_rd_6_s1/Q</td>
<td>machine/rs2_rs2_0_0_s/DI[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.292</td>
</tr>
<tr>
<td>10</td>
<td>0.263</td>
<td>machine/tmp_rd_8_s1/Q</td>
<td>machine/rs1_rs1_0_0_s/DI[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.309</td>
</tr>
<tr>
<td>11</td>
<td>0.285</td>
<td>machine/dmem_wdata_15_s0/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>0.335</td>
</tr>
<tr>
<td>12</td>
<td>0.293</td>
<td>machine/dmem_wdata_14_s0/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.333</td>
</tr>
<tr>
<td>13</td>
<td>0.293</td>
<td>machine/dmem_addr_13_s1/Q</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/ADB[13]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.338</td>
</tr>
<tr>
<td>14</td>
<td>0.295</td>
<td>machine/dmem_addr_13_s1/Q</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/ADA[13]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.338</td>
</tr>
<tr>
<td>15</td>
<td>0.297</td>
<td>machine/dmem_addr_10_s1/Q</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/ADB[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.334</td>
</tr>
<tr>
<td>16</td>
<td>0.297</td>
<td>machine/dmem_wdata_7_s0/Q</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.335</td>
</tr>
<tr>
<td>17</td>
<td>0.297</td>
<td>machine/dmem_wdata_5_s0/Q</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.335</td>
</tr>
<tr>
<td>18</td>
<td>0.299</td>
<td>machine/dmem_addr_10_s1/Q</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/ADA[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.334</td>
</tr>
<tr>
<td>19</td>
<td>0.299</td>
<td>machine/dmem_addr_9_s1/Q</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/ADA[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.334</td>
</tr>
<tr>
<td>20</td>
<td>0.299</td>
<td>machine/tmp_rd_11_s1/Q</td>
<td>machine/rs1_rs1_0_0_s/DI[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.341</td>
</tr>
<tr>
<td>21</td>
<td>0.300</td>
<td>machine/rd_4_s0/Q</td>
<td>machine/rs1_rs1_0_0_s/ADA[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.339</td>
</tr>
<tr>
<td>22</td>
<td>0.301</td>
<td>machine/dmem_addr_10_s1/Q</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s/ADB[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.334</td>
</tr>
<tr>
<td>23</td>
<td>0.301</td>
<td>machine/dmem_addr_13_s1/Q</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s/ADA[13]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.340</td>
</tr>
<tr>
<td>24</td>
<td>0.301</td>
<td>machine/tmp_rd_22_s1/Q</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/DI[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.347</td>
</tr>
<tr>
<td>25</td>
<td>0.302</td>
<td>machine/tmp_rd_16_s1/Q</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.345</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.490</td>
<td>3.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.490</td>
<td>3.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>2.490</td>
<td>3.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>2.490</td>
<td>3.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>2.490</td>
<td>3.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>machine/gowin_add_SDPB_rs2_rs2_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>2.490</td>
<td>3.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>2.494</td>
<td>3.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>2.494</td>
<td>3.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>machine/gowin_add_SDPB_rs2_rs2_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>2.494</td>
<td>3.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>2.494</td>
<td>3.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.238</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>machine/n8450_s14/I3</td>
</tr>
<tr>
<td>14.764</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">machine/n8450_s14/F</td>
</tr>
<tr>
<td>15.179</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>machine/n8450_s13/I3</td>
</tr>
<tr>
<td>15.442</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">machine/n8450_s13/F</td>
</tr>
<tr>
<td>15.579</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>machine/n8450_s10/I1</td>
</tr>
<tr>
<td>15.869</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">machine/n8450_s10/F</td>
</tr>
<tr>
<td>16.233</td>
<td>0.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>machine/n8450_s7/I2</td>
</tr>
<tr>
<td>16.523</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">machine/n8450_s7/F</td>
</tr>
<tr>
<td>16.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td style=" font-weight:bold;">machine/pc_next_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>machine/pc_next_16_s0/CLK</td>
</tr>
<tr>
<td>12.896</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>machine/pc_next_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.502, 47.962%; route: 6.672, 49.216%; tC2Q: 0.382, 2.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.366</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>machine/n8454_s15/I3</td>
</tr>
<tr>
<td>14.827</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">machine/n8454_s15/F</td>
</tr>
<tr>
<td>14.964</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>machine/n8454_s14/I3</td>
</tr>
<tr>
<td>15.426</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">machine/n8454_s14/F</td>
</tr>
<tr>
<td>15.563</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[3][A]</td>
<td>machine/n8454_s10/I1</td>
</tr>
<tr>
<td>15.853</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C25[3][A]</td>
<td style=" background: #97FFFF;">machine/n8454_s10/F</td>
</tr>
<tr>
<td>15.996</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][B]</td>
<td>machine/n8454_s7/I2</td>
</tr>
<tr>
<td>16.493</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C26[3][B]</td>
<td style=" background: #97FFFF;">machine/n8454_s7/F</td>
</tr>
<tr>
<td>16.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[3][B]</td>
<td style=" font-weight:bold;">machine/pc_next_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.960</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[3][B]</td>
<td>machine/pc_next_12_s0/CLK</td>
</tr>
<tr>
<td>12.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[3][B]</td>
<td>machine/pc_next_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.844, 50.591%; route: 6.301, 46.581%; tC2Q: 0.382, 2.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.341%; route: 1.914, 64.659%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.556</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>machine/n8446_s16/I3</td>
</tr>
<tr>
<td>15.017</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n8446_s16/F</td>
</tr>
<tr>
<td>15.174</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>machine/n8446_s15/I3</td>
</tr>
<tr>
<td>15.437</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n8446_s15/F</td>
</tr>
<tr>
<td>15.594</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>machine/n8446_s10/I1</td>
</tr>
<tr>
<td>15.857</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n8446_s10/F</td>
</tr>
<tr>
<td>16.014</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>machine/n8446_s7/I2</td>
</tr>
<tr>
<td>16.476</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n8446_s7/F</td>
</tr>
<tr>
<td>16.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">machine/pc_next_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.944</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>machine/pc_next_20_s0/CLK</td>
</tr>
<tr>
<td>12.881</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>machine/pc_next_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.581, 48.714%; route: 6.546, 48.455%; tC2Q: 0.382, 2.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.524%; route: 1.898, 64.476%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[3][A]</td>
<td>machine/n8455_s14/I3</td>
</tr>
<tr>
<td>15.031</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[3][A]</td>
<td style=" background: #97FFFF;">machine/n8455_s14/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>machine/n8455_s13/I3</td>
</tr>
<tr>
<td>15.436</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n8455_s13/F</td>
</tr>
<tr>
<td>15.593</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>machine/n8455_s10/I1</td>
</tr>
<tr>
<td>16.054</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n8455_s10/F</td>
</tr>
<tr>
<td>16.247</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>machine/n8455_s7/I2</td>
</tr>
<tr>
<td>16.509</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n8455_s7/F</td>
</tr>
<tr>
<td>16.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.980</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>machine/pc_next_11_s0/CLK</td>
</tr>
<tr>
<td>12.916</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>machine/pc_next_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.410, 47.328%; route: 6.751, 49.848%; tC2Q: 0.382, 2.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.103%; route: 1.934, 64.897%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.436</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>machine/n8456_s14/I3</td>
</tr>
<tr>
<td>14.962</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">machine/n8456_s14/F</td>
</tr>
<tr>
<td>14.964</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>machine/n8456_s13/I3</td>
</tr>
<tr>
<td>15.462</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">machine/n8456_s13/F</td>
</tr>
<tr>
<td>15.599</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>machine/n8456_s10/I1</td>
</tr>
<tr>
<td>15.862</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">machine/n8456_s10/F</td>
</tr>
<tr>
<td>16.209</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>machine/n8456_s7/I2</td>
</tr>
<tr>
<td>16.472</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" background: #97FFFF;">machine/n8456_s7/F</td>
</tr>
<tr>
<td>16.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.961</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>machine/pc_next_10_s0/CLK</td>
</tr>
<tr>
<td>12.897</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>machine/pc_next_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.682, 49.477%; route: 6.441, 47.691%; tC2Q: 0.382, 2.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.326%; route: 1.915, 64.674%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.273</td>
<td>0.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>machine/n8458_s15/I3</td>
</tr>
<tr>
<td>14.799</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">machine/n8458_s15/F</td>
</tr>
<tr>
<td>14.937</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>machine/n8458_s14/I3</td>
</tr>
<tr>
<td>15.398</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">machine/n8458_s14/F</td>
</tr>
<tr>
<td>15.536</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[3][A]</td>
<td>machine/n8458_s10/I1</td>
</tr>
<tr>
<td>16.033</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C25[3][A]</td>
<td style=" background: #97FFFF;">machine/n8458_s10/F</td>
</tr>
<tr>
<td>16.191</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>machine/n8458_s7/I2</td>
</tr>
<tr>
<td>16.481</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">machine/n8458_s7/F</td>
</tr>
<tr>
<td>16.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td style=" font-weight:bold;">machine/pc_next_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>machine/pc_next_8_s0/CLK</td>
</tr>
<tr>
<td>12.908</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>machine/pc_next_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.909, 51.119%; route: 6.224, 46.051%; tC2Q: 0.382, 2.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.703</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[3][B]</td>
<td>machine/n8437_s19/I3</td>
</tr>
<tr>
<td>14.993</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[3][B]</td>
<td style=" background: #97FFFF;">machine/n8437_s19/F</td>
</tr>
<tr>
<td>15.136</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>machine/n8437_s16/I3</td>
</tr>
<tr>
<td>15.597</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n8437_s16/F</td>
</tr>
<tr>
<td>15.754</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>machine/n8437_s10/I1</td>
</tr>
<tr>
<td>16.044</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">machine/n8437_s10/F</td>
</tr>
<tr>
<td>16.187</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>machine/n8437_s7/I2</td>
</tr>
<tr>
<td>16.449</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n8437_s7/F</td>
</tr>
<tr>
<td>16.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td style=" font-weight:bold;">machine/pc_next_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.944</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>machine/pc_next_29_s0/CLK</td>
</tr>
<tr>
<td>12.881</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>machine/pc_next_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.437, 47.743%; route: 6.664, 49.421%; tC2Q: 0.382, 2.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.524%; route: 1.898, 64.476%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.538</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>machine/tmp_rd_17_s14/I0</td>
</tr>
<tr>
<td>7.803</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s14/F</td>
</tr>
<tr>
<td>8.131</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>machine/tmp_rd_17_s12/I3</td>
</tr>
<tr>
<td>8.393</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s12/F</td>
</tr>
<tr>
<td>9.094</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>machine/tmp_rd_17_s9/I2</td>
</tr>
<tr>
<td>9.357</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s9/F</td>
</tr>
<tr>
<td>9.927</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>machine/n47_s12/I0</td>
</tr>
<tr>
<td>10.217</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">machine/n47_s12/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>machine/n47_s8/I0</td>
</tr>
<tr>
<td>10.597</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C25[2][B]</td>
<td style=" background: #97FFFF;">machine/n47_s8/F</td>
</tr>
<tr>
<td>10.792</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>machine/n8350_s35/I1</td>
</tr>
<tr>
<td>11.318</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n8350_s35/F</td>
</tr>
<tr>
<td>11.456</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>machine/n8350_s34/I3</td>
</tr>
<tr>
<td>11.718</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n8350_s34/F</td>
</tr>
<tr>
<td>12.511</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[3][B]</td>
<td>machine/n8350_s32/I2</td>
</tr>
<tr>
<td>12.776</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8350_s32/F</td>
</tr>
<tr>
<td>13.258</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][A]</td>
<td>machine/n8350_s30/I0</td>
</tr>
<tr>
<td>13.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C31[2][A]</td>
<td style=" background: #97FFFF;">machine/n8350_s30/F</td>
</tr>
<tr>
<td>14.034</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>machine/n8350_s26/I2</td>
</tr>
<tr>
<td>14.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">machine/n8350_s26/F</td>
</tr>
<tr>
<td>14.653</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>machine/n8350_s19/I2</td>
</tr>
<tr>
<td>14.916</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">machine/n8350_s19/F</td>
</tr>
<tr>
<td>15.488</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>machine/n8350_s12/I2</td>
</tr>
<tr>
<td>15.949</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">machine/n8350_s12/F</td>
</tr>
<tr>
<td>15.952</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>machine/n8350_s10/I1</td>
</tr>
<tr>
<td>16.478</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">machine/n8350_s10/F</td>
</tr>
<tr>
<td>16.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.975</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>machine/tmp_rd_14_s1/CLK</td>
</tr>
<tr>
<td>12.911</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>machine/tmp_rd_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.950, 44.033%; route: 7.180, 53.136%; tC2Q: 0.382, 2.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.159%; route: 1.929, 64.841%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.518</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>machine/n8451_s14/I3</td>
</tr>
<tr>
<td>15.016</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">machine/n8451_s14/F</td>
</tr>
<tr>
<td>15.153</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>machine/n8451_s13/I3</td>
</tr>
<tr>
<td>15.416</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" background: #97FFFF;">machine/n8451_s13/F</td>
</tr>
<tr>
<td>15.537</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>machine/n8451_s10/I1</td>
</tr>
<tr>
<td>15.952</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">machine/n8451_s10/F</td>
</tr>
<tr>
<td>15.954</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>machine/n8451_s7/I2</td>
</tr>
<tr>
<td>16.481</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">machine/n8451_s7/F</td>
</tr>
<tr>
<td>16.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">machine/pc_next_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.980</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>machine/pc_next_15_s0/CLK</td>
</tr>
<tr>
<td>12.916</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>machine/pc_next_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.835, 50.573%; route: 6.297, 46.596%; tC2Q: 0.382, 2.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.103%; route: 1.934, 64.897%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.513</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>machine/n8457_s15/I3</td>
</tr>
<tr>
<td>14.974</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n8457_s15/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>machine/n8457_s14/I3</td>
</tr>
<tr>
<td>15.638</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n8457_s14/F</td>
</tr>
<tr>
<td>15.776</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>machine/n8457_s10/I1</td>
</tr>
<tr>
<td>16.038</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n8457_s10/F</td>
</tr>
<tr>
<td>16.196</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>machine/n8457_s7/I2</td>
</tr>
<tr>
<td>16.458</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" background: #97FFFF;">machine/n8457_s7/F</td>
</tr>
<tr>
<td>16.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">machine/pc_next_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.963</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>machine/pc_next_9_s0/CLK</td>
</tr>
<tr>
<td>12.899</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>machine/pc_next_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.646, 49.259%; route: 6.464, 47.906%; tC2Q: 0.382, 2.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.300%; route: 1.917, 64.700%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.361</td>
<td>0.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>machine/n8449_s14/I3</td>
</tr>
<tr>
<td>14.776</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">machine/n8449_s14/F</td>
</tr>
<tr>
<td>14.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>machine/n8449_s13/I3</td>
</tr>
<tr>
<td>15.193</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">machine/n8449_s13/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>machine/n8449_s10/I1</td>
</tr>
<tr>
<td>15.593</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n8449_s10/F</td>
</tr>
<tr>
<td>15.976</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>machine/n8449_s7/I2</td>
</tr>
<tr>
<td>16.437</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n8449_s7/F</td>
</tr>
<tr>
<td>16.437</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.963</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>machine/pc_next_17_s0/CLK</td>
</tr>
<tr>
<td>12.899</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>machine/pc_next_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.687, 49.643%; route: 6.401, 47.518%; tC2Q: 0.382, 2.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.300%; route: 1.917, 64.700%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.538</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>machine/tmp_rd_17_s14/I0</td>
</tr>
<tr>
<td>7.803</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s14/F</td>
</tr>
<tr>
<td>8.131</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>machine/tmp_rd_17_s12/I3</td>
</tr>
<tr>
<td>8.393</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s12/F</td>
</tr>
<tr>
<td>9.094</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>machine/tmp_rd_17_s9/I2</td>
</tr>
<tr>
<td>9.357</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s9/F</td>
</tr>
<tr>
<td>10.029</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>machine/n48_s10/I0</td>
</tr>
<tr>
<td>10.491</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n48_s10/F</td>
</tr>
<tr>
<td>11.031</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>machine/n48_s6/I0</td>
</tr>
<tr>
<td>11.293</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">machine/n48_s6/F</td>
</tr>
<tr>
<td>11.436</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>machine/n8349_s31/I0</td>
</tr>
<tr>
<td>11.726</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">machine/n8349_s31/F</td>
</tr>
<tr>
<td>12.057</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>machine/n8353_s28/I1</td>
</tr>
<tr>
<td>12.319</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">machine/n8353_s28/F</td>
</tr>
<tr>
<td>12.667</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>machine/n8353_s23/I1</td>
</tr>
<tr>
<td>12.929</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">machine/n8353_s23/F</td>
</tr>
<tr>
<td>13.584</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>machine/n8353_s18/I0</td>
</tr>
<tr>
<td>13.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n8353_s18/F</td>
</tr>
<tr>
<td>14.206</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>machine/n8353_s15/I0</td>
</tr>
<tr>
<td>14.667</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n8353_s15/F</td>
</tr>
<tr>
<td>15.184</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>machine/n8353_s12/I3</td>
</tr>
<tr>
<td>15.449</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">machine/n8353_s12/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>machine/n8353_s10/I3</td>
</tr>
<tr>
<td>16.443</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">machine/n8353_s10/F</td>
</tr>
<tr>
<td>16.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.970</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>machine/tmp_rd_11_s1/CLK</td>
</tr>
<tr>
<td>12.907</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>machine/tmp_rd_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.424, 40.243%; route: 7.671, 56.919%; tC2Q: 0.382, 2.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.214%; route: 1.924, 64.786%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>10.111</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C21[1][A]</td>
<td>machine/n1292_s/I0</td>
</tr>
<tr>
<td>10.673</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1292_s/COUT</td>
</tr>
<tr>
<td>10.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td>machine/n1291_s/CIN</td>
</tr>
<tr>
<td>10.723</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1291_s/COUT</td>
</tr>
<tr>
<td>10.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td>machine/n1290_s/CIN</td>
</tr>
<tr>
<td>10.773</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1290_s/COUT</td>
</tr>
<tr>
<td>10.773</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C21[2][B]</td>
<td>machine/n1289_s/CIN</td>
</tr>
<tr>
<td>10.823</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1289_s/COUT</td>
</tr>
<tr>
<td>10.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C22[0][A]</td>
<td>machine/n1288_s/CIN</td>
</tr>
<tr>
<td>10.873</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1288_s/COUT</td>
</tr>
<tr>
<td>10.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C22[0][B]</td>
<td>machine/n1287_s/CIN</td>
</tr>
<tr>
<td>10.923</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1287_s/COUT</td>
</tr>
<tr>
<td>10.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C22[1][A]</td>
<td>machine/n1286_s/CIN</td>
</tr>
<tr>
<td>10.973</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1286_s/COUT</td>
</tr>
<tr>
<td>10.973</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C22[1][B]</td>
<td>machine/n1285_s/CIN</td>
</tr>
<tr>
<td>11.023</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>11.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C22[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>11.073</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>11.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C22[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>11.123</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>11.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C23[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C23[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>11.223</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>11.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C23[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>11.273</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>11.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C23[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>11.323</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>11.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C23[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>11.373</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>11.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C23[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>11.423</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>11.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>11.473</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>11.473</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>11.573</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>11.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>11.623</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/COUT</td>
</tr>
<tr>
<td>11.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][A]</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>11.673</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1272_s/COUT</td>
</tr>
<tr>
<td>11.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[2][B]</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>11.723</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1271_s/COUT</td>
</tr>
<tr>
<td>11.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>11.773</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1270_s/COUT</td>
</tr>
<tr>
<td>11.773</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C25[0][B]</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>11.823</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1269_s/COUT</td>
</tr>
<tr>
<td>11.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C25[1][A]</td>
<td>machine/n1268_s/CIN</td>
</tr>
<tr>
<td>11.873</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">machine/n1268_s/COUT</td>
</tr>
<tr>
<td>11.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C25[1][B]</td>
<td>machine/n1267_s/CIN</td>
</tr>
<tr>
<td>11.923</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">machine/n1267_s/COUT</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C25[2][A]</td>
<td>machine/n1266_s/CIN</td>
</tr>
<tr>
<td>11.973</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td style=" background: #97FFFF;">machine/n1266_s/COUT</td>
</tr>
<tr>
<td>11.973</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C25[2][B]</td>
<td>machine/n1265_s/CIN</td>
</tr>
<tr>
<td>12.023</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][B]</td>
<td style=" background: #97FFFF;">machine/n1265_s/COUT</td>
</tr>
<tr>
<td>12.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C26[0][A]</td>
<td>machine/n1264_s/CIN</td>
</tr>
<tr>
<td>12.073</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td style=" background: #97FFFF;">machine/n1264_s/COUT</td>
</tr>
<tr>
<td>12.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C26[0][B]</td>
<td>machine/n1263_s/CIN</td>
</tr>
<tr>
<td>12.369</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td style=" background: #97FFFF;">machine/n1263_s/SUM</td>
</tr>
<tr>
<td>12.921</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td>machine/n8333_s27/I0</td>
</tr>
<tr>
<td>13.447</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">machine/n8333_s27/F</td>
</tr>
<tr>
<td>13.584</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>machine/n8333_s25/I1</td>
</tr>
<tr>
<td>14.046</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">machine/n8333_s25/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>machine/n8333_s21/I1</td>
</tr>
<tr>
<td>14.619</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">machine/n8333_s21/F</td>
</tr>
<tr>
<td>15.372</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>machine/n8333_s14/I3</td>
</tr>
<tr>
<td>15.634</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">machine/n8333_s14/F</td>
</tr>
<tr>
<td>16.017</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>machine/n8333_s11/I3</td>
</tr>
<tr>
<td>16.432</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">machine/n8333_s11/F</td>
</tr>
<tr>
<td>16.432</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.961</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>machine/tmp_rd_31_s1/CLK</td>
</tr>
<tr>
<td>12.897</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>machine/tmp_rd_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.554, 48.668%; route: 6.530, 48.492%; tC2Q: 0.382, 2.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.326%; route: 1.915, 64.674%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.930</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.598</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>machine/n8445_s15/I3</td>
</tr>
<tr>
<td>14.861</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n8445_s15/F</td>
</tr>
<tr>
<td>15.018</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>machine/n8445_s14/I3</td>
</tr>
<tr>
<td>15.281</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n8445_s14/F</td>
</tr>
<tr>
<td>15.418</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>machine/n8445_s10/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n8445_s10/F</td>
</tr>
<tr>
<td>16.194</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>machine/n8445_s7/I2</td>
</tr>
<tr>
<td>16.457</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">machine/n8445_s7/F</td>
</tr>
<tr>
<td>16.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" font-weight:bold;">machine/pc_next_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>machine/pc_next_21_s0/CLK</td>
</tr>
<tr>
<td>12.930</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>machine/pc_next_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.184, 45.835%; route: 6.925, 51.330%; tC2Q: 0.382, 2.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.847</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[3][B]</td>
<td>machine/tmp_rd_15_s15/I0</td>
</tr>
<tr>
<td>7.443</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C27[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_15_s15/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>machine/tmp_rd_15_s13/I3</td>
</tr>
<tr>
<td>8.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_15_s13/F</td>
</tr>
<tr>
<td>9.127</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>machine/n49_s13/I1</td>
</tr>
<tr>
<td>9.389</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n49_s13/F</td>
</tr>
<tr>
<td>9.739</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>machine/n49_s5/I0</td>
</tr>
<tr>
<td>10.261</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">machine/n49_s5/F</td>
</tr>
<tr>
<td>11.056</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>machine/n8341_s23/I0</td>
</tr>
<tr>
<td>11.517</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C29[0][B]</td>
<td style=" background: #97FFFF;">machine/n8341_s23/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>machine/n8337_s29/I0</td>
</tr>
<tr>
<td>12.373</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">machine/n8337_s29/F</td>
</tr>
<tr>
<td>12.876</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td>machine/n8337_s24/I0</td>
</tr>
<tr>
<td>13.337</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">machine/n8337_s24/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>machine/n8337_s19/I2</td>
</tr>
<tr>
<td>13.757</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td style=" background: #97FFFF;">machine/n8337_s19/F</td>
</tr>
<tr>
<td>13.914</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[3][A]</td>
<td>machine/n8337_s15/I1</td>
</tr>
<tr>
<td>14.204</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C25[3][A]</td>
<td style=" background: #97FFFF;">machine/n8337_s15/F</td>
</tr>
<tr>
<td>14.798</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>machine/n8337_s12/I2</td>
</tr>
<tr>
<td>15.061</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">machine/n8337_s12/F</td>
</tr>
<tr>
<td>15.761</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>machine/n8337_s11/I2</td>
</tr>
<tr>
<td>16.023</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">machine/n8337_s11/F</td>
</tr>
<tr>
<td>16.161</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>machine/n8337_s10/I3</td>
</tr>
<tr>
<td>16.423</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" background: #97FFFF;">machine/n8337_s10/F</td>
</tr>
<tr>
<td>16.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.962</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>machine/tmp_rd_27_s1/CLK</td>
</tr>
<tr>
<td>12.898</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>machine/tmp_rd_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.162, 45.792%; route: 6.912, 51.365%; tC2Q: 0.382, 2.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.311%; route: 1.916, 64.689%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.847</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>machine/tmp_rd_7_s14/I0</td>
</tr>
<tr>
<td>7.438</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_7_s14/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>machine/tmp_rd_7_s12/I3</td>
</tr>
<tr>
<td>7.838</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_7_s12/F</td>
</tr>
<tr>
<td>7.843</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>machine/tmp_rd_7_s9/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_7_s9/F</td>
</tr>
<tr>
<td>9.141</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>machine/n55_s9/I0</td>
</tr>
<tr>
<td>9.602</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C30[1][B]</td>
<td style=" background: #97FFFF;">machine/n55_s9/F</td>
</tr>
<tr>
<td>9.607</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>machine/n55_s5/I0</td>
</tr>
<tr>
<td>10.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">machine/n55_s5/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>machine/n8351_s32/I1</td>
</tr>
<tr>
<td>10.804</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">machine/n8351_s32/F</td>
</tr>
<tr>
<td>10.999</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>machine/n8351_s27/I1</td>
</tr>
<tr>
<td>11.461</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">machine/n8351_s27/F</td>
</tr>
<tr>
<td>12.121</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>machine/n8335_s21/I1</td>
</tr>
<tr>
<td>12.637</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n8335_s21/F</td>
</tr>
<tr>
<td>12.984</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>machine/n8335_s15/I2</td>
</tr>
<tr>
<td>13.446</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n8335_s15/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>machine/n8335_s12/I1</td>
</tr>
<tr>
<td>14.606</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td style=" background: #97FFFF;">machine/n8335_s12/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][B]</td>
<td>machine/n8335_s11/I2</td>
</tr>
<tr>
<td>15.284</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][B]</td>
<td style=" background: #97FFFF;">machine/n8335_s11/F</td>
</tr>
<tr>
<td>15.857</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>machine/n8335_s10/I3</td>
</tr>
<tr>
<td>16.383</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" background: #97FFFF;">machine/n8335_s10/F</td>
</tr>
<tr>
<td>16.383</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.950</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>machine/tmp_rd_29_s1/CLK</td>
</tr>
<tr>
<td>12.887</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>machine/tmp_rd_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.304, 54.435%; route: 5.731, 42.715%; tC2Q: 0.382, 2.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.453%; route: 1.904, 64.547%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.538</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>machine/tmp_rd_17_s14/I0</td>
</tr>
<tr>
<td>7.803</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s14/F</td>
</tr>
<tr>
<td>8.131</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>machine/tmp_rd_17_s12/I3</td>
</tr>
<tr>
<td>8.393</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s12/F</td>
</tr>
<tr>
<td>9.094</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>machine/tmp_rd_17_s9/I2</td>
</tr>
<tr>
<td>9.357</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s9/F</td>
</tr>
<tr>
<td>9.927</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>machine/n47_s12/I0</td>
</tr>
<tr>
<td>10.217</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">machine/n47_s12/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>machine/n49_s8/I1</td>
</tr>
<tr>
<td>10.861</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">machine/n49_s8/F</td>
</tr>
<tr>
<td>11.211</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>machine/n8356_s26/I1</td>
</tr>
<tr>
<td>11.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">machine/n8356_s26/F</td>
</tr>
<tr>
<td>12.077</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[3][B]</td>
<td>machine/n8360_s30/I0</td>
</tr>
<tr>
<td>12.492</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C27[3][B]</td>
<td style=" background: #97FFFF;">machine/n8360_s30/F</td>
</tr>
<tr>
<td>12.649</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>machine/n8360_s28/I0</td>
</tr>
<tr>
<td>13.064</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">machine/n8360_s28/F</td>
</tr>
<tr>
<td>13.412</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td>machine/n8360_s25/I0</td>
</tr>
<tr>
<td>13.938</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">machine/n8360_s25/F</td>
</tr>
<tr>
<td>14.076</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>machine/n8360_s18/I2</td>
</tr>
<tr>
<td>14.602</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td style=" background: #97FFFF;">machine/n8360_s18/F</td>
</tr>
<tr>
<td>15.006</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>machine/n8360_s12/I2</td>
</tr>
<tr>
<td>15.522</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">machine/n8360_s12/F</td>
</tr>
<tr>
<td>15.887</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>machine/n8360_s10/I2</td>
</tr>
<tr>
<td>16.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">machine/n8360_s10/F</td>
</tr>
<tr>
<td>16.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.972</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>machine/tmp_rd_4_s1/CLK</td>
</tr>
<tr>
<td>12.908</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>machine/tmp_rd_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.617, 49.247%; route: 6.437, 47.907%; tC2Q: 0.382, 2.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.199%; route: 1.926, 64.801%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.847</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>machine/tmp_rd_7_s14/I0</td>
</tr>
<tr>
<td>7.438</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_7_s14/F</td>
</tr>
<tr>
<td>7.576</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>machine/tmp_rd_7_s12/I3</td>
</tr>
<tr>
<td>7.838</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_7_s12/F</td>
</tr>
<tr>
<td>7.843</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>machine/tmp_rd_7_s9/I2</td>
</tr>
<tr>
<td>8.304</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_7_s9/F</td>
</tr>
<tr>
<td>9.141</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>machine/n55_s9/I0</td>
</tr>
<tr>
<td>9.602</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C30[1][B]</td>
<td style=" background: #97FFFF;">machine/n55_s9/F</td>
</tr>
<tr>
<td>9.607</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>machine/n55_s5/I0</td>
</tr>
<tr>
<td>10.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">machine/n55_s5/F</td>
</tr>
<tr>
<td>10.288</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>machine/n8351_s32/I1</td>
</tr>
<tr>
<td>10.804</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">machine/n8351_s32/F</td>
</tr>
<tr>
<td>11.154</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td>machine/n8339_s32/I2</td>
</tr>
<tr>
<td>11.676</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C30[3][B]</td>
<td style=" background: #97FFFF;">machine/n8339_s32/F</td>
</tr>
<tr>
<td>12.182</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>machine/n8339_s28/I2</td>
</tr>
<tr>
<td>12.708</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n8339_s28/F</td>
</tr>
<tr>
<td>13.056</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>machine/n8339_s18/I2</td>
</tr>
<tr>
<td>13.572</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">machine/n8339_s18/F</td>
</tr>
<tr>
<td>14.074</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td>machine/n8339_s13/I1</td>
</tr>
<tr>
<td>14.337</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td style=" background: #97FFFF;">machine/n8339_s13/F</td>
</tr>
<tr>
<td>14.831</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[3][B]</td>
<td>machine/n8339_s11/I3</td>
</tr>
<tr>
<td>15.328</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[3][B]</td>
<td style=" background: #97FFFF;">machine/n8339_s11/F</td>
</tr>
<tr>
<td>15.866</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>machine/n8339_s10/I3</td>
</tr>
<tr>
<td>16.387</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">machine/n8339_s10/F</td>
</tr>
<tr>
<td>16.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.960</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>machine/tmp_rd_25_s1/CLK</td>
</tr>
<tr>
<td>12.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>machine/tmp_rd_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.136, 53.171%; route: 5.903, 43.979%; tC2Q: 0.382, 2.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.341%; route: 1.914, 64.659%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.243</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>machine/n8441_s15/I3</td>
</tr>
<tr>
<td>14.769</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">machine/n8441_s15/F</td>
</tr>
<tr>
<td>14.907</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>machine/n8441_s14/I3</td>
</tr>
<tr>
<td>15.423</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">machine/n8441_s14/F</td>
</tr>
<tr>
<td>15.426</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td>machine/n8441_s10/I1</td>
</tr>
<tr>
<td>15.952</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" background: #97FFFF;">machine/n8441_s10/F</td>
</tr>
<tr>
<td>16.109</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>machine/n8441_s7/I2</td>
</tr>
<tr>
<td>16.372</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">machine/n8441_s7/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" font-weight:bold;">machine/pc_next_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>machine/pc_next_25_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>machine/pc_next_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.965, 51.953%; route: 6.059, 45.193%; tC2Q: 0.382, 2.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>machine/tmp_rd_2_s15/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s15/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>machine/tmp_rd_2_s13/I3</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s13/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>machine/tmp_rd_2_s9/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_2_s9/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td>machine/n1526_s0/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>10.606</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>10.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>10.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>10.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>10.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>10.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>10.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>10.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>10.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>10.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>10.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>10.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C21[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>11.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>11.056</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>11.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>11.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>11.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>11.206</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>11.256</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>11.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>11.356</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>11.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>11.406</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>11.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>11.456</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>11.456</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>11.506</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>11.556</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>11.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>11.606</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>11.656</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>11.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>11.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>11.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>11.906</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>11.956</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>11.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>12.006</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>12.909</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>machine/n8435_s23/I1</td>
</tr>
<tr>
<td>13.172</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8435_s23/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>machine/n8435_s21/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s21/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>machine/n8438_s16/I3</td>
</tr>
<tr>
<td>14.971</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">machine/n8438_s16/F</td>
</tr>
<tr>
<td>15.108</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td>machine/n8438_s15/I3</td>
</tr>
<tr>
<td>15.398</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td style=" background: #97FFFF;">machine/n8438_s15/F</td>
</tr>
<tr>
<td>15.403</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>machine/n8438_s10/I1</td>
</tr>
<tr>
<td>15.929</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td style=" background: #97FFFF;">machine/n8438_s10/F</td>
</tr>
<tr>
<td>16.087</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>machine/n8438_s7/I2</td>
</tr>
<tr>
<td>16.349</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">machine/n8438_s7/F</td>
</tr>
<tr>
<td>16.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.944</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>machine/pc_next_28_s0/CLK</td>
</tr>
<tr>
<td>12.881</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>machine/pc_next_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.477, 48.398%; route: 6.524, 48.744%; tC2Q: 0.382, 2.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.524%; route: 1.898, 64.476%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.538</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>machine/tmp_rd_0_s89/I0</td>
</tr>
<tr>
<td>7.801</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s89/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>machine/tmp_rd_0_s81/I3</td>
</tr>
<tr>
<td>8.512</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s81/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][B]</td>
<td>machine/tmp_rd_0_s77/I2</td>
</tr>
<tr>
<td>9.104</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C22[0][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s77/F</td>
</tr>
<tr>
<td>10.022</td>
<td>0.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>machine/tmp_rd_0_s75/I0</td>
</tr>
<tr>
<td>10.538</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s75/F</td>
</tr>
<tr>
<td>10.541</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>machine/tmp_rd_0_s73/I1</td>
</tr>
<tr>
<td>11.002</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s73/F</td>
</tr>
<tr>
<td>11.004</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>machine/n8364_s86/I0</td>
</tr>
<tr>
<td>11.531</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">machine/n8364_s86/F</td>
</tr>
<tr>
<td>11.688</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>machine/n8364_s58/I3</td>
</tr>
<tr>
<td>12.214</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">machine/n8364_s58/F</td>
</tr>
<tr>
<td>12.407</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>machine/n8364_s41/I0</td>
</tr>
<tr>
<td>12.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">machine/n8364_s41/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>machine/n8364_s25/I0</td>
</tr>
<tr>
<td>13.967</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">machine/n8364_s25/F</td>
</tr>
<tr>
<td>14.861</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>machine/n8364_s13/I3</td>
</tr>
<tr>
<td>15.377</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td style=" background: #97FFFF;">machine/n8364_s13/F</td>
</tr>
<tr>
<td>15.914</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>machine/n8364_s10/I2</td>
</tr>
<tr>
<td>16.376</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td style=" background: #97FFFF;">machine/n8364_s10/F</td>
</tr>
<tr>
<td>16.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.975</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>machine/tmp_rd_0_s1/CLK</td>
</tr>
<tr>
<td>12.912</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>machine/tmp_rd_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.418, 47.856%; route: 6.610, 49.292%; tC2Q: 0.382, 2.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.155%; route: 1.929, 64.845%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.538</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>machine/tmp_rd_17_s14/I0</td>
</tr>
<tr>
<td>7.803</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s14/F</td>
</tr>
<tr>
<td>8.131</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>machine/tmp_rd_17_s12/I3</td>
</tr>
<tr>
<td>8.393</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s12/F</td>
</tr>
<tr>
<td>9.094</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>machine/tmp_rd_17_s9/I2</td>
</tr>
<tr>
<td>9.357</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s9/F</td>
</tr>
<tr>
<td>10.048</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>machine/n48_s12/I1</td>
</tr>
<tr>
<td>10.463</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">machine/n48_s12/F</td>
</tr>
<tr>
<td>10.603</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>machine/n50_s8/I1</td>
</tr>
<tr>
<td>11.129</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">machine/n50_s8/F</td>
</tr>
<tr>
<td>11.269</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][B]</td>
<td>machine/n8347_s36/I0</td>
</tr>
<tr>
<td>11.786</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C37[1][B]</td>
<td style=" background: #97FFFF;">machine/n8347_s36/F</td>
</tr>
<tr>
<td>12.136</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>machine/n8347_s33/I0</td>
</tr>
<tr>
<td>12.652</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C36[0][B]</td>
<td style=" background: #97FFFF;">machine/n8347_s33/F</td>
</tr>
<tr>
<td>13.192</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>machine/n8363_s23/I1</td>
</tr>
<tr>
<td>13.718</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">machine/n8363_s23/F</td>
</tr>
<tr>
<td>14.232</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td>machine/n8363_s16/I0</td>
</tr>
<tr>
<td>14.647</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td style=" background: #97FFFF;">machine/n8363_s16/F</td>
</tr>
<tr>
<td>15.478</td>
<td>0.831</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>machine/n8363_s12/I0</td>
</tr>
<tr>
<td>15.939</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">machine/n8363_s12/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>machine/n8363_s10/I2</td>
</tr>
<tr>
<td>16.359</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">machine/n8363_s10/F</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.960</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>machine/tmp_rd_1_s1/CLK</td>
</tr>
<tr>
<td>12.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>machine/tmp_rd_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.009, 44.862%; route: 7.002, 52.282%; tC2Q: 0.382, 2.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.341%; route: 1.914, 64.659%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.538</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>machine/tmp_rd_0_s89/I0</td>
</tr>
<tr>
<td>7.801</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s89/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>machine/tmp_rd_0_s81/I3</td>
</tr>
<tr>
<td>8.512</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s81/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][B]</td>
<td>machine/tmp_rd_0_s77/I2</td>
</tr>
<tr>
<td>9.077</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R24C22[0][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s77/F</td>
</tr>
<tr>
<td>10.018</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][A]</td>
<td>machine/n1524_s1/I0</td>
</tr>
<tr>
<td>10.574</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s1/COUT</td>
</tr>
<tr>
<td>10.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>machine/n1525_s1/CIN</td>
</tr>
<tr>
<td>10.624</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s1/COUT</td>
</tr>
<tr>
<td>10.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>machine/n1526_s1/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s1/COUT</td>
</tr>
<tr>
<td>10.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[1][B]</td>
<td>machine/n1527_s1/CIN</td>
</tr>
<tr>
<td>10.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s1/COUT</td>
</tr>
<tr>
<td>10.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[2][A]</td>
<td>machine/n1528_s1/CIN</td>
</tr>
<tr>
<td>10.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s1/COUT</td>
</tr>
<tr>
<td>10.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[2][B]</td>
<td>machine/n1529_s1/CIN</td>
</tr>
<tr>
<td>10.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s1/COUT</td>
</tr>
<tr>
<td>10.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[0][A]</td>
<td>machine/n1530_s1/CIN</td>
</tr>
<tr>
<td>10.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s1/COUT</td>
</tr>
<tr>
<td>10.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>machine/n1531_s1/CIN</td>
</tr>
<tr>
<td>10.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s1/COUT</td>
</tr>
<tr>
<td>10.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>machine/n1532_s1/CIN</td>
</tr>
<tr>
<td>10.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s1/COUT</td>
</tr>
<tr>
<td>10.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[1][B]</td>
<td>machine/n1533_s1/CIN</td>
</tr>
<tr>
<td>11.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s1/COUT</td>
</tr>
<tr>
<td>11.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[2][A]</td>
<td>machine/n1534_s1/CIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s1/COUT</td>
</tr>
<tr>
<td>11.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[2][B]</td>
<td>machine/n1535_s1/CIN</td>
</tr>
<tr>
<td>11.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s1/COUT</td>
</tr>
<tr>
<td>11.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][A]</td>
<td>machine/n1536_s1/CIN</td>
</tr>
<tr>
<td>11.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s1/COUT</td>
</tr>
<tr>
<td>11.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>machine/n1537_s1/CIN</td>
</tr>
<tr>
<td>11.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s1/COUT</td>
</tr>
<tr>
<td>11.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>machine/n1538_s1/CIN</td>
</tr>
<tr>
<td>11.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s1/COUT</td>
</tr>
<tr>
<td>11.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>machine/n1539_s1/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s1/COUT</td>
</tr>
<tr>
<td>11.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td>machine/n1540_s1/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s1/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>machine/n1541_s1/CIN</td>
</tr>
<tr>
<td>11.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s1/COUT</td>
</tr>
<tr>
<td>11.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>machine/n1542_s1/CIN</td>
</tr>
<tr>
<td>11.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s1/COUT</td>
</tr>
<tr>
<td>11.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[0][B]</td>
<td>machine/n1543_s1/CIN</td>
</tr>
<tr>
<td>11.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s1/COUT</td>
</tr>
<tr>
<td>11.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[1][A]</td>
<td>machine/n1544_s1/CIN</td>
</tr>
<tr>
<td>11.574</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s1/COUT</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[1][B]</td>
<td>machine/n1545_s1/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s1/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[2][A]</td>
<td>machine/n1546_s1/CIN</td>
</tr>
<tr>
<td>11.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s1/COUT</td>
</tr>
<tr>
<td>11.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td>machine/n1547_s1/CIN</td>
</tr>
<tr>
<td>11.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s1/COUT</td>
</tr>
<tr>
<td>11.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>machine/n1548_s1/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s1/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>machine/n1549_s1/CIN</td>
</tr>
<tr>
<td>11.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s1/COUT</td>
</tr>
<tr>
<td>11.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>machine/n1550_s1/CIN</td>
</tr>
<tr>
<td>11.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s1/COUT</td>
</tr>
<tr>
<td>11.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>machine/n1551_s1/CIN</td>
</tr>
<tr>
<td>11.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s1/COUT</td>
</tr>
<tr>
<td>11.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>machine/n1552_s1/CIN</td>
</tr>
<tr>
<td>11.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s1/COUT</td>
</tr>
<tr>
<td>11.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>machine/n1553_s1/CIN</td>
</tr>
<tr>
<td>12.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s1/COUT</td>
</tr>
<tr>
<td>12.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>machine/n1554_s1/CIN</td>
</tr>
<tr>
<td>12.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s1/COUT</td>
</tr>
<tr>
<td>12.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>machine/n1555_s2/CIN</td>
</tr>
<tr>
<td>12.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s2/COUT</td>
</tr>
<tr>
<td>13.123</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>machine/n8435_s20/I1</td>
</tr>
<tr>
<td>13.386</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s20/F</td>
</tr>
<tr>
<td>14.168</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>machine/n8442_s14/I0</td>
</tr>
<tr>
<td>14.694</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">machine/n8442_s14/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>machine/n8442_s13/I3</td>
</tr>
<tr>
<td>15.213</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">machine/n8442_s13/F</td>
</tr>
<tr>
<td>15.351</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>machine/n8442_s10/I1</td>
</tr>
<tr>
<td>15.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">machine/n8442_s10/F</td>
</tr>
<tr>
<td>15.941</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>machine/n8442_s7/I2</td>
</tr>
<tr>
<td>16.356</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">machine/n8442_s7/F</td>
</tr>
<tr>
<td>16.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">machine/pc_next_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.975</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>machine/pc_next_24_s0/CLK</td>
</tr>
<tr>
<td>12.911</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>machine/pc_next_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.429, 48.012%; route: 6.579, 49.132%; tC2Q: 0.382, 2.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.159%; route: 1.929, 64.841%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.923</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.538</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>machine/tmp_rd_17_s14/I0</td>
</tr>
<tr>
<td>7.803</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s14/F</td>
</tr>
<tr>
<td>8.131</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>machine/tmp_rd_17_s12/I3</td>
</tr>
<tr>
<td>8.393</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s12/F</td>
</tr>
<tr>
<td>9.094</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>machine/tmp_rd_17_s9/I2</td>
</tr>
<tr>
<td>9.357</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_17_s9/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>machine/n47_s11/I0</td>
</tr>
<tr>
<td>10.561</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">machine/n47_s11/F</td>
</tr>
<tr>
<td>10.566</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][B]</td>
<td>machine/n45_s8/I1</td>
</tr>
<tr>
<td>10.828</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C35[0][B]</td>
<td style=" background: #97FFFF;">machine/n45_s8/F</td>
</tr>
<tr>
<td>11.238</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>machine/n8341_s34/I0</td>
</tr>
<tr>
<td>11.501</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">machine/n8341_s34/F</td>
</tr>
<tr>
<td>11.638</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>machine/n8341_s32/I3</td>
</tr>
<tr>
<td>11.901</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td style=" background: #97FFFF;">machine/n8341_s32/F</td>
</tr>
<tr>
<td>11.903</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>machine/n8341_s29/I0</td>
</tr>
<tr>
<td>12.364</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">machine/n8341_s29/F</td>
</tr>
<tr>
<td>12.522</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>machine/n8341_s26/I1</td>
</tr>
<tr>
<td>13.038</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">machine/n8341_s26/F</td>
</tr>
<tr>
<td>13.196</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>machine/n8341_s20/I0</td>
</tr>
<tr>
<td>13.722</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td style=" background: #97FFFF;">machine/n8341_s20/F</td>
</tr>
<tr>
<td>14.316</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td>machine/n8341_s14/I2</td>
</tr>
<tr>
<td>14.842</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" background: #97FFFF;">machine/n8341_s14/F</td>
</tr>
<tr>
<td>15.166</td>
<td>0.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>machine/n8341_s11/I3</td>
</tr>
<tr>
<td>15.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" background: #97FFFF;">machine/n8341_s11/F</td>
</tr>
<tr>
<td>16.102</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>machine/n8341_s10/I3</td>
</tr>
<tr>
<td>16.364</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td style=" background: #97FFFF;">machine/n8341_s10/F</td>
</tr>
<tr>
<td>16.364</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>machine/tmp_rd_23_s1/CLK</td>
</tr>
<tr>
<td>12.923</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>machine/tmp_rd_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.229, 46.488%; route: 6.787, 50.658%; tC2Q: 0.382, 2.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.023%; route: 1.941, 64.977%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs1_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>machine/rs1_2_s3/CLK</td>
</tr>
<tr>
<td>3.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">machine/rs1_2_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td>machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/RAD[0]</td>
</tr>
<tr>
<td>4.416</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_regfile[0]_ER_RS_0_0_s5/DO</td>
</tr>
<tr>
<td>4.573</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>machine/regfile[0]_ER_RS_s238/I0</td>
</tr>
<tr>
<td>4.838</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s238/F</td>
</tr>
<tr>
<td>5.376</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>machine/regfile[0]_ER_RS_s314/I1</td>
</tr>
<tr>
<td>5.902</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_RS_s314/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>machine/regfile[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>6.874</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>7.538</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>machine/tmp_rd_0_s89/I0</td>
</tr>
<tr>
<td>7.801</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s89/F</td>
</tr>
<tr>
<td>8.249</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>machine/tmp_rd_0_s81/I3</td>
</tr>
<tr>
<td>8.512</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s81/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][B]</td>
<td>machine/tmp_rd_0_s77/I2</td>
</tr>
<tr>
<td>9.077</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R24C22[0][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s77/F</td>
</tr>
<tr>
<td>10.018</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][A]</td>
<td>machine/n1524_s1/I0</td>
</tr>
<tr>
<td>10.574</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s1/COUT</td>
</tr>
<tr>
<td>10.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>machine/n1525_s1/CIN</td>
</tr>
<tr>
<td>10.624</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s1/COUT</td>
</tr>
<tr>
<td>10.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>machine/n1526_s1/CIN</td>
</tr>
<tr>
<td>10.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s1/COUT</td>
</tr>
<tr>
<td>10.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[1][B]</td>
<td>machine/n1527_s1/CIN</td>
</tr>
<tr>
<td>10.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s1/COUT</td>
</tr>
<tr>
<td>10.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[2][A]</td>
<td>machine/n1528_s1/CIN</td>
</tr>
<tr>
<td>10.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s1/COUT</td>
</tr>
<tr>
<td>10.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[2][B]</td>
<td>machine/n1529_s1/CIN</td>
</tr>
<tr>
<td>10.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s1/COUT</td>
</tr>
<tr>
<td>10.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[0][A]</td>
<td>machine/n1530_s1/CIN</td>
</tr>
<tr>
<td>10.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s1/COUT</td>
</tr>
<tr>
<td>10.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>machine/n1531_s1/CIN</td>
</tr>
<tr>
<td>10.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s1/COUT</td>
</tr>
<tr>
<td>10.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>machine/n1532_s1/CIN</td>
</tr>
<tr>
<td>10.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s1/COUT</td>
</tr>
<tr>
<td>10.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[1][B]</td>
<td>machine/n1533_s1/CIN</td>
</tr>
<tr>
<td>11.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s1/COUT</td>
</tr>
<tr>
<td>11.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[2][A]</td>
<td>machine/n1534_s1/CIN</td>
</tr>
<tr>
<td>11.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s1/COUT</td>
</tr>
<tr>
<td>11.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C35[2][B]</td>
<td>machine/n1535_s1/CIN</td>
</tr>
<tr>
<td>11.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s1/COUT</td>
</tr>
<tr>
<td>11.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][A]</td>
<td>machine/n1536_s1/CIN</td>
</tr>
<tr>
<td>11.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s1/COUT</td>
</tr>
<tr>
<td>11.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>machine/n1537_s1/CIN</td>
</tr>
<tr>
<td>11.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s1/COUT</td>
</tr>
<tr>
<td>11.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>machine/n1538_s1/CIN</td>
</tr>
<tr>
<td>11.274</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s1/COUT</td>
</tr>
<tr>
<td>11.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>machine/n1539_s1/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s1/COUT</td>
</tr>
<tr>
<td>11.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td>machine/n1540_s1/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s1/COUT</td>
</tr>
<tr>
<td>11.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>machine/n1541_s1/CIN</td>
</tr>
<tr>
<td>11.424</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s1/COUT</td>
</tr>
<tr>
<td>11.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>machine/n1542_s1/CIN</td>
</tr>
<tr>
<td>11.474</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s1/COUT</td>
</tr>
<tr>
<td>11.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[0][B]</td>
<td>machine/n1543_s1/CIN</td>
</tr>
<tr>
<td>11.524</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s1/COUT</td>
</tr>
<tr>
<td>11.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[1][A]</td>
<td>machine/n1544_s1/CIN</td>
</tr>
<tr>
<td>11.574</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s1/COUT</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[1][B]</td>
<td>machine/n1545_s1/CIN</td>
</tr>
<tr>
<td>11.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s1/COUT</td>
</tr>
<tr>
<td>11.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[2][A]</td>
<td>machine/n1546_s1/CIN</td>
</tr>
<tr>
<td>11.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s1/COUT</td>
</tr>
<tr>
<td>11.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td>machine/n1547_s1/CIN</td>
</tr>
<tr>
<td>11.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s1/COUT</td>
</tr>
<tr>
<td>11.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>machine/n1548_s1/CIN</td>
</tr>
<tr>
<td>11.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s1/COUT</td>
</tr>
<tr>
<td>11.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>machine/n1549_s1/CIN</td>
</tr>
<tr>
<td>11.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s1/COUT</td>
</tr>
<tr>
<td>11.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>machine/n1550_s1/CIN</td>
</tr>
<tr>
<td>11.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s1/COUT</td>
</tr>
<tr>
<td>11.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>machine/n1551_s1/CIN</td>
</tr>
<tr>
<td>11.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s1/COUT</td>
</tr>
<tr>
<td>11.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>machine/n1552_s1/CIN</td>
</tr>
<tr>
<td>11.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s1/COUT</td>
</tr>
<tr>
<td>11.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>machine/n1553_s1/CIN</td>
</tr>
<tr>
<td>12.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s1/COUT</td>
</tr>
<tr>
<td>12.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>machine/n1554_s1/CIN</td>
</tr>
<tr>
<td>12.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s1/COUT</td>
</tr>
<tr>
<td>12.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>machine/n1555_s2/CIN</td>
</tr>
<tr>
<td>12.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s2/COUT</td>
</tr>
<tr>
<td>13.123</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>machine/n8435_s20/I1</td>
</tr>
<tr>
<td>13.386</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">machine/n8435_s20/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td>machine/n8440_s15/I0</td>
</tr>
<tr>
<td>14.808</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">machine/n8440_s15/F</td>
</tr>
<tr>
<td>14.946</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>machine/n8440_s14/I3</td>
</tr>
<tr>
<td>15.208</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">machine/n8440_s14/F</td>
</tr>
<tr>
<td>15.211</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>machine/n8440_s10/I1</td>
</tr>
<tr>
<td>15.732</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">machine/n8440_s10/F</td>
</tr>
<tr>
<td>15.869</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>machine/n8440_s7/I2</td>
</tr>
<tr>
<td>16.331</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" background: #97FFFF;">machine/n8440_s7/F</td>
</tr>
<tr>
<td>16.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">machine/pc_next_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.960</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>machine/pc_next_26_s0/CLK</td>
</tr>
<tr>
<td>12.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>machine/pc_next_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.475, 48.447%; route: 6.507, 48.691%; tC2Q: 0.382, 2.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.341%; route: 1.914, 64.659%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_wdata_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.467</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>machine/dmem_wdata_27_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td style=" font-weight:bold;">machine/dmem_wdata_27_s0/Q</td>
</tr>
<tr>
<td>1.702</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">dmem/ram_mem_3_ram_mem_3_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.697%; route: 0.694, 47.303%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_wdata_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.477</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>machine/dmem_wdata_25_s0/CLK</td>
</tr>
<tr>
<td>1.621</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td style=" font-weight:bold;">machine/dmem_wdata_25_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">dmem/ram_mem_3_ram_mem_3_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.340%; route: 0.704, 47.660%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_wdata_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.458</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>machine/dmem_wdata_26_s0/CLK</td>
</tr>
<tr>
<td>1.599</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" font-weight:bold;">machine/dmem_wdata_26_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">dmem/ram_mem_3_ram_mem_3_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 53.022%; route: 0.685, 46.978%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_wdata_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.467</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>machine/dmem_wdata_24_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" font-weight:bold;">machine/dmem_wdata_24_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">dmem/ram_mem_3_ram_mem_3_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.697%; route: 0.694, 47.303%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.478</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>machine/tmp_rd_23_s1/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C29[1][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_23_s1/Q</td>
</tr>
<tr>
<td>1.732</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">machine/gowin_add_SDPB_rs1_rs1_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.513</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.313%; route: 0.705, 47.687%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.113, 44.488%; tC2Q: 0.141, 55.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.477</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>machine/dmem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R17C33[1][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_5_s1/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>0.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">dmem/ram_mem_0_ram_mem_0_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.358%; route: 0.704, 47.642%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 49.097%; tC2Q: 0.141, 50.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>machine/tmp_rd_6_s1/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_6_s1/Q</td>
</tr>
<tr>
<td>1.758</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">machine/rs1_rs1_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>machine/rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.148, 50.685%; tC2Q: 0.144, 49.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.477</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>machine/dmem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>1.621</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C33[1][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_5_s1/Q</td>
</tr>
<tr>
<td>1.764</td>
<td>0.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">dmem/ram_mem_0_ram_mem_0_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.511</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.358%; route: 0.704, 47.642%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.143, 49.826%; tC2Q: 0.144, 50.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/rs2_rs2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>machine/tmp_rd_6_s1/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_6_s1/Q</td>
</tr>
<tr>
<td>1.758</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">machine/rs2_rs2_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>machine/rs2_rs2_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.505</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>machine/rs2_rs2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.148, 50.685%; tC2Q: 0.144, 49.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.661%; route: 0.695, 47.339%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.463</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>machine/tmp_rd_8_s1/CLK</td>
</tr>
<tr>
<td>1.604</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C27[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_8_s1/Q</td>
</tr>
<tr>
<td>1.772</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">machine/rs1_rs1_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>machine/rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.841%; route: 0.690, 47.159%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.168, 54.369%; tC2Q: 0.141, 45.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_wdata_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.463</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>machine/dmem_wdata_15_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" font-weight:bold;">machine/dmem_wdata_15_s0/Q</td>
</tr>
<tr>
<td>1.798</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.513</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.841%; route: 0.690, 47.159%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_wdata_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.473</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>machine/dmem_wdata_14_s0/CLK</td>
</tr>
<tr>
<td>1.617</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" font-weight:bold;">machine/dmem_wdata_14_s0/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.513</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.482%; route: 0.700, 47.518%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>machine/dmem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C35[3][B]</td>
<td style=" font-weight:bold;">machine/dmem_addr_13_s1/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">dmem/ram_mem_0_ram_mem_0_0_0_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.511</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.194, 57.396%; tC2Q: 0.144, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>machine/dmem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C35[3][B]</td>
<td style=" font-weight:bold;">machine/dmem_addr_13_s1/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">dmem/ram_mem_0_ram_mem_0_0_0_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.194, 57.396%; tC2Q: 0.144, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>machine/dmem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">machine/dmem_addr_10_s1/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">dmem/ram_mem_0_ram_mem_0_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.511</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 56.886%; tC2Q: 0.144, 43.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_wdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.467</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>machine/dmem_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">machine/dmem_wdata_7_s0/Q</td>
</tr>
<tr>
<td>1.802</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dmem/ram_mem_0_ram_mem_0_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.505</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.697%; route: 0.694, 47.303%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.661%; route: 0.695, 47.339%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_wdata_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.467</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>machine/dmem_wdata_5_s0/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" font-weight:bold;">machine/dmem_wdata_5_s0/Q</td>
</tr>
<tr>
<td>1.802</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dmem/ram_mem_0_ram_mem_0_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.505</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.697%; route: 0.694, 47.303%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.661%; route: 0.695, 47.339%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>machine/dmem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">machine/dmem_addr_10_s1/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">dmem/ram_mem_0_ram_mem_0_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 56.886%; tC2Q: 0.144, 43.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>machine/dmem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">machine/dmem_addr_9_s1/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">dmem/ram_mem_0_ram_mem_0_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 56.886%; tC2Q: 0.144, 43.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.467</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>machine/tmp_rd_11_s1/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_11_s1/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">machine/rs1_rs1_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>machine/rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.697%; route: 0.694, 47.303%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 57.771%; tC2Q: 0.144, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rd_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.470</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>machine/rd_4_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R18C27[2][A]</td>
<td style=" font-weight:bold;">machine/rd_4_s0/Q</td>
</tr>
<tr>
<td>1.809</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">machine/rs1_rs1_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>machine/rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.598%; route: 0.697, 47.402%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 57.522%; tC2Q: 0.144, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>machine/dmem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">machine/dmem_addr_10_s1/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dmem/ram_mem_0_ram_mem_0_0_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.507</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 56.886%; tC2Q: 0.144, 43.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/dmem_addr_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>machine/dmem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C35[3][B]</td>
<td style=" font-weight:bold;">machine/dmem_addr_13_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">dmem/ram_mem_0_ram_mem_0_0_1_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.505</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 57.647%; tC2Q: 0.144, 42.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.661%; route: 0.695, 47.339%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.467</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>machine/tmp_rd_22_s1/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_22_s1/Q</td>
</tr>
<tr>
<td>1.814</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">machine/gowin_add_SDPB_rs1_rs1_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.513</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.688%; route: 0.694, 47.312%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 58.501%; tC2Q: 0.144, 41.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.470</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td>machine/tmp_rd_16_s1/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C27[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_16_s1/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">machine/gowin_add_SDPB_rs1_rs1_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>357</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.513</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.598%; route: 0.697, 47.402%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.201, 58.261%; tC2Q: 0.144, 41.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/gowin_add_SDPB_rs2_rs2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>machine/gowin_add_SDPB_rs2_rs2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>machine/gowin_add_SDPB_rs2_rs2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>6.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/gowin_add_SDPB_rs2_rs2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>machine/gowin_add_SDPB_rs2_rs2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>machine/gowin_add_SDPB_rs2_rs2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>machine/gowin_add_SDPB_rs1_rs1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>357</td>
<td>clk_d</td>
<td>-3.627</td>
<td>1.978</td>
</tr>
<tr>
<td>151</td>
<td>machine/funct3[0]</td>
<td>0.564</td>
<td>2.808</td>
</tr>
<tr>
<td>114</td>
<td>machine/state[2]</td>
<td>2.986</td>
<td>2.337</td>
</tr>
<tr>
<td>113</td>
<td>machine/imm[30]</td>
<td>1.178</td>
<td>1.634</td>
</tr>
<tr>
<td>108</td>
<td>machine/funct3[1]</td>
<td>1.494</td>
<td>2.516</td>
</tr>
<tr>
<td>108</td>
<td>machine/funct3[2]</td>
<td>1.623</td>
<td>2.326</td>
</tr>
<tr>
<td>99</td>
<td>machine/imm[3]</td>
<td>1.127</td>
<td>1.953</td>
</tr>
<tr>
<td>90</td>
<td>machine/shift_amt[3]</td>
<td>1.376</td>
<td>2.074</td>
</tr>
<tr>
<td>73</td>
<td>machine/imm[1]</td>
<td>1.466</td>
<td>1.618</td>
</tr>
<tr>
<td>73</td>
<td>machine/imm[0]</td>
<td>0.715</td>
<td>1.809</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C53</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C65</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C51</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C72</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
