INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/imports/lab7_p2_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sim_1/imports/lab7_p2_files/tb_timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32bus
