// Seed: 1452193576
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    output tri0 id_5,
    input tri1 id_6,
    output wire id_7,
    input wire id_8,
    output uwire id_9
);
  assign id_9 = 1 & 1;
  wire id_11;
  if (id_3) wire id_12;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4
    , id_17, id_18,
    output wor id_5,
    input supply1 id_6,
    input wand id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wor id_12,
    input tri id_13,
    output logic id_14,
    output tri1 id_15
);
  logic [7:0][1] id_19 (
      1 & 1,
      id_9
  );
  final id_14 <= 1;
  xnor (id_8, id_19, id_13, id_18, id_6, id_10, id_11, id_9, id_7, id_17, id_4, id_1);
  module_0(
      id_0, id_10, id_6, id_9, id_1, id_8, id_4, id_15, id_2, id_8
  );
endmodule
