[2025-10-21 09:37:48,443] Running step: step_qonnx_to_finn [1/19]
[2025-10-21 09:37:48,476] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/gemm_to_matmul.py:57: UserWarning: The GemmToMatMul transformation only offers explicit support for version 9 of the Gemm node, but the ONNX version of the supplied model is 17. Thus the transformation may fail or return incomplete results.
[2025-10-21 09:37:48,477]   warnings.warn(
[2025-10-21 09:37:48,568] Running step: step_tidy_up [2/19]
[2025-10-21 09:37:48,592] Running step: step_streamline [3/19]
[2025-10-21 09:37:48,826] Mul_0_param0
[2025-10-21 09:37:48,826] Mul_0_out0
[2025-10-21 09:37:48,827] /home/changhong/prj/finn_dev/finn/src/finn/transformation/streamline/reorder.py:381: UserWarning: MatMul or Mul params are not constant, skipping
[2025-10-21 09:37:48,827]   warnings.warn("MatMul or Mul params are not constant, skipping")
[2025-10-21 09:37:48,827] Mul_3_param0
[2025-10-21 09:37:48,827] Mul_3_out0
[2025-10-21 09:37:48,827] Mul_6_param0
[2025-10-21 09:37:48,827] Mul_6_out0
[2025-10-21 09:37:48,828] Mul_9_param0
[2025-10-21 09:37:48,828] Mul_9_out0
[2025-10-21 09:37:48,965] input: "global_in"
[2025-10-21 09:37:48,965] input: "Mul_0_param0"
[2025-10-21 09:37:48,965] output: "Mul_0_out0"
[2025-10-21 09:37:48,965] name: "Mul_0"
[2025-10-21 09:37:48,965] op_type: "Mul"
[2025-10-21 09:37:48,965] input: "MatMul_0_out0"
[2025-10-21 09:37:48,965] input: "Mul_1_param0"
[2025-10-21 09:37:48,965] output: "Mul_1_out0"
[2025-10-21 09:37:48,965] name: "Mul_1"
[2025-10-21 09:37:48,965] op_type: "Mul"
[2025-10-21 09:37:48,965] input: "f7qQPh"
[2025-10-21 09:37:48,965] input: "Mul_1_param0"
[2025-10-21 09:37:48,965] output: "Mul_1_out0"
[2025-10-21 09:37:48,965] name: "Mul_1"
[2025-10-21 09:37:48,965] op_type: "Mul"
[2025-10-21 09:37:48,965] input: "MultiThreshold_0_out0"
[2025-10-21 09:37:48,965] input: "Mul_2_param0"
[2025-10-21 09:37:48,965] output: "Mul_2_out0"
[2025-10-21 09:37:48,965] name: "Mul_2"
[2025-10-21 09:37:48,965] op_type: "Mul"
[2025-10-21 09:37:48,965] input: "MatMul_1_out0"
[2025-10-21 09:37:48,965] input: "Mul_3_param0"
[2025-10-21 09:37:48,965] output: "Mul_3_out0"
[2025-10-21 09:37:48,965] name: "Mul_3"
[2025-10-21 09:37:48,965] op_type: "Mul"
[2025-10-21 09:37:48,966] input: "UAuJu7"
[2025-10-21 09:37:48,966] input: "Mul_3_param0"
[2025-10-21 09:37:48,966] output: "Mul_3_out0"
[2025-10-21 09:37:48,966] name: "Mul_3"
[2025-10-21 09:37:48,966] op_type: "Mul"
[2025-10-21 09:37:48,966] input: "MultiThreshold_1_out0"
[2025-10-21 09:37:48,966] input: "Mul_4_param0"
[2025-10-21 09:37:48,966] output: "Mul_4_out0"
[2025-10-21 09:37:48,966] name: "Mul_4"
[2025-10-21 09:37:48,966] op_type: "Mul"
[2025-10-21 09:37:48,966] input: "MatMul_2_out0"
[2025-10-21 09:37:48,966] input: "Mul_5_param0"
[2025-10-21 09:37:48,966] output: "Mul_5_out0"
[2025-10-21 09:37:48,966] name: "Mul_5"
[2025-10-21 09:37:48,966] op_type: "Mul"
[2025-10-21 09:37:48,966] input: "mQUEEw"
[2025-10-21 09:37:48,966] input: "Mul_5_param0"
[2025-10-21 09:37:48,966] output: "Mul_5_out0"
[2025-10-21 09:37:48,966] name: "Mul_5"
[2025-10-21 09:37:48,966] op_type: "Mul"
[2025-10-21 09:37:48,966] input: "MultiThreshold_2_out0"
[2025-10-21 09:37:48,966] input: "Mul_6_param0"
[2025-10-21 09:37:48,966] output: "Mul_6_out0"
[2025-10-21 09:37:48,966] name: "Mul_6"
[2025-10-21 09:37:48,966] op_type: "Mul"
[2025-10-21 09:37:48,966] input: "MatMul_3_out0"
[2025-10-21 09:37:48,966] input: "Mul_7_param0"
[2025-10-21 09:37:48,966] output: "Mul_7_out0"
[2025-10-21 09:37:48,966] name: "Mul_7"
[2025-10-21 09:37:48,966] op_type: "Mul"
[2025-10-21 09:37:48,966] input: "global_in"
[2025-10-21 09:37:48,966] input: "Mul_0_param0"
[2025-10-21 09:37:48,966] output: "Mul_0_out0"
[2025-10-21 09:37:48,966] name: "Mul_0"
[2025-10-21 09:37:48,967] op_type: "Mul"
[2025-10-21 09:37:48,967] input: "MatMul_0_out0"
[2025-10-21 09:37:48,967] input: "UCuaos"
[2025-10-21 09:37:48,967] output: "f7qQPh"
[2025-10-21 09:37:48,967] op_type: "Mul"
[2025-10-21 09:37:48,967] input: "f7qQPh"
[2025-10-21 09:37:48,967] input: "Mul_1_param0"
[2025-10-21 09:37:48,967] output: "Mul_1_out0"
[2025-10-21 09:37:48,967] name: "Mul_1"
[2025-10-21 09:37:48,967] op_type: "Mul"
[2025-10-21 09:37:48,967] input: "MultiThreshold_0_out0"
[2025-10-21 09:37:48,967] input: "Mul_2_param0"
[2025-10-21 09:37:48,967] output: "Mul_2_out0"
[2025-10-21 09:37:48,967] name: "Mul_2"
[2025-10-21 09:37:48,967] op_type: "Mul"
[2025-10-21 09:37:48,967] input: "MatMul_1_out0"
[2025-10-21 09:37:48,967] input: "L7kKKp"
[2025-10-21 09:37:48,967] output: "UAuJu7"
[2025-10-21 09:37:48,967] op_type: "Mul"
[2025-10-21 09:37:48,967] input: "UAuJu7"
[2025-10-21 09:37:48,967] input: "Mul_3_param0"
[2025-10-21 09:37:48,967] output: "Mul_3_out0"
[2025-10-21 09:37:48,967] name: "Mul_3"
[2025-10-21 09:37:48,967] op_type: "Mul"
[2025-10-21 09:37:48,967] input: "MultiThreshold_1_out0"
[2025-10-21 09:37:48,967] input: "Mul_4_param0"
[2025-10-21 09:37:48,967] output: "Mul_4_out0"
[2025-10-21 09:37:48,967] name: "Mul_4"
[2025-10-21 09:37:48,967] op_type: "Mul"
[2025-10-21 09:37:48,967] input: "MatMul_2_out0"
[2025-10-21 09:37:48,967] input: "dSyPor"
[2025-10-21 09:37:48,967] output: "mQUEEw"
[2025-10-21 09:37:48,967] op_type: "Mul"
[2025-10-21 09:37:48,967] input: "mQUEEw"
[2025-10-21 09:37:48,967] input: "Mul_5_param0"
[2025-10-21 09:37:48,967] output: "Mul_5_out0"
[2025-10-21 09:37:48,967] name: "Mul_5"
[2025-10-21 09:37:48,967] op_type: "Mul"
[2025-10-21 09:37:48,967] input: "MultiThreshold_2_out0"
[2025-10-21 09:37:48,967] input: "Mul_6_param0"
[2025-10-21 09:37:48,967] output: "Mul_6_out0"
[2025-10-21 09:37:48,967] name: "Mul_6"
[2025-10-21 09:37:48,967] op_type: "Mul"
[2025-10-21 09:37:48,967] input: "MatMul_3_out0"
[2025-10-21 09:37:48,967] input: "Mul_7_param0"
[2025-10-21 09:37:48,967] output: "Mul_7_out0"
[2025-10-21 09:37:48,967] name: "Mul_7"
[2025-10-21 09:37:48,967] op_type: "Mul"
[2025-10-21 09:37:49,110] Mul_0_param0
[2025-10-21 09:37:49,110] Mul_0_out0
[2025-10-21 09:37:49,110] Mul_1_param0
[2025-10-21 09:37:49,110] Mul_1_out0
[2025-10-21 09:37:49,110] Mul_2_param0
[2025-10-21 09:37:49,110] Mul_2_out0
[2025-10-21 09:37:49,110] Mul_3_param0
[2025-10-21 09:37:49,110] Mul_3_out0
[2025-10-21 09:37:49,155] input: "global_in"
[2025-10-21 09:37:49,155] input: "Mul_0_param0"
[2025-10-21 09:37:49,155] output: "Mul_0_out0"
[2025-10-21 09:37:49,155] name: "Mul_0"
[2025-10-21 09:37:49,155] op_type: "Mul"
[2025-10-21 09:37:49,155] input: "MultiThreshold_0_out0"
[2025-10-21 09:37:49,155] input: "Mul_1_param0"
[2025-10-21 09:37:49,155] output: "Mul_1_out0"
[2025-10-21 09:37:49,155] name: "Mul_1"
[2025-10-21 09:37:49,155] op_type: "Mul"
[2025-10-21 09:37:49,155] input: "MultiThreshold_1_out0"
[2025-10-21 09:37:49,155] input: "Mul_2_param0"
[2025-10-21 09:37:49,155] output: "Mul_2_out0"
[2025-10-21 09:37:49,155] name: "Mul_2"
[2025-10-21 09:37:49,155] op_type: "Mul"
[2025-10-21 09:37:49,155] input: "MultiThreshold_2_out0"
[2025-10-21 09:37:49,156] input: "Mul_3_param0"
[2025-10-21 09:37:49,156] output: "Mul_3_out0"
[2025-10-21 09:37:49,156] name: "Mul_3"
[2025-10-21 09:37:49,156] op_type: "Mul"
[2025-10-21 09:37:49,185] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:136: UserWarning: Assuming 2D input is NC
[2025-10-21 09:37:49,185]   warnings.warn("Assuming 2D input is NC")
[2025-10-21 09:37:49,187] Running step: step_convert_to_hw [4/19]
[2025-10-21 09:37:49,190] Running step: step_create_dataflow_partition [5/19]
[2025-10-21 09:39:59,942] Running step: step_qonnx_to_finn [1/19]
[2025-10-21 09:39:59,981] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/gemm_to_matmul.py:57: UserWarning: The GemmToMatMul transformation only offers explicit support for version 9 of the Gemm node, but the ONNX version of the supplied model is 17. Thus the transformation may fail or return incomplete results.
[2025-10-21 09:39:59,981]   warnings.warn(
[2025-10-21 09:40:00,080] Running step: step_tidy_up [2/19]
[2025-10-21 09:40:00,109] Running step: step_streamline [3/19]
[2025-10-21 09:40:00,364] Mul_0_param0
[2025-10-21 09:40:00,364] Mul_0_out0
[2025-10-21 09:40:00,364] /home/changhong/prj/finn_dev/finn/src/finn/transformation/streamline/reorder.py:381: UserWarning: MatMul or Mul params are not constant, skipping
[2025-10-21 09:40:00,364]   warnings.warn("MatMul or Mul params are not constant, skipping")
[2025-10-21 09:40:00,365] Mul_3_param0
[2025-10-21 09:40:00,365] Mul_3_out0
[2025-10-21 09:40:00,365] Mul_6_param0
[2025-10-21 09:40:00,365] Mul_6_out0
[2025-10-21 09:40:00,365] Mul_9_param0
[2025-10-21 09:40:00,365] Mul_9_out0
[2025-10-21 09:40:00,505] input: "global_in"
[2025-10-21 09:40:00,505] input: "Mul_0_param0"
[2025-10-21 09:40:00,505] output: "Mul_0_out0"
[2025-10-21 09:40:00,505] name: "Mul_0"
[2025-10-21 09:40:00,505] op_type: "Mul"
[2025-10-21 09:40:00,505] input: "MatMul_0_out0"
[2025-10-21 09:40:00,505] input: "Mul_1_param0"
[2025-10-21 09:40:00,505] output: "Mul_1_out0"
[2025-10-21 09:40:00,505] name: "Mul_1"
[2025-10-21 09:40:00,505] op_type: "Mul"
[2025-10-21 09:40:00,506] input: "Zym9V4"
[2025-10-21 09:40:00,506] input: "Mul_1_param0"
[2025-10-21 09:40:00,506] output: "Mul_1_out0"
[2025-10-21 09:40:00,506] name: "Mul_1"
[2025-10-21 09:40:00,506] op_type: "Mul"
[2025-10-21 09:40:00,506] input: "MultiThreshold_0_out0"
[2025-10-21 09:40:00,506] input: "Mul_2_param0"
[2025-10-21 09:40:00,506] output: "Mul_2_out0"
[2025-10-21 09:40:00,506] name: "Mul_2"
[2025-10-21 09:40:00,506] op_type: "Mul"
[2025-10-21 09:40:00,506] input: "MatMul_1_out0"
[2025-10-21 09:40:00,506] input: "Mul_3_param0"
[2025-10-21 09:40:00,506] output: "Mul_3_out0"
[2025-10-21 09:40:00,506] name: "Mul_3"
[2025-10-21 09:40:00,506] op_type: "Mul"
[2025-10-21 09:40:00,506] input: "gAGgi8"
[2025-10-21 09:40:00,506] input: "Mul_3_param0"
[2025-10-21 09:40:00,506] output: "Mul_3_out0"
[2025-10-21 09:40:00,506] name: "Mul_3"
[2025-10-21 09:40:00,506] op_type: "Mul"
[2025-10-21 09:40:00,506] input: "MultiThreshold_1_out0"
[2025-10-21 09:40:00,506] input: "Mul_4_param0"
[2025-10-21 09:40:00,506] output: "Mul_4_out0"
[2025-10-21 09:40:00,506] name: "Mul_4"
[2025-10-21 09:40:00,506] op_type: "Mul"
[2025-10-21 09:40:00,506] input: "MatMul_2_out0"
[2025-10-21 09:40:00,506] input: "Mul_5_param0"
[2025-10-21 09:40:00,506] output: "Mul_5_out0"
[2025-10-21 09:40:00,506] name: "Mul_5"
[2025-10-21 09:40:00,506] op_type: "Mul"
[2025-10-21 09:40:00,507] input: "641q73"
[2025-10-21 09:40:00,507] input: "Mul_5_param0"
[2025-10-21 09:40:00,507] output: "Mul_5_out0"
[2025-10-21 09:40:00,507] name: "Mul_5"
[2025-10-21 09:40:00,507] op_type: "Mul"
[2025-10-21 09:40:00,507] input: "MultiThreshold_2_out0"
[2025-10-21 09:40:00,507] input: "Mul_6_param0"
[2025-10-21 09:40:00,507] output: "Mul_6_out0"
[2025-10-21 09:40:00,507] name: "Mul_6"
[2025-10-21 09:40:00,507] op_type: "Mul"
[2025-10-21 09:40:00,507] input: "MatMul_3_out0"
[2025-10-21 09:40:00,507] input: "Mul_7_param0"
[2025-10-21 09:40:00,507] output: "Mul_7_out0"
[2025-10-21 09:40:00,507] name: "Mul_7"
[2025-10-21 09:40:00,507] op_type: "Mul"
[2025-10-21 09:40:00,507] input: "global_in"
[2025-10-21 09:40:00,507] input: "Mul_0_param0"
[2025-10-21 09:40:00,507] output: "Mul_0_out0"
[2025-10-21 09:40:00,507] name: "Mul_0"
[2025-10-21 09:40:00,507] op_type: "Mul"
[2025-10-21 09:40:00,507] input: "MatMul_0_out0"
[2025-10-21 09:40:00,507] input: "P6wpK5"
[2025-10-21 09:40:00,507] output: "Zym9V4"
[2025-10-21 09:40:00,507] op_type: "Mul"
[2025-10-21 09:40:00,507] input: "Zym9V4"
[2025-10-21 09:40:00,507] input: "Mul_1_param0"
[2025-10-21 09:40:00,507] output: "Mul_1_out0"
[2025-10-21 09:40:00,507] name: "Mul_1"
[2025-10-21 09:40:00,507] op_type: "Mul"
[2025-10-21 09:40:00,507] input: "MultiThreshold_0_out0"
[2025-10-21 09:40:00,507] input: "Mul_2_param0"
[2025-10-21 09:40:00,507] output: "Mul_2_out0"
[2025-10-21 09:40:00,507] name: "Mul_2"
[2025-10-21 09:40:00,507] op_type: "Mul"
[2025-10-21 09:40:00,507] input: "MatMul_1_out0"
[2025-10-21 09:40:00,507] input: "a3dY7o"
[2025-10-21 09:40:00,507] output: "gAGgi8"
[2025-10-21 09:40:00,507] op_type: "Mul"
[2025-10-21 09:40:00,508] input: "gAGgi8"
[2025-10-21 09:40:00,508] input: "Mul_3_param0"
[2025-10-21 09:40:00,508] output: "Mul_3_out0"
[2025-10-21 09:40:00,508] name: "Mul_3"
[2025-10-21 09:40:00,508] op_type: "Mul"
[2025-10-21 09:40:00,508] input: "MultiThreshold_1_out0"
[2025-10-21 09:40:00,508] input: "Mul_4_param0"
[2025-10-21 09:40:00,508] output: "Mul_4_out0"
[2025-10-21 09:40:00,508] name: "Mul_4"
[2025-10-21 09:40:00,508] op_type: "Mul"
[2025-10-21 09:40:00,508] input: "MatMul_2_out0"
[2025-10-21 09:40:00,508] input: "3QnFM9"
[2025-10-21 09:40:00,508] output: "641q73"
[2025-10-21 09:40:00,508] op_type: "Mul"
[2025-10-21 09:40:00,508] input: "641q73"
[2025-10-21 09:40:00,508] input: "Mul_5_param0"
[2025-10-21 09:40:00,508] output: "Mul_5_out0"
[2025-10-21 09:40:00,508] name: "Mul_5"
[2025-10-21 09:40:00,508] op_type: "Mul"
[2025-10-21 09:40:00,508] input: "MultiThreshold_2_out0"
[2025-10-21 09:40:00,508] input: "Mul_6_param0"
[2025-10-21 09:40:00,508] output: "Mul_6_out0"
[2025-10-21 09:40:00,508] name: "Mul_6"
[2025-10-21 09:40:00,508] op_type: "Mul"
[2025-10-21 09:40:00,508] input: "MatMul_3_out0"
[2025-10-21 09:40:00,508] input: "Mul_7_param0"
[2025-10-21 09:40:00,508] output: "Mul_7_out0"
[2025-10-21 09:40:00,508] name: "Mul_7"
[2025-10-21 09:40:00,508] op_type: "Mul"
[2025-10-21 09:40:00,651] Mul_0_param0
[2025-10-21 09:40:00,651] Mul_0_out0
[2025-10-21 09:40:00,651] Mul_1_param0
[2025-10-21 09:40:00,651] Mul_1_out0
[2025-10-21 09:40:00,651] Mul_2_param0
[2025-10-21 09:40:00,651] Mul_2_out0
[2025-10-21 09:40:00,651] Mul_3_param0
[2025-10-21 09:40:00,651] Mul_3_out0
[2025-10-21 09:40:00,697] input: "global_in"
[2025-10-21 09:40:00,697] input: "Mul_0_param0"
[2025-10-21 09:40:00,697] output: "Mul_0_out0"
[2025-10-21 09:40:00,697] name: "Mul_0"
[2025-10-21 09:40:00,697] op_type: "Mul"
[2025-10-21 09:40:00,697] input: "MultiThreshold_0_out0"
[2025-10-21 09:40:00,697] input: "Mul_1_param0"
[2025-10-21 09:40:00,697] output: "Mul_1_out0"
[2025-10-21 09:40:00,697] name: "Mul_1"
[2025-10-21 09:40:00,697] op_type: "Mul"
[2025-10-21 09:40:00,697] input: "MultiThreshold_1_out0"
[2025-10-21 09:40:00,697] input: "Mul_2_param0"
[2025-10-21 09:40:00,697] output: "Mul_2_out0"
[2025-10-21 09:40:00,697] name: "Mul_2"
[2025-10-21 09:40:00,697] op_type: "Mul"
[2025-10-21 09:40:00,697] input: "MultiThreshold_2_out0"
[2025-10-21 09:40:00,697] input: "Mul_3_param0"
[2025-10-21 09:40:00,697] output: "Mul_3_out0"
[2025-10-21 09:40:00,697] name: "Mul_3"
[2025-10-21 09:40:00,697] op_type: "Mul"
[2025-10-21 09:40:00,728] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:136: UserWarning: Assuming 2D input is NC
[2025-10-21 09:40:00,728]   warnings.warn("Assuming 2D input is NC")
[2025-10-21 09:40:00,730] Running step: step_convert_to_hw [4/19]
[2025-10-21 09:40:00,733] Running step: step_create_dataflow_partition [5/19]
[2025-10-21 18:03:40,690] Running step: step_qonnx_to_finn [1/19]
[2025-10-21 18:03:40,727] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/gemm_to_matmul.py:57: UserWarning: The GemmToMatMul transformation only offers explicit support for version 9 of the Gemm node, but the ONNX version of the supplied model is 17. Thus the transformation may fail or return incomplete results.
[2025-10-21 18:03:40,727]   warnings.warn(
[2025-10-21 18:03:40,818] Running step: step_tidy_up [2/19]
[2025-10-21 18:03:40,843] Running step: step_streamline [3/19]
[2025-10-21 18:03:41,105] Mul_0_param0
[2025-10-21 18:03:41,105] Mul_0_out0
[2025-10-21 18:03:41,106] /home/changhong/prj/finn_dev/finn/src/finn/transformation/streamline/reorder.py:381: UserWarning: MatMul or Mul params are not constant, skipping
[2025-10-21 18:03:41,106]   warnings.warn("MatMul or Mul params are not constant, skipping")
[2025-10-21 18:03:41,106] Mul_3_param0
[2025-10-21 18:03:41,106] Mul_3_out0
[2025-10-21 18:03:41,106] Mul_6_param0
[2025-10-21 18:03:41,106] Mul_6_out0
[2025-10-21 18:03:41,106] Mul_9_param0
[2025-10-21 18:03:41,106] Mul_9_out0
[2025-10-21 18:03:41,234] input: "global_in"
[2025-10-21 18:03:41,234] input: "Mul_0_param0"
[2025-10-21 18:03:41,234] output: "Mul_0_out0"
[2025-10-21 18:03:41,234] name: "Mul_0"
[2025-10-21 18:03:41,234] op_type: "Mul"
[2025-10-21 18:03:41,234] input: "MatMul_0_out0"
[2025-10-21 18:03:41,234] input: "Mul_1_param0"
[2025-10-21 18:03:41,234] output: "Mul_1_out0"
[2025-10-21 18:03:41,234] name: "Mul_1"
[2025-10-21 18:03:41,234] op_type: "Mul"
[2025-10-21 18:03:41,235] input: "ypnUIu"
[2025-10-21 18:03:41,235] input: "Mul_1_param0"
[2025-10-21 18:03:41,235] output: "Mul_1_out0"
[2025-10-21 18:03:41,235] name: "Mul_1"
[2025-10-21 18:03:41,235] op_type: "Mul"
[2025-10-21 18:03:41,235] input: "MultiThreshold_0_out0"
[2025-10-21 18:03:41,235] input: "Mul_2_param0"
[2025-10-21 18:03:41,235] output: "Mul_2_out0"
[2025-10-21 18:03:41,235] name: "Mul_2"
[2025-10-21 18:03:41,235] op_type: "Mul"
[2025-10-21 18:03:41,235] input: "MatMul_1_out0"
[2025-10-21 18:03:41,235] input: "Mul_3_param0"
[2025-10-21 18:03:41,235] output: "Mul_3_out0"
[2025-10-21 18:03:41,235] name: "Mul_3"
[2025-10-21 18:03:41,235] op_type: "Mul"
[2025-10-21 18:03:41,235] input: "wjqP96"
[2025-10-21 18:03:41,235] input: "Mul_3_param0"
[2025-10-21 18:03:41,235] output: "Mul_3_out0"
[2025-10-21 18:03:41,235] name: "Mul_3"
[2025-10-21 18:03:41,235] op_type: "Mul"
[2025-10-21 18:03:41,235] input: "MultiThreshold_1_out0"
[2025-10-21 18:03:41,235] input: "Mul_4_param0"
[2025-10-21 18:03:41,235] output: "Mul_4_out0"
[2025-10-21 18:03:41,235] name: "Mul_4"
[2025-10-21 18:03:41,235] op_type: "Mul"
[2025-10-21 18:03:41,235] input: "MatMul_2_out0"
[2025-10-21 18:03:41,235] input: "Mul_5_param0"
[2025-10-21 18:03:41,235] output: "Mul_5_out0"
[2025-10-21 18:03:41,235] name: "Mul_5"
[2025-10-21 18:03:41,235] op_type: "Mul"
[2025-10-21 18:03:41,236] input: "hgMPVZ"
[2025-10-21 18:03:41,236] input: "Mul_5_param0"
[2025-10-21 18:03:41,236] output: "Mul_5_out0"
[2025-10-21 18:03:41,236] name: "Mul_5"
[2025-10-21 18:03:41,236] op_type: "Mul"
[2025-10-21 18:03:41,236] input: "MultiThreshold_2_out0"
[2025-10-21 18:03:41,236] input: "Mul_6_param0"
[2025-10-21 18:03:41,236] output: "Mul_6_out0"
[2025-10-21 18:03:41,236] name: "Mul_6"
[2025-10-21 18:03:41,236] op_type: "Mul"
[2025-10-21 18:03:41,236] input: "MatMul_3_out0"
[2025-10-21 18:03:41,236] input: "Mul_7_param0"
[2025-10-21 18:03:41,236] output: "Mul_7_out0"
[2025-10-21 18:03:41,236] name: "Mul_7"
[2025-10-21 18:03:41,236] op_type: "Mul"
[2025-10-21 18:03:41,236] input: "global_in"
[2025-10-21 18:03:41,236] input: "Mul_0_param0"
[2025-10-21 18:03:41,236] output: "Mul_0_out0"
[2025-10-21 18:03:41,236] name: "Mul_0"
[2025-10-21 18:03:41,236] op_type: "Mul"
[2025-10-21 18:03:41,236] input: "MatMul_0_out0"
[2025-10-21 18:03:41,236] input: "fYUOoU"
[2025-10-21 18:03:41,236] output: "ypnUIu"
[2025-10-21 18:03:41,236] op_type: "Mul"
[2025-10-21 18:03:41,236] input: "ypnUIu"
[2025-10-21 18:03:41,236] input: "Mul_1_param0"
[2025-10-21 18:03:41,236] output: "Mul_1_out0"
[2025-10-21 18:03:41,236] name: "Mul_1"
[2025-10-21 18:03:41,236] op_type: "Mul"
[2025-10-21 18:03:41,236] input: "MultiThreshold_0_out0"
[2025-10-21 18:03:41,236] input: "Mul_2_param0"
[2025-10-21 18:03:41,236] output: "Mul_2_out0"
[2025-10-21 18:03:41,236] name: "Mul_2"
[2025-10-21 18:03:41,236] op_type: "Mul"
[2025-10-21 18:03:41,236] input: "MatMul_1_out0"
[2025-10-21 18:03:41,236] input: "xhgkBe"
[2025-10-21 18:03:41,236] output: "wjqP96"
[2025-10-21 18:03:41,236] op_type: "Mul"
[2025-10-21 18:03:41,236] input: "wjqP96"
[2025-10-21 18:03:41,236] input: "Mul_3_param0"
[2025-10-21 18:03:41,236] output: "Mul_3_out0"
[2025-10-21 18:03:41,236] name: "Mul_3"
[2025-10-21 18:03:41,236] op_type: "Mul"
[2025-10-21 18:03:41,236] input: "MultiThreshold_1_out0"
[2025-10-21 18:03:41,237] input: "Mul_4_param0"
[2025-10-21 18:03:41,237] output: "Mul_4_out0"
[2025-10-21 18:03:41,237] name: "Mul_4"
[2025-10-21 18:03:41,237] op_type: "Mul"
[2025-10-21 18:03:41,237] input: "MatMul_2_out0"
[2025-10-21 18:03:41,237] input: "uGSyPX"
[2025-10-21 18:03:41,237] output: "hgMPVZ"
[2025-10-21 18:03:41,237] op_type: "Mul"
[2025-10-21 18:03:41,237] input: "hgMPVZ"
[2025-10-21 18:03:41,237] input: "Mul_5_param0"
[2025-10-21 18:03:41,237] output: "Mul_5_out0"
[2025-10-21 18:03:41,237] name: "Mul_5"
[2025-10-21 18:03:41,237] op_type: "Mul"
[2025-10-21 18:03:41,237] input: "MultiThreshold_2_out0"
[2025-10-21 18:03:41,237] input: "Mul_6_param0"
[2025-10-21 18:03:41,237] output: "Mul_6_out0"
[2025-10-21 18:03:41,237] name: "Mul_6"
[2025-10-21 18:03:41,237] op_type: "Mul"
[2025-10-21 18:03:41,237] input: "MatMul_3_out0"
[2025-10-21 18:03:41,237] input: "Mul_7_param0"
[2025-10-21 18:03:41,237] output: "Mul_7_out0"
[2025-10-21 18:03:41,237] name: "Mul_7"
[2025-10-21 18:03:41,237] op_type: "Mul"
[2025-10-21 18:03:41,375] Mul_0_param0
[2025-10-21 18:03:41,375] Mul_0_out0
[2025-10-21 18:03:41,375] Mul_1_param0
[2025-10-21 18:03:41,375] Mul_1_out0
[2025-10-21 18:03:41,375] Mul_2_param0
[2025-10-21 18:03:41,375] Mul_2_out0
[2025-10-21 18:03:41,375] Mul_3_param0
[2025-10-21 18:03:41,375] Mul_3_out0
[2025-10-21 18:03:41,419] input: "global_in"
[2025-10-21 18:03:41,419] input: "Mul_0_param0"
[2025-10-21 18:03:41,419] output: "Mul_0_out0"
[2025-10-21 18:03:41,419] name: "Mul_0"
[2025-10-21 18:03:41,419] op_type: "Mul"
[2025-10-21 18:03:41,419] input: "MultiThreshold_0_out0"
[2025-10-21 18:03:41,419] input: "Mul_1_param0"
[2025-10-21 18:03:41,419] output: "Mul_1_out0"
[2025-10-21 18:03:41,420] name: "Mul_1"
[2025-10-21 18:03:41,420] op_type: "Mul"
[2025-10-21 18:03:41,420] input: "MultiThreshold_1_out0"
[2025-10-21 18:03:41,420] input: "Mul_2_param0"
[2025-10-21 18:03:41,420] output: "Mul_2_out0"
[2025-10-21 18:03:41,420] name: "Mul_2"
[2025-10-21 18:03:41,420] op_type: "Mul"
[2025-10-21 18:03:41,420] input: "MultiThreshold_2_out0"
[2025-10-21 18:03:41,420] input: "Mul_3_param0"
[2025-10-21 18:03:41,420] output: "Mul_3_out0"
[2025-10-21 18:03:41,420] name: "Mul_3"
[2025-10-21 18:03:41,420] op_type: "Mul"
[2025-10-21 18:03:41,451] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:136: UserWarning: Assuming 2D input is NC
[2025-10-21 18:03:41,451]   warnings.warn("Assuming 2D input is NC")
[2025-10-21 18:03:41,453] Running step: step_convert_to_hw [4/19]
[2025-10-21 18:03:41,456] Running step: step_create_dataflow_partition [5/19]
[2025-10-21 18:04:08,996] Running step: step_qonnx_to_finn [1/19]
[2025-10-21 18:04:08,996] Running step: step_tidy_up [2/19]
[2025-10-21 18:04:09,007] Running step: step_streamline [3/19]
[2025-10-21 18:04:09,080] input: "Transpose_0_out0"
[2025-10-21 18:04:09,081] input: "Mul_0_param0"
[2025-10-21 18:04:09,081] output: "global_out"
[2025-10-21 18:04:09,081] name: "Mul_0"
[2025-10-21 18:04:09,081] op_type: "Mul"
[2025-10-21 18:04:09,194] input: "Transpose_2_out0"
[2025-10-21 18:04:09,194] input: "Mul_0_param0"
[2025-10-21 18:04:09,194] output: "global_out"
[2025-10-21 18:04:09,194] name: "Mul_0"
[2025-10-21 18:04:09,194] op_type: "Mul"
[2025-10-21 18:04:09,219] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-10-21 18:04:09,219]   warnings.warn("Assuming 4D input is NCHW")
[2025-10-21 18:04:09,221] Running step: step_convert_to_hw [4/19]
[2025-10-21 18:04:09,231] Running step: step_create_dataflow_partition [5/19]
[2025-10-21 18:04:09,234] Running step: step_specialize_layers [6/19]
[2025-10-21 18:04:09,237] Running step: step_target_fps_parallelization [7/19]
[2025-10-21 18:04:09,244] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/set_folding.py:233: UserWarning: Node MVAU_hls_1 is bottleneck with 168 cycles, running second pass
[2025-10-21 18:04:09,244]   warnings.warn(
[2025-10-21 18:04:09,252] Running step: step_apply_folding_config [8/19]
[2025-10-21 18:04:09,253] Running step: step_minimize_bit_width [9/19]
[2025-10-21 18:04:09,255] /home/changhong/prj/finn_dev/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_0
[2025-10-21 18:04:09,255]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-10-21 18:04:09,259] Running step: step_generate_estimate_reports [10/19]
[2025-10-21 18:04:09,259] Running step: step_hw_codegen [11/19]
[2025-10-21 18:04:09,361] Running step: step_hw_ipgen [12/19]
[2025-10-21 18:08:18,699] Running step: step_set_fifo_depths [13/19]
[2025-10-21 18:08:18,716] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2025-10-21 18:08:18,716]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-21 18:08:18,719] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-10-21 18:08:18,719]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-21 18:08:18,721] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2025-10-21 18:08:18,721]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-21 18:08:18,723] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-10-21 18:08:18,723]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-21 18:08:18,739] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-10-21 18:08:18,739]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-21 18:08:18,740] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-10-21 18:08:18,740]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-21 18:08:54,600] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:53615:8: Duplicate declaration of module: 'swg_controller'
[2025-10-21 18:08:54,600] 53615 | module swg_controller
[2025-10-21 18:08:54,600]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:08:54,600]                  /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45486:8: ... Location of original declaration
[2025-10-21 18:08:54,600] 45486 | module swg_controller
[2025-10-21 18:08:54,600]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:08:54,600]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-10-21 18:08:54,600]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-10-21 18:08:54,600] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:53730:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-10-21 18:08:54,600] 53730 | module swg_cyclic_buffer_addressable #(
[2025-10-21 18:08:54,600]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,600]                  /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45601:8: ... Location of original declaration
[2025-10-21 18:08:54,600] 45601 | module swg_cyclic_buffer_addressable #(
[2025-10-21 18:08:54,600]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,600] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:53757:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-10-21 18:08:54,600] 53757 | module swg_reg_buffer
[2025-10-21 18:08:54,600]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:08:54,600]                  /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45628:8: ... Location of original declaration
[2025-10-21 18:08:54,600] 45628 | module swg_reg_buffer
[2025-10-21 18:08:54,600]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:08:54,600] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:53786:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-10-21 18:08:54,600] 53786 | module swg_ram_buffer
[2025-10-21 18:08:54,600]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:08:54,600]                  /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45657:8: ... Location of original declaration
[2025-10-21 18:08:54,600] 45657 | module swg_ram_buffer
[2025-10-21 18:08:54,600]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:08:54,600] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56880:8: Duplicate declaration of module: 'dwc'
[2025-10-21 18:08:54,600] 56880 | module dwc #(
[2025-10-21 18:08:54,600]       |        ^~~
[2025-10-21 18:08:54,600]                  /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56607:8: ... Location of original declaration
[2025-10-21 18:08:54,600] 56607 | module dwc #(
[2025-10-21 18:08:54,600]       |        ^~~
[2025-10-21 18:08:54,600] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:57041:8: Duplicate declaration of module: 'dwc_axi'
[2025-10-21 18:08:54,600] 57041 | module dwc_axi #(
[2025-10-21 18:08:54,600]       |        ^~~~~~~
[2025-10-21 18:08:54,600]                  /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55798:8: ... Location of original declaration
[2025-10-21 18:08:54,600] 55798 | module dwc_axi #(
[2025-10-21 18:08:54,600]       |        ^~~~~~~
[2025-10-21 18:08:54,600] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:57733:8: Duplicate declaration of module: 'dwc'
[2025-10-21 18:08:54,600] 57733 | module dwc #(
[2025-10-21 18:08:54,600]       |        ^~~
[2025-10-21 18:08:54,600]                  /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56607:8: ... Location of original declaration
[2025-10-21 18:08:54,600] 56607 | module dwc #(
[2025-10-21 18:08:54,600]       |        ^~~
[2025-10-21 18:08:54,600] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:59631:8: Duplicate declaration of module: 'dwc_axi'
[2025-10-21 18:08:54,600] 59631 | module dwc_axi #(
[2025-10-21 18:08:54,600]       |        ^~~~~~~
[2025-10-21 18:08:54,600]                  /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55798:8: ... Location of original declaration
[2025-10-21 18:08:54,600] 55798 | module dwc_axi #(
[2025-10-21 18:08:54,600]       |        ^~~~~~~
[2025-10-21 18:08:54,600] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55005:34: Cell has missing pin: 'awready'
[2025-10-21 18:08:54,600] 55005 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:08:54,600]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,600] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55005:34: Cell has missing pin: 'wready'
[2025-10-21 18:08:54,600] 55005 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:08:54,600]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,600] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55005:34: Cell has missing pin: 'bvalid'
[2025-10-21 18:08:54,601] 55005 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55005:34: Cell has missing pin: 'bresp'
[2025-10-21 18:08:54,601] 55005 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55005:34: Cell has missing pin: 'arready'
[2025-10-21 18:08:54,601] 55005 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55005:34: Cell has missing pin: 'rvalid'
[2025-10-21 18:08:54,601] 55005 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55005:34: Cell has missing pin: 'rresp'
[2025-10-21 18:08:54,601] 55005 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55005:34: Cell has missing pin: 'rdata'
[2025-10-21 18:08:54,601] 55005 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55074:34: Cell has missing pin: 'awready'
[2025-10-21 18:08:54,601] 55074 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55074:34: Cell has missing pin: 'wready'
[2025-10-21 18:08:54,601] 55074 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55074:34: Cell has missing pin: 'bvalid'
[2025-10-21 18:08:54,601] 55074 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55074:34: Cell has missing pin: 'bresp'
[2025-10-21 18:08:54,601] 55074 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55074:34: Cell has missing pin: 'arready'
[2025-10-21 18:08:54,601] 55074 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55074:34: Cell has missing pin: 'rvalid'
[2025-10-21 18:08:54,601] 55074 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55074:34: Cell has missing pin: 'rresp'
[2025-10-21 18:08:54,601] 55074 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55074:34: Cell has missing pin: 'rdata'
[2025-10-21 18:08:54,601] 55074 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:08:54,601]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55266:37: Cell has missing pin: 'count'
[2025-10-21 18:08:54,601] 55266 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-10-21 18:08:54,601]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55276:37: Cell has missing pin: 'count'
[2025-10-21 18:08:54,601] 55276 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-10-21 18:08:54,601]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55286:37: Cell has missing pin: 'count'
[2025-10-21 18:08:54,601] 55286 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-10-21 18:08:54,601]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55296:37: Cell has missing pin: 'count'
[2025-10-21 18:08:54,601] 55296 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-10-21 18:08:54,601]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55306:37: Cell has missing pin: 'count'
[2025-10-21 18:08:54,601] 55306 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-10-21 18:08:54,601]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55316:37: Cell has missing pin: 'count'
[2025-10-21 18:08:54,601] 55316 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-10-21 18:08:54,601]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55326:37: Cell has missing pin: 'count'
[2025-10-21 18:08:54,601] 55326 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-10-21 18:08:54,601]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55336:37: Cell has missing pin: 'count'
[2025-10-21 18:08:54,601] 55336 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-10-21 18:08:54,601]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-TIMESCALEMOD: /home/changhong/prj/finn_dev/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-10-21 18:08:54,601]    32 | package swg;
[2025-10-21 18:08:54,601]       |         ^~~
[2025-10-21 18:08:54,601]                        /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:304:8: ... Location of module with timescale
[2025-10-21 18:08:54,601]   304 | module MVAU_hls_0_mul_8s_4s_12_1_1(din0, din1, dout);
[2025-10-21 18:08:54,601]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-TIMESCALEMOD: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:61:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-10-21 18:08:54,601]    61 | module finn_design_MVAU_hls_0_0 (
[2025-10-21 18:08:54,601]       |        ^~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601]                        /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:304:8: ... Location of module with timescale
[2025-10-21 18:08:54,601]   304 | module MVAU_hls_0_mul_8s_4s_12_1_1(din0, din1, dout);
[2025-10-21 18:08:54,601]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-TIMESCALEMOD: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:179:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-10-21 18:08:54,601]   179 | module finn_design_MVAU_hls_1_wstrm_0 (
[2025-10-21 18:08:54,601]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601]                        /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:304:8: ... Location of module with timescale
[2025-10-21 18:08:54,601]   304 | module MVAU_hls_0_mul_8s_4s_12_1_1(din0, din1, dout);
[2025-10-21 18:08:54,601]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,601] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:59977:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:08:54,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-21 18:08:54,601] 59977 | assign a  = $unsigned(in0);
[2025-10-21 18:08:54,601]       |           ^
[2025-10-21 18:08:54,601] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:59978:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:08:54,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-21 18:08:54,601] 59978 | assign b  = $signed(in1);
[2025-10-21 18:08:54,601]       |           ^
[2025-10-21 18:08:54,601] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:59979:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:08:54,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-21 18:08:54,601] 59979 | assign c  = $signed(in2);
[2025-10-21 18:08:54,601]       |           ^
[2025-10-21 18:08:54,601] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:59982:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:08:54,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-21 18:08:54,601] 59982 | assign p  = m_reg + c;
[2025-10-21 18:08:54,601]       |                   ^
[2025-10-21 18:08:54,601] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:59993:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:08:54,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-21 18:08:54,601] 59993 | assign dout = p_reg;
[2025-10-21 18:08:54,601]       |             ^
[2025-10-21 18:08:54,601] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:58806:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:08:54,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-21 18:08:54,601] 58806 | assign a  = $unsigned(in0);
[2025-10-21 18:08:54,601]       |           ^
[2025-10-21 18:08:54,601] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:58807:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:08:54,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-21 18:08:54,601] 58807 | assign b  = $signed(in1);
[2025-10-21 18:08:54,601]       |           ^
[2025-10-21 18:08:54,601] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:58808:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-21 18:08:54,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-21 18:08:54,601] 58808 | assign c  = $signed(in2);
[2025-10-21 18:08:54,601]       |           ^
[2025-10-21 18:08:54,601] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:58811:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:08:54,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-21 18:08:54,601] 58811 | assign p  = m_reg + c;
[2025-10-21 18:08:54,601]       |                   ^
[2025-10-21 18:08:54,601] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:58822:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:08:54,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-21 18:08:54,601] 58822 | assign dout = p_reg;
[2025-10-21 18:08:54,602]       |             ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55594:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-21 18:08:54,602] 55594 | assign a  = $signed(in0);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55595:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-21 18:08:54,602] 55595 | assign b  = $unsigned(in1);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55596:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-21 18:08:54,602] 55596 | assign c  = $signed(in2);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55599:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-21 18:08:54,602] 55599 | assign p  = m_reg + c;
[2025-10-21 18:08:54,602]       |                   ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55610:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-21 18:08:54,602] 55610 | assign dout = p_reg;
[2025-10-21 18:08:54,602]       |             ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54476:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-21 18:08:54,602] 54476 | assign a  = $signed(in0);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54477:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-21 18:08:54,602] 54477 | assign b  = $signed(in1);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54478:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-21 18:08:54,602] 54478 | assign c  = $signed(in2);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54481:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-21 18:08:54,602] 54481 | assign p  = m_reg + c;
[2025-10-21 18:08:54,602]       |                   ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54492:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-21 18:08:54,602] 54492 | assign dout = p_reg;
[2025-10-21 18:08:54,602]       |             ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54128:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-21 18:08:54,602] 54128 | assign a  = $signed(in0);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54129:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-21 18:08:54,602] 54129 | assign b  = $unsigned(in1);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54130:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-21 18:08:54,602] 54130 | assign c  = $signed(in2);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54133:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-21 18:08:54,602] 54133 | assign p  = m_reg + c;
[2025-10-21 18:08:54,602]       |                   ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54144:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-21 18:08:54,602] 54144 | assign dout = p_reg;
[2025-10-21 18:08:54,602]       |             ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:53934:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-21 18:08:54,602] 53934 | assign a  = $unsigned(in0);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:53935:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-21 18:08:54,602] 53935 | assign b  = $signed(in1);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:53936:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-21 18:08:54,602] 53936 | assign c  = $signed(in2);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:53939:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-21 18:08:54,602] 53939 | assign p  = m_reg + c;
[2025-10-21 18:08:54,602]       |                   ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:53950:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-21 18:08:54,602] 53950 | assign dout = p_reg;
[2025-10-21 18:08:54,602]       |             ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51874:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-21 18:08:54,602] 51874 | assign a  = $signed(in0);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51875:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-21 18:08:54,602] 51875 | assign b  = $unsigned(in1);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51876:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-21 18:08:54,602] 51876 | assign c  = $signed(in2);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51879:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-21 18:08:54,602] 51879 | assign p  = m_reg + c;
[2025-10-21 18:08:54,602]       |                   ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51890:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-21 18:08:54,602] 51890 | assign dout = p_reg;
[2025-10-21 18:08:54,602]       |             ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46140:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-21 18:08:54,602] 46140 | assign a  = $signed(in0);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46141:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-21 18:08:54,602] 46141 | assign b  = $unsigned(in1);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46142:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-21 18:08:54,602] 46142 | assign c  = $signed(in2);
[2025-10-21 18:08:54,602]       |           ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46145:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-21 18:08:54,602] 46145 | assign p  = m_reg + c;
[2025-10-21 18:08:54,602]       |                   ^
[2025-10-21 18:08:54,602] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46156:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:08:54,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-21 18:08:54,602] 46156 | assign dout = p_reg;
[2025-10-21 18:08:54,602]       |             ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46055:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-21 18:08:54,603] 46055 | assign a  = $signed(in0);
[2025-10-21 18:08:54,603]       |           ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46056:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-21 18:08:54,603] 46056 | assign b  = $signed(in1);
[2025-10-21 18:08:54,603]       |           ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46057:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-21 18:08:54,603] 46057 | assign c  = $signed(in2);
[2025-10-21 18:08:54,603]       |           ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46060:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-21 18:08:54,603] 46060 | assign p  = m_reg + c;
[2025-10-21 18:08:54,603]       |                   ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46071:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-21 18:08:54,603] 46071 | assign dout = p_reg;
[2025-10-21 18:08:54,603]       |             ^
[2025-10-21 18:08:54,603] %Warning-UNPACKED: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:57925:10: Unsupported: Unpacked struct/union
[2025-10-21 18:08:54,603]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-21 18:08:54,603] 57925 |  typedef struct {
[2025-10-21 18:08:54,603]       |          ^~~~~~
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:57948:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-21 18:08:54,603] 57948 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-21 18:08:54,603]       |                                    ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:57948:22: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-21 18:08:54,603] 57948 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-21 18:08:54,603]       |                      ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:57953:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-21 18:08:54,603] 57953 |        ptr_eff.val == DEPTH-2;
[2025-10-21 18:08:54,603]       |                    ^~
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:57976:19: Operator PATMEMBER expects 3 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-21 18:08:54,603] 57976 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-10-21 18:08:54,603]       |                   ^~~
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54354:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 4096 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-10-21 18:08:54,603] 54354 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-21 18:08:54,603]       |                           ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:57948:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-21 18:08:54,603] 57948 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-21 18:08:54,603]       |                                    ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:57948:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-21 18:08:54,603] 57948 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-21 18:08:54,603]       |                      ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:57953:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-21 18:08:54,603] 57953 |        ptr_eff.val == DEPTH-2;
[2025-10-21 18:08:54,603]       |                    ^~
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:57976:19: Operator PATMEMBER expects 2 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-21 18:08:54,603] 57976 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-10-21 18:08:54,603]       |                   ^~~
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:54354:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 96 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-10-21 18:08:54,603] 54354 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-21 18:08:54,603]       |                           ^
[2025-10-21 18:08:54,603] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:58575:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,603]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-21 18:08:54,603] 58575 | #0 ap_loop_init_int = 1'b1;
[2025-10-21 18:08:54,603]       |  ^
[2025-10-21 18:08:54,603] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:58576:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,603]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-21 18:08:54,603] 58576 | #0 ap_done_cache = 1'b0;
[2025-10-21 18:08:54,603]       |  ^
[2025-10-21 18:08:54,603] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:58090:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,603]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-21 18:08:54,603] 58090 | #0 ap_loop_init_int = 1'b1;
[2025-10-21 18:08:54,603]       |  ^
[2025-10-21 18:08:54,603] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:58091:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,603]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-21 18:08:54,603] 58091 | #0 ap_done_cache = 1'b0;
[2025-10-21 18:08:54,603]       |  ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56679:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-10-21 18:08:54,603] 56679 |    if(IBITS % OBITS) begin
[2025-10-21 18:08:54,603]       |    ^~
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56708:11: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-10-21 18:08:54,603] 56708 |      acnt = ivld? -K+1 : 1;
[2025-10-21 18:08:54,603]       |           ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56635:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-21 18:08:54,603] 56635 |    if(OBITS % IBITS) begin
[2025-10-21 18:08:54,603]       |    ^~
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56645:32: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-21 18:08:54,603] 56645 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-10-21 18:08:54,603]       |                                ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56651:10: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-21 18:08:54,603] 56651 |     ACnt <= K-1;
[2025-10-21 18:08:54,603]       |          ^~
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56656:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 3 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-21 18:08:54,603] 56656 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-21 18:08:54,603]       |                                                ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56656:48: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-21 18:08:54,603] 56656 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-21 18:08:54,603]       |                                                ^
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56539:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core
[2025-10-21 18:08:54,603] 56539 |   .ip_addr(config_address),
[2025-10-21 18:08:54,603]       |    ^~~~~~~
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56539:4: Output port connection 'ip_addr' expects 6 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-10-21 18:08:54,603] 56539 |   .ip_addr(config_address),
[2025-10-21 18:08:54,603]       |    ^~~~~~~
[2025-10-21 18:08:54,603] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45521:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,603] 45521 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-10-21 18:08:54,604]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45522:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45522 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-10-21 18:08:54,604]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45523:78: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45523 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-10-21 18:08:54,604]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45524:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45524 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-10-21 18:08:54,604]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45525:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45525 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-10-21 18:08:54,604]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45531:41: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45531 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-10-21 18:08:54,604]       |                                         ^
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45532:41: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45532 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-10-21 18:08:54,604]       |                                         ^
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45533:41: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45533 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-10-21 18:08:54,604]       |                                         ^
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45534:41: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45534 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-10-21 18:08:54,604]       |                                         ^
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45535:41: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45535 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-10-21 18:08:54,604]       |                                         ^
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45541:22: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45541 |     assign tail_incr =
[2025-10-21 18:08:54,604]       |                      ^
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45567:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45567 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-10-21 18:08:54,604]       |                               ^~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45568:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45568 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-10-21 18:08:54,604]       |                               ^~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45569:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45569 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-10-21 18:08:54,604]       |                               ^~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45570:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45570 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-10-21 18:08:54,604]       |                               ^~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45571:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45571 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-10-21 18:08:54,604]       |                               ^~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45578:39: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45578 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-10-21 18:08:54,604]       |                                       ^~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45581:41: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45581 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-10-21 18:08:54,604]       |                                         ^~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45584:45: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45584 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-10-21 18:08:54,604]       |                                             ^~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45587:48: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45587 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-10-21 18:08:54,604]       |                                                ^~
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45589:54: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:08:54,604] 45589 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-10-21 18:08:54,604]       |                                                      ^~
[2025-10-21 18:08:54,604] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:47461:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,604]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,604] 47461 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-21 18:08:54,604]       |  ^
[2025-10-21 18:08:54,604] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:47462:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,604]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,604] 47462 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-21 18:08:54,604]       |  ^
[2025-10-21 18:08:54,604] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:47463:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,604]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,604] 47463 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-21 18:08:54,604]       |  ^
[2025-10-21 18:08:54,604] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:47464:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,604]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,604] 47464 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-21 18:08:54,604]       |  ^
[2025-10-21 18:08:54,604] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:47465:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,604]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,604] 47465 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-21 18:08:54,604]       |  ^
[2025-10-21 18:08:54,604] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:47466:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,604]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,604] 47466 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-21 18:08:54,604]       |  ^
[2025-10-21 18:08:54,604] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:47467:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,604]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,604] 47467 | #0 ap_done_reg = 1'b0;
[2025-10-21 18:08:54,604]       |  ^
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50479:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,604] 50479 |             ap_NS_iter0_fsm = 'bx;
[2025-10-21 18:08:54,604]       |                             ^
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50503:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,604] 50503 |             ap_NS_iter1_fsm = 'bx;
[2025-10-21 18:08:54,604]       |                             ^
[2025-10-21 18:08:54,604] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50527:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,604] 50527 |             ap_NS_iter2_fsm = 'bx;
[2025-10-21 18:08:54,604]       |                             ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50551:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50551 |             ap_NS_iter3_fsm = 'bx;
[2025-10-21 18:08:54,605]       |                             ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50575:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50575 |             ap_NS_iter4_fsm = 'bx;
[2025-10-21 18:08:54,605]       |                             ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50599:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50599 |             ap_NS_iter5_fsm = 'bx;
[2025-10-21 18:08:54,605]       |                             ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50870:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50870 | assign grp_fu_5878_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50872:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50872 | assign grp_fu_5886_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50874:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50874 | assign grp_fu_5894_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50876:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50876 | assign grp_fu_5902_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50878:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50878 | assign grp_fu_5910_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50880:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50880 | assign grp_fu_5918_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50882:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50882 | assign grp_fu_5926_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50884:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50884 | assign grp_fu_5934_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50886:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50886 | assign grp_fu_5942_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50888:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50888 | assign grp_fu_5965_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50890:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50890 | assign grp_fu_5988_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50892:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50892 | assign grp_fu_6011_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50894:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50894 | assign grp_fu_6034_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50896:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50896 | assign grp_fu_6057_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50898:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50898 | assign grp_fu_6080_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:50900:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 50900 | assign grp_fu_6103_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:08:54,605]       |                       ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51196:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 51196 | assign ret_V_12_fu_1456_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:08:54,605]       |                            ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51198:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 51198 | assign ret_V_15_fu_1469_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:08:54,605]       |                            ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51200:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 51200 | assign ret_V_18_fu_1482_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:08:54,605]       |                            ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51202:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 51202 | assign ret_V_21_fu_1495_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:08:54,605]       |                            ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51204:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 51204 | assign ret_V_3_fu_1417_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:08:54,605]       |                           ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51206:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 51206 | assign ret_V_6_fu_1430_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:08:54,605]       |                           ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51208:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 51208 | assign ret_V_9_fu_1443_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:08:54,605]       |                           ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51210:25: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 51210 | assign ret_V_fu_1404_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:08:54,605]       |                         ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51212:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 51212 | assign sext_ln1494_1_fu_1374_p1 = $signed(r_V_1_reg_6402);
[2025-10-21 18:08:54,605]       |                                 ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51214:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 51214 | assign sext_ln1494_2_fu_1346_p1 = $signed(r_V_2_fu_1333_p4);
[2025-10-21 18:08:54,605]       |                                 ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51216:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,605] 51216 | assign sext_ln1494_fu_1401_p1 = $signed(r_V_reg_6397_pp0_iter2_reg);
[2025-10-21 18:08:54,605]       |                               ^
[2025-10-21 18:08:54,605] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51444:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_114_fu_5611_p2' generates 1 bits.
[2025-10-21 18:08:54,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51444 | assign zext_ln1039_100_fu_5617_p1 = xor_ln1039_114_fu_5611_p2;
[2025-10-21 18:08:54,606]       |                                   ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51446:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_115_fu_5639_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51446 | assign zext_ln1039_101_fu_5645_p1 = xor_ln1039_115_fu_5639_p2;
[2025-10-21 18:08:54,606]       |                                   ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51448:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_116_fu_5667_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51448 | assign zext_ln1039_102_fu_5673_p1 = xor_ln1039_116_fu_5667_p2;
[2025-10-21 18:08:54,606]       |                                   ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51450:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_117_fu_5695_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51450 | assign zext_ln1039_103_fu_5701_p1 = xor_ln1039_117_fu_5695_p2;
[2025-10-21 18:08:54,606]       |                                   ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51452:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_1831_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51452 | assign zext_ln1039_10_fu_1837_p1 = xor_ln1039_10_fu_1831_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51454:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_1859_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51454 | assign zext_ln1039_11_fu_1865_p1 = xor_ln1039_11_fu_1859_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51456:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_1887_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51456 | assign zext_ln1039_12_fu_1893_p1 = xor_ln1039_12_fu_1887_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51458:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_2095_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51458 | assign zext_ln1039_13_fu_2101_p1 = xor_ln1039_15_fu_2095_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51460:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_2123_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51460 | assign zext_ln1039_14_fu_2129_p1 = xor_ln1039_16_fu_2123_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51462:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_2151_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51462 | assign zext_ln1039_15_fu_2157_p1 = xor_ln1039_17_fu_2151_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51464:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_2179_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51464 | assign zext_ln1039_16_fu_2185_p1 = xor_ln1039_18_fu_2179_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51466:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_2207_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51466 | assign zext_ln1039_17_fu_2213_p1 = xor_ln1039_19_fu_2207_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51468:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_2235_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51468 | assign zext_ln1039_18_fu_2241_p1 = xor_ln1039_20_fu_2235_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51470:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_2263_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51470 | assign zext_ln1039_19_fu_2269_p1 = xor_ln1039_21_fu_2263_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51472:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_1579_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51472 | assign zext_ln1039_1_fu_1585_p1 = xor_ln1039_1_fu_1579_p2;
[2025-10-21 18:08:54,606]       |                                 ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51474:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_2291_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51474 | assign zext_ln1039_20_fu_2297_p1 = xor_ln1039_22_fu_2291_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51476:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_2319_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51476 | assign zext_ln1039_21_fu_2325_p1 = xor_ln1039_23_fu_2319_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51478:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_2347_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51478 | assign zext_ln1039_22_fu_2353_p1 = xor_ln1039_24_fu_2347_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51480:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_2375_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51480 | assign zext_ln1039_23_fu_2381_p1 = xor_ln1039_25_fu_2375_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51482:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_2403_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51482 | assign zext_ln1039_24_fu_2409_p1 = xor_ln1039_26_fu_2403_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51484:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_2431_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51484 | assign zext_ln1039_25_fu_2437_p1 = xor_ln1039_27_fu_2431_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51486:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_2639_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51486 | assign zext_ln1039_26_fu_2645_p1 = xor_ln1039_30_fu_2639_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51488:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_2667_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51488 | assign zext_ln1039_27_fu_2673_p1 = xor_ln1039_31_fu_2667_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51490:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_32_fu_2695_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51490 | assign zext_ln1039_28_fu_2701_p1 = xor_ln1039_32_fu_2695_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51492:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_2723_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51492 | assign zext_ln1039_29_fu_2729_p1 = xor_ln1039_33_fu_2723_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51494:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_1607_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51494 | assign zext_ln1039_2_fu_1613_p1 = xor_ln1039_2_fu_1607_p2;
[2025-10-21 18:08:54,606]       |                                 ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51496:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_2751_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51496 | assign zext_ln1039_30_fu_2757_p1 = xor_ln1039_34_fu_2751_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51498:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_35_fu_2779_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51498 | assign zext_ln1039_31_fu_2785_p1 = xor_ln1039_35_fu_2779_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51500:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_2807_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51500 | assign zext_ln1039_32_fu_2813_p1 = xor_ln1039_36_fu_2807_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51502:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_2835_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51502 | assign zext_ln1039_33_fu_2841_p1 = xor_ln1039_37_fu_2835_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,606] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51504:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_38_fu_2863_p2' generates 1 bits.
[2025-10-21 18:08:54,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,606] 51504 | assign zext_ln1039_34_fu_2869_p1 = xor_ln1039_38_fu_2863_p2;
[2025-10-21 18:08:54,606]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51506:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_2891_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51506 | assign zext_ln1039_35_fu_2897_p1 = xor_ln1039_39_fu_2891_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51508:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_2919_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51508 | assign zext_ln1039_36_fu_2925_p1 = xor_ln1039_40_fu_2919_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51510:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_41_fu_2947_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51510 | assign zext_ln1039_37_fu_2953_p1 = xor_ln1039_41_fu_2947_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51512:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_2975_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51512 | assign zext_ln1039_38_fu_2981_p1 = xor_ln1039_42_fu_2975_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51514:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_3183_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51514 | assign zext_ln1039_39_fu_3189_p1 = xor_ln1039_45_fu_3183_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51516:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_1635_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51516 | assign zext_ln1039_3_fu_1641_p1 = xor_ln1039_3_fu_1635_p2;
[2025-10-21 18:08:54,607]       |                                 ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51518:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_3211_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51518 | assign zext_ln1039_40_fu_3217_p1 = xor_ln1039_46_fu_3211_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51520:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_47_fu_3239_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51520 | assign zext_ln1039_41_fu_3245_p1 = xor_ln1039_47_fu_3239_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51522:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_48_fu_3267_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51522 | assign zext_ln1039_42_fu_3273_p1 = xor_ln1039_48_fu_3267_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51524:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_49_fu_3295_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51524 | assign zext_ln1039_43_fu_3301_p1 = xor_ln1039_49_fu_3295_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51526:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_50_fu_3323_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51526 | assign zext_ln1039_44_fu_3329_p1 = xor_ln1039_50_fu_3323_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51528:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_51_fu_3351_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51528 | assign zext_ln1039_45_fu_3357_p1 = xor_ln1039_51_fu_3351_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51530:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_52_fu_3379_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51530 | assign zext_ln1039_46_fu_3385_p1 = xor_ln1039_52_fu_3379_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51532:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_53_fu_3407_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51532 | assign zext_ln1039_47_fu_3413_p1 = xor_ln1039_53_fu_3407_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51534:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_54_fu_3435_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51534 | assign zext_ln1039_48_fu_3441_p1 = xor_ln1039_54_fu_3435_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51536:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_55_fu_3463_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51536 | assign zext_ln1039_49_fu_3469_p1 = xor_ln1039_55_fu_3463_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51538:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_1663_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51538 | assign zext_ln1039_4_fu_1669_p1 = xor_ln1039_4_fu_1663_p2;
[2025-10-21 18:08:54,607]       |                                 ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51540:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_56_fu_3491_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51540 | assign zext_ln1039_50_fu_3497_p1 = xor_ln1039_56_fu_3491_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51542:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_57_fu_3519_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51542 | assign zext_ln1039_51_fu_3525_p1 = xor_ln1039_57_fu_3519_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51544:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_60_fu_3727_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51544 | assign zext_ln1039_52_fu_3733_p1 = xor_ln1039_60_fu_3727_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51546:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_61_fu_3755_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51546 | assign zext_ln1039_53_fu_3761_p1 = xor_ln1039_61_fu_3755_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51548:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_62_fu_3783_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51548 | assign zext_ln1039_54_fu_3789_p1 = xor_ln1039_62_fu_3783_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51550:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_63_fu_3811_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51550 | assign zext_ln1039_55_fu_3817_p1 = xor_ln1039_63_fu_3811_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51552:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_64_fu_3839_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51552 | assign zext_ln1039_56_fu_3845_p1 = xor_ln1039_64_fu_3839_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51554:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_65_fu_3867_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51554 | assign zext_ln1039_57_fu_3873_p1 = xor_ln1039_65_fu_3867_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51556:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_66_fu_3895_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51556 | assign zext_ln1039_58_fu_3901_p1 = xor_ln1039_66_fu_3895_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51558:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_67_fu_3923_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51558 | assign zext_ln1039_59_fu_3929_p1 = xor_ln1039_67_fu_3923_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51560:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_1691_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51560 | assign zext_ln1039_5_fu_1697_p1 = xor_ln1039_5_fu_1691_p2;
[2025-10-21 18:08:54,607]       |                                 ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51562:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_68_fu_3951_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51562 | assign zext_ln1039_60_fu_3957_p1 = xor_ln1039_68_fu_3951_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51564:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_69_fu_3979_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,607] 51564 | assign zext_ln1039_61_fu_3985_p1 = xor_ln1039_69_fu_3979_p2;
[2025-10-21 18:08:54,607]       |                                  ^
[2025-10-21 18:08:54,607] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51566:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_70_fu_4007_p2' generates 1 bits.
[2025-10-21 18:08:54,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51566 | assign zext_ln1039_62_fu_4013_p1 = xor_ln1039_70_fu_4007_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51568:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_71_fu_4035_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51568 | assign zext_ln1039_63_fu_4041_p1 = xor_ln1039_71_fu_4035_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51570:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_72_fu_4063_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51570 | assign zext_ln1039_64_fu_4069_p1 = xor_ln1039_72_fu_4063_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51572:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_75_fu_4271_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51572 | assign zext_ln1039_65_fu_4277_p1 = xor_ln1039_75_fu_4271_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51574:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_76_fu_4299_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51574 | assign zext_ln1039_66_fu_4305_p1 = xor_ln1039_76_fu_4299_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51576:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_77_fu_4327_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51576 | assign zext_ln1039_67_fu_4333_p1 = xor_ln1039_77_fu_4327_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51578:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_78_fu_4355_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51578 | assign zext_ln1039_68_fu_4361_p1 = xor_ln1039_78_fu_4355_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51580:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_79_fu_4383_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51580 | assign zext_ln1039_69_fu_4389_p1 = xor_ln1039_79_fu_4383_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51582:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_1719_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51582 | assign zext_ln1039_6_fu_1725_p1 = xor_ln1039_6_fu_1719_p2;
[2025-10-21 18:08:54,608]       |                                 ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51584:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_80_fu_4411_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51584 | assign zext_ln1039_70_fu_4417_p1 = xor_ln1039_80_fu_4411_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51586:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_81_fu_4439_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51586 | assign zext_ln1039_71_fu_4445_p1 = xor_ln1039_81_fu_4439_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51588:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_82_fu_4467_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51588 | assign zext_ln1039_72_fu_4473_p1 = xor_ln1039_82_fu_4467_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51590:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_83_fu_4495_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51590 | assign zext_ln1039_73_fu_4501_p1 = xor_ln1039_83_fu_4495_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51592:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_84_fu_4523_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51592 | assign zext_ln1039_74_fu_4529_p1 = xor_ln1039_84_fu_4523_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51594:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_85_fu_4551_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51594 | assign zext_ln1039_75_fu_4557_p1 = xor_ln1039_85_fu_4551_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51596:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_86_fu_4579_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51596 | assign zext_ln1039_76_fu_4585_p1 = xor_ln1039_86_fu_4579_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51598:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_87_fu_4607_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51598 | assign zext_ln1039_77_fu_4613_p1 = xor_ln1039_87_fu_4607_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51600:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_90_fu_4815_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51600 | assign zext_ln1039_78_fu_4821_p1 = xor_ln1039_90_fu_4815_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51602:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_91_fu_4843_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51602 | assign zext_ln1039_79_fu_4849_p1 = xor_ln1039_91_fu_4843_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51604:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_1747_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51604 | assign zext_ln1039_7_fu_1753_p1 = xor_ln1039_7_fu_1747_p2;
[2025-10-21 18:08:54,608]       |                                 ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51606:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_92_fu_4871_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51606 | assign zext_ln1039_80_fu_4877_p1 = xor_ln1039_92_fu_4871_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51608:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_93_fu_4899_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51608 | assign zext_ln1039_81_fu_4905_p1 = xor_ln1039_93_fu_4899_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51610:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_94_fu_4927_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51610 | assign zext_ln1039_82_fu_4933_p1 = xor_ln1039_94_fu_4927_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51612:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_95_fu_4955_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51612 | assign zext_ln1039_83_fu_4961_p1 = xor_ln1039_95_fu_4955_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51614:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_96_fu_4983_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51614 | assign zext_ln1039_84_fu_4989_p1 = xor_ln1039_96_fu_4983_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51616:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_97_fu_5011_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51616 | assign zext_ln1039_85_fu_5017_p1 = xor_ln1039_97_fu_5011_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51618:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_98_fu_5039_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51618 | assign zext_ln1039_86_fu_5045_p1 = xor_ln1039_98_fu_5039_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51620:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_99_fu_5067_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51620 | assign zext_ln1039_87_fu_5073_p1 = xor_ln1039_99_fu_5067_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51622:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_100_fu_5095_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51622 | assign zext_ln1039_88_fu_5101_p1 = xor_ln1039_100_fu_5095_p2;
[2025-10-21 18:08:54,608]       |                                  ^
[2025-10-21 18:08:54,608] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51624:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_101_fu_5123_p2' generates 1 bits.
[2025-10-21 18:08:54,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,608] 51624 | assign zext_ln1039_89_fu_5129_p1 = xor_ln1039_101_fu_5123_p2;
[2025-10-21 18:08:54,609]       |                                  ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51626:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_1775_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51626 | assign zext_ln1039_8_fu_1781_p1 = xor_ln1039_8_fu_1775_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51628:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_102_fu_5151_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51628 | assign zext_ln1039_90_fu_5157_p1 = xor_ln1039_102_fu_5151_p2;
[2025-10-21 18:08:54,609]       |                                  ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51630:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_105_fu_5359_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51630 | assign zext_ln1039_91_fu_5365_p1 = xor_ln1039_105_fu_5359_p2;
[2025-10-21 18:08:54,609]       |                                  ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51632:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_106_fu_5387_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51632 | assign zext_ln1039_92_fu_5393_p1 = xor_ln1039_106_fu_5387_p2;
[2025-10-21 18:08:54,609]       |                                  ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51634:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_107_fu_5415_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51634 | assign zext_ln1039_93_fu_5421_p1 = xor_ln1039_107_fu_5415_p2;
[2025-10-21 18:08:54,609]       |                                  ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51636:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_108_fu_5443_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51636 | assign zext_ln1039_94_fu_5449_p1 = xor_ln1039_108_fu_5443_p2;
[2025-10-21 18:08:54,609]       |                                  ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51638:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_109_fu_5471_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51638 | assign zext_ln1039_95_fu_5477_p1 = xor_ln1039_109_fu_5471_p2;
[2025-10-21 18:08:54,609]       |                                  ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51640:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_110_fu_5499_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51640 | assign zext_ln1039_96_fu_5505_p1 = xor_ln1039_110_fu_5499_p2;
[2025-10-21 18:08:54,609]       |                                  ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51642:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_111_fu_5527_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51642 | assign zext_ln1039_97_fu_5533_p1 = xor_ln1039_111_fu_5527_p2;
[2025-10-21 18:08:54,609]       |                                  ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51644:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_112_fu_5555_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51644 | assign zext_ln1039_98_fu_5561_p1 = xor_ln1039_112_fu_5555_p2;
[2025-10-21 18:08:54,609]       |                                  ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51646:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_113_fu_5583_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51646 | assign zext_ln1039_99_fu_5589_p1 = xor_ln1039_113_fu_5583_p2;
[2025-10-21 18:08:54,609]       |                                  ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51648:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_1803_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51648 | assign zext_ln1039_9_fu_1809_p1 = xor_ln1039_9_fu_1803_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51650:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_1551_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51650 | assign zext_ln1039_fu_1557_p1 = xor_ln1039_fu_1551_p2;
[2025-10-21 18:08:54,609]       |                               ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51652:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2067_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51652 | assign zext_ln215_1_fu_2073_p1 = result_V_2_fu_2067_p2;
[2025-10-21 18:08:54,609]       |                                ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51654:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_2611_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51654 | assign zext_ln215_2_fu_2617_p1 = result_V_4_fu_2611_p2;
[2025-10-21 18:08:54,609]       |                                ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51656:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_3155_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51656 | assign zext_ln215_3_fu_3161_p1 = result_V_6_fu_3155_p2;
[2025-10-21 18:08:54,609]       |                                ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51658:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_3699_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51658 | assign zext_ln215_4_fu_3705_p1 = result_V_8_fu_3699_p2;
[2025-10-21 18:08:54,609]       |                                ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51660:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_4243_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51660 | assign zext_ln215_5_fu_4249_p1 = result_V_10_fu_4243_p2;
[2025-10-21 18:08:54,609]       |                                ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51662:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_4787_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51662 | assign zext_ln215_6_fu_4793_p1 = result_V_12_fu_4787_p2;
[2025-10-21 18:08:54,609]       |                                ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51664:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_5331_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51664 | assign zext_ln215_7_fu_5337_p1 = result_V_14_fu_5331_p2;
[2025-10-21 18:08:54,609]       |                                ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51666:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_1523_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51666 | assign zext_ln215_fu_1529_p1 = result_V_fu_1523_p2;
[2025-10-21 18:08:54,609]       |                              ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51668:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_fu_2027_p2' generates 3 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51668 | assign zext_ln840_10_fu_2033_p1 = add_ln840_27_fu_2027_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51670:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_2459_p2' generates 1 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51670 | assign zext_ln840_11_fu_2465_p1 = xor_ln1039_28_fu_2459_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51672:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_31_fu_2475_p2' generates 2 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51672 | assign zext_ln840_12_fu_2481_p1 = add_ln840_31_fu_2475_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51674:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_fu_2485_p2' generates 2 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51674 | assign zext_ln840_13_fu_2491_p1 = add_ln840_32_fu_2485_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51676:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_2495_p2' generates 2 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51676 | assign zext_ln840_14_fu_2501_p1 = add_ln840_33_fu_2495_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51678:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_fu_2511_p2' generates 3 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51678 | assign zext_ln840_15_fu_2517_p1 = add_ln840_35_fu_2511_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51680:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_36_fu_2521_p2' generates 2 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51680 | assign zext_ln840_16_fu_2527_p1 = add_ln840_36_fu_2521_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51682:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_fu_2531_p2' generates 2 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51682 | assign zext_ln840_17_fu_2537_p1 = add_ln840_37_fu_2531_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51684:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_2541_p2' generates 3 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51684 | assign zext_ln840_18_fu_2547_p1 = add_ln840_38_fu_2541_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,609] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51686:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_fu_2551_p2' generates 2 bits.
[2025-10-21 18:08:54,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,609] 51686 | assign zext_ln840_19_fu_2557_p1 = add_ln840_39_fu_2551_p2;
[2025-10-21 18:08:54,609]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51688:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_1931_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51688 | assign zext_ln840_1_fu_1937_p1 = add_ln840_17_fu_1931_p2;
[2025-10-21 18:08:54,610]       |                                ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51690:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_40_fu_2561_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51690 | assign zext_ln840_20_fu_2567_p1 = add_ln840_40_fu_2561_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51692:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_fu_2571_p2' generates 3 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51692 | assign zext_ln840_21_fu_2577_p1 = add_ln840_41_fu_2571_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51694:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_3003_p2' generates 1 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51694 | assign zext_ln840_22_fu_3009_p1 = xor_ln1039_43_fu_3003_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51696:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_3019_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51696 | assign zext_ln840_23_fu_3025_p1 = add_ln840_45_fu_3019_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51698:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_3029_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51698 | assign zext_ln840_24_fu_3035_p1 = add_ln840_46_fu_3029_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51700:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_47_fu_3039_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51700 | assign zext_ln840_25_fu_3045_p1 = add_ln840_47_fu_3039_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51702:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_fu_3055_p2' generates 3 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51702 | assign zext_ln840_26_fu_3061_p1 = add_ln840_49_fu_3055_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51704:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_50_fu_3065_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51704 | assign zext_ln840_27_fu_3071_p1 = add_ln840_50_fu_3065_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51706:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_3075_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51706 | assign zext_ln840_28_fu_3081_p1 = add_ln840_51_fu_3075_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51708:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_3085_p2' generates 3 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51708 | assign zext_ln840_29_fu_3091_p1 = add_ln840_52_fu_3085_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51710:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_1941_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51710 | assign zext_ln840_2_fu_1947_p1 = add_ln840_18_fu_1941_p2;
[2025-10-21 18:08:54,610]       |                                ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51712:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_3095_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51712 | assign zext_ln840_30_fu_3101_p1 = add_ln840_53_fu_3095_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51714:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_3105_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51714 | assign zext_ln840_31_fu_3111_p1 = add_ln840_54_fu_3105_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51716:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_fu_3115_p2' generates 3 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51716 | assign zext_ln840_32_fu_3121_p1 = add_ln840_55_fu_3115_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51718:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_58_fu_3547_p2' generates 1 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51718 | assign zext_ln840_33_fu_3553_p1 = xor_ln1039_58_fu_3547_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51720:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_3563_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51720 | assign zext_ln840_34_fu_3569_p1 = add_ln840_59_fu_3563_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51722:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_60_fu_3573_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51722 | assign zext_ln840_35_fu_3579_p1 = add_ln840_60_fu_3573_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51724:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_fu_3583_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51724 | assign zext_ln840_36_fu_3589_p1 = add_ln840_61_fu_3583_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51726:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_63_fu_3599_p2' generates 3 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51726 | assign zext_ln840_37_fu_3605_p1 = add_ln840_63_fu_3599_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51728:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_64_fu_3609_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51728 | assign zext_ln840_38_fu_3615_p1 = add_ln840_64_fu_3609_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51730:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_65_fu_3619_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51730 | assign zext_ln840_39_fu_3625_p1 = add_ln840_65_fu_3619_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51732:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_1951_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51732 | assign zext_ln840_3_fu_1957_p1 = add_ln840_19_fu_1951_p2;
[2025-10-21 18:08:54,610]       |                                ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51734:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_fu_3629_p2' generates 3 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51734 | assign zext_ln840_40_fu_3635_p1 = add_ln840_66_fu_3629_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51736:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_fu_3639_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51736 | assign zext_ln840_41_fu_3645_p1 = add_ln840_67_fu_3639_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51738:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_68_fu_3649_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51738 | assign zext_ln840_42_fu_3655_p1 = add_ln840_68_fu_3649_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51740:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_69_fu_3659_p2' generates 3 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51740 | assign zext_ln840_43_fu_3665_p1 = add_ln840_69_fu_3659_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51742:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_73_fu_4091_p2' generates 1 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51742 | assign zext_ln840_44_fu_4097_p1 = xor_ln1039_73_fu_4091_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51744:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_73_fu_4107_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51744 | assign zext_ln840_45_fu_4113_p1 = add_ln840_73_fu_4107_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51746:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_74_fu_4117_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51746 | assign zext_ln840_46_fu_4123_p1 = add_ln840_74_fu_4117_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51748:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_75_fu_4127_p2' generates 2 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,610] 51748 | assign zext_ln840_47_fu_4133_p1 = add_ln840_75_fu_4127_p2;
[2025-10-21 18:08:54,610]       |                                 ^
[2025-10-21 18:08:54,610] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51750:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_4143_p2' generates 3 bits.
[2025-10-21 18:08:54,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51750 | assign zext_ln840_48_fu_4149_p1 = add_ln840_77_fu_4143_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51752:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_78_fu_4153_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51752 | assign zext_ln840_49_fu_4159_p1 = add_ln840_78_fu_4153_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51754:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_1967_p2' generates 3 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51754 | assign zext_ln840_4_fu_1973_p1 = add_ln840_21_fu_1967_p2;
[2025-10-21 18:08:54,611]       |                                ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51756:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_79_fu_4163_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51756 | assign zext_ln840_50_fu_4169_p1 = add_ln840_79_fu_4163_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51758:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_80_fu_4173_p2' generates 3 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51758 | assign zext_ln840_51_fu_4179_p1 = add_ln840_80_fu_4173_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51760:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_81_fu_4183_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51760 | assign zext_ln840_52_fu_4189_p1 = add_ln840_81_fu_4183_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51762:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_82_fu_4193_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51762 | assign zext_ln840_53_fu_4199_p1 = add_ln840_82_fu_4193_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51764:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_83_fu_4203_p2' generates 3 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51764 | assign zext_ln840_54_fu_4209_p1 = add_ln840_83_fu_4203_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51766:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_88_fu_4635_p2' generates 1 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51766 | assign zext_ln840_55_fu_4641_p1 = xor_ln1039_88_fu_4635_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51768:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_87_fu_4651_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51768 | assign zext_ln840_56_fu_4657_p1 = add_ln840_87_fu_4651_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51770:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_88_fu_4661_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51770 | assign zext_ln840_57_fu_4667_p1 = add_ln840_88_fu_4661_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51772:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_89_fu_4671_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51772 | assign zext_ln840_58_fu_4677_p1 = add_ln840_89_fu_4671_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51774:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_91_fu_4687_p2' generates 3 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51774 | assign zext_ln840_59_fu_4693_p1 = add_ln840_91_fu_4687_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51776:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_1977_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51776 | assign zext_ln840_5_fu_1983_p1 = add_ln840_22_fu_1977_p2;
[2025-10-21 18:08:54,611]       |                                ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51778:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_92_fu_4697_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51778 | assign zext_ln840_60_fu_4703_p1 = add_ln840_92_fu_4697_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51780:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_93_fu_4707_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51780 | assign zext_ln840_61_fu_4713_p1 = add_ln840_93_fu_4707_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51782:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_fu_4717_p2' generates 3 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51782 | assign zext_ln840_62_fu_4723_p1 = add_ln840_94_fu_4717_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51784:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_95_fu_4727_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51784 | assign zext_ln840_63_fu_4733_p1 = add_ln840_95_fu_4727_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51786:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_96_fu_4737_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51786 | assign zext_ln840_64_fu_4743_p1 = add_ln840_96_fu_4737_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51788:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_97_fu_4747_p2' generates 3 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51788 | assign zext_ln840_65_fu_4753_p1 = add_ln840_97_fu_4747_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51790:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_103_fu_5179_p2' generates 1 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51790 | assign zext_ln840_66_fu_5185_p1 = xor_ln1039_103_fu_5179_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51792:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_101_fu_5195_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51792 | assign zext_ln840_67_fu_5201_p1 = add_ln840_101_fu_5195_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51794:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_102_fu_5205_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51794 | assign zext_ln840_68_fu_5211_p1 = add_ln840_102_fu_5205_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51796:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_fu_5215_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51796 | assign zext_ln840_69_fu_5221_p1 = add_ln840_103_fu_5215_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51798:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_23_fu_1987_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51798 | assign zext_ln840_6_fu_1993_p1 = add_ln840_23_fu_1987_p2;
[2025-10-21 18:08:54,611]       |                                ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51800:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_105_fu_5231_p2' generates 3 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51800 | assign zext_ln840_70_fu_5237_p1 = add_ln840_105_fu_5231_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51802:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_106_fu_5241_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51802 | assign zext_ln840_71_fu_5247_p1 = add_ln840_106_fu_5241_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51804:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_107_fu_5251_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51804 | assign zext_ln840_72_fu_5257_p1 = add_ln840_107_fu_5251_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51806:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_108_fu_5261_p2' generates 3 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51806 | assign zext_ln840_73_fu_5267_p1 = add_ln840_108_fu_5261_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51808:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_109_fu_5271_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51808 | assign zext_ln840_74_fu_5277_p1 = add_ln840_109_fu_5271_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51810:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_110_fu_5281_p2' generates 2 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51810 | assign zext_ln840_75_fu_5287_p1 = add_ln840_110_fu_5281_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51812:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_111_fu_5291_p2' generates 3 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,611] 51812 | assign zext_ln840_76_fu_5297_p1 = add_ln840_111_fu_5291_p2;
[2025-10-21 18:08:54,611]       |                                 ^
[2025-10-21 18:08:54,611] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51814:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_118_fu_5723_p2' generates 1 bits.
[2025-10-21 18:08:54,611]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51814 | assign zext_ln840_77_fu_5729_p1 = xor_ln1039_118_fu_5723_p2;
[2025-10-21 18:08:54,612]       |                                 ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51816:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_115_fu_5739_p2' generates 2 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51816 | assign zext_ln840_78_fu_5745_p1 = add_ln840_115_fu_5739_p2;
[2025-10-21 18:08:54,612]       |                                 ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51818:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_116_fu_5749_p2' generates 2 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51818 | assign zext_ln840_79_fu_5755_p1 = add_ln840_116_fu_5749_p2;
[2025-10-21 18:08:54,612]       |                                 ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51820:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_24_fu_1997_p2' generates 3 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51820 | assign zext_ln840_7_fu_2003_p1 = add_ln840_24_fu_1997_p2;
[2025-10-21 18:08:54,612]       |                                ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51822:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_117_fu_5759_p2' generates 2 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51822 | assign zext_ln840_80_fu_5765_p1 = add_ln840_117_fu_5759_p2;
[2025-10-21 18:08:54,612]       |                                 ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51824:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_119_fu_5775_p2' generates 3 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51824 | assign zext_ln840_81_fu_5781_p1 = add_ln840_119_fu_5775_p2;
[2025-10-21 18:08:54,612]       |                                 ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51826:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_120_fu_5785_p2' generates 2 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51826 | assign zext_ln840_82_fu_5791_p1 = add_ln840_120_fu_5785_p2;
[2025-10-21 18:08:54,612]       |                                 ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51828:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_121_fu_5795_p2' generates 2 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51828 | assign zext_ln840_83_fu_5801_p1 = add_ln840_121_fu_5795_p2;
[2025-10-21 18:08:54,612]       |                                 ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51830:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_fu_5805_p2' generates 3 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51830 | assign zext_ln840_84_fu_5811_p1 = add_ln840_122_fu_5805_p2;
[2025-10-21 18:08:54,612]       |                                 ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51832:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_123_fu_5815_p2' generates 2 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51832 | assign zext_ln840_85_fu_5821_p1 = add_ln840_123_fu_5815_p2;
[2025-10-21 18:08:54,612]       |                                 ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51834:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_124_fu_5825_p2' generates 2 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51834 | assign zext_ln840_86_fu_5831_p1 = add_ln840_124_fu_5825_p2;
[2025-10-21 18:08:54,612]       |                                 ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51836:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_125_fu_5835_p2' generates 3 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51836 | assign zext_ln840_87_fu_5841_p1 = add_ln840_125_fu_5835_p2;
[2025-10-21 18:08:54,612]       |                                 ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51838:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_fu_2007_p2' generates 2 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51838 | assign zext_ln840_8_fu_2013_p1 = add_ln840_25_fu_2007_p2;
[2025-10-21 18:08:54,612]       |                                ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51840:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_26_fu_2017_p2' generates 2 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51840 | assign zext_ln840_9_fu_2023_p1 = add_ln840_26_fu_2017_p2;
[2025-10-21 18:08:54,612]       |                                ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:51842:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_1915_p2' generates 1 bits.
[2025-10-21 18:08:54,612]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 51842 | assign zext_ln840_fu_1921_p1 = xor_ln1039_13_fu_1915_p2;
[2025-10-21 18:08:54,612]       |                              ^
[2025-10-21 18:08:54,612] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:10766:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 10766 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-21 18:08:54,612]       |  ^
[2025-10-21 18:08:54,612] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:10767:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 10767 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-21 18:08:54,612]       |  ^
[2025-10-21 18:08:54,612] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:10768:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 10768 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-21 18:08:54,612]       |  ^
[2025-10-21 18:08:54,612] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:10769:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 10769 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-21 18:08:54,612]       |  ^
[2025-10-21 18:08:54,612] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:10770:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 10770 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-21 18:08:54,612]       |  ^
[2025-10-21 18:08:54,612] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:10771:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 10771 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-21 18:08:54,612]       |  ^
[2025-10-21 18:08:54,612] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:10772:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:08:54,612] 10772 | #0 ap_done_reg = 1'b0;
[2025-10-21 18:08:54,612]       |  ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:33793:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,612] 33793 |             ap_NS_iter0_fsm = 'bx;
[2025-10-21 18:08:54,612]       |                             ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:33817:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,612] 33817 |             ap_NS_iter1_fsm = 'bx;
[2025-10-21 18:08:54,612]       |                             ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:33841:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,612] 33841 |             ap_NS_iter2_fsm = 'bx;
[2025-10-21 18:08:54,612]       |                             ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:33865:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,612] 33865 |             ap_NS_iter3_fsm = 'bx;
[2025-10-21 18:08:54,612]       |                             ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:33889:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,612] 33889 |             ap_NS_iter4_fsm = 'bx;
[2025-10-21 18:08:54,612]       |                             ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:33913:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,612] 33913 |             ap_NS_iter5_fsm = 'bx;
[2025-10-21 18:08:54,612]       |                             ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36556:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,612] 36556 | assign grp_fu_47245_p0 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,612]       |                        ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36558:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,612] 36558 | assign grp_fu_47254_p0 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,612]       |                        ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36560:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,612] 36560 | assign grp_fu_47263_p0 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,612]       |                        ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36562:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,612] 36562 | assign grp_fu_47272_p0 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,612]       |                        ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36564:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:08:54,612] 36564 | assign grp_fu_47281_p0 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:08:54,612]       |                        ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36566:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,612] 36566 | assign grp_fu_47290_p0 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,612]       |                        ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36568:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,612] 36568 | assign grp_fu_47299_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,612]       |                        ^
[2025-10-21 18:08:54,612] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36570:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36570 | assign grp_fu_47308_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36572:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36572 | assign grp_fu_47317_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36574:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36574 | assign grp_fu_47326_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36576:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36576 | assign grp_fu_47335_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36578:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36578 | assign grp_fu_47344_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36580:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36580 | assign grp_fu_47353_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36582:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36582 | assign grp_fu_47362_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36584:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36584 | assign grp_fu_47371_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36586:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36586 | assign grp_fu_47380_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36588:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36588 | assign grp_fu_47389_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36590:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36590 | assign grp_fu_47398_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36592:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36592 | assign grp_fu_47407_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36594:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36594 | assign grp_fu_47416_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36596:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36596 | assign grp_fu_47425_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36598:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36598 | assign grp_fu_47434_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36600:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36600 | assign grp_fu_47443_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36602:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36602 | assign grp_fu_47452_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36604:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36604 | assign grp_fu_47461_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36606:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36606 | assign grp_fu_47470_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36608:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36608 | assign grp_fu_47479_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36610:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36610 | assign grp_fu_47488_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36612:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36612 | assign grp_fu_47497_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36614:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36614 | assign grp_fu_47506_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36616:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36616 | assign grp_fu_47515_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36618:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36618 | assign grp_fu_47524_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36620:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36620 | assign grp_fu_47533_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36622:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36622 | assign grp_fu_47542_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36624:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36624 | assign grp_fu_47551_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36626:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36626 | assign grp_fu_47560_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36628:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36628 | assign grp_fu_47569_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36630:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36630 | assign grp_fu_47578_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36632:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36632 | assign grp_fu_47587_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36634:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36634 | assign grp_fu_47596_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36636:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36636 | assign grp_fu_47605_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36638:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36638 | assign grp_fu_47614_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36640:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36640 | assign grp_fu_47623_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36642:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36642 | assign grp_fu_47632_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36644:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36644 | assign grp_fu_47641_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36646:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36646 | assign grp_fu_47650_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36648:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36648 | assign grp_fu_47659_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36650:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36650 | assign grp_fu_47668_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36652:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36652 | assign grp_fu_47677_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,613]       |                        ^
[2025-10-21 18:08:54,613] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36654:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,613] 36654 | assign grp_fu_47686_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36656:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36656 | assign grp_fu_47695_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36658:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36658 | assign grp_fu_47704_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36660:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36660 | assign grp_fu_47713_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36662:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36662 | assign grp_fu_47722_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36664:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36664 | assign grp_fu_47731_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36666:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36666 | assign grp_fu_47740_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36668:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36668 | assign grp_fu_47749_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36670:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36670 | assign grp_fu_47758_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36672:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36672 | assign grp_fu_47767_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36674:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36674 | assign grp_fu_47776_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36676:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36676 | assign grp_fu_47785_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36678:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36678 | assign grp_fu_47794_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36680:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36680 | assign grp_fu_47803_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36682:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36682 | assign grp_fu_47812_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36684:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36684 | assign grp_fu_47821_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36686:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36686 | assign grp_fu_47830_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36688:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36688 | assign grp_fu_47839_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36690:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36690 | assign grp_fu_47848_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36692:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36692 | assign grp_fu_47857_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36694:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36694 | assign grp_fu_47866_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36696:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36696 | assign grp_fu_47875_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36698:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36698 | assign grp_fu_47884_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36700:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36700 | assign grp_fu_47893_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36702:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36702 | assign grp_fu_47902_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36704:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36704 | assign grp_fu_47911_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36706:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36706 | assign grp_fu_47920_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36708:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36708 | assign grp_fu_47929_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36710:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36710 | assign grp_fu_47938_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36712:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36712 | assign grp_fu_47947_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36714:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36714 | assign grp_fu_47956_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36716:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36716 | assign grp_fu_47965_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36718:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36718 | assign grp_fu_47974_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36720:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36720 | assign grp_fu_47983_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36722:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36722 | assign grp_fu_47992_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36724:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36724 | assign grp_fu_48001_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36726:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36726 | assign grp_fu_48010_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36728:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36728 | assign grp_fu_48019_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36730:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36730 | assign grp_fu_48028_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36732:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36732 | assign grp_fu_48037_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36734:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36734 | assign grp_fu_48046_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36736:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36736 | assign grp_fu_48055_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,614]       |                        ^
[2025-10-21 18:08:54,614] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36738:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,614] 36738 | assign grp_fu_48064_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36740:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36740 | assign grp_fu_48073_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36742:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36742 | assign grp_fu_48082_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36744:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36744 | assign grp_fu_48091_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36746:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36746 | assign grp_fu_48100_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36748:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36748 | assign grp_fu_48109_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36750:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36750 | assign grp_fu_48118_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36752:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36752 | assign grp_fu_48127_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36754:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36754 | assign grp_fu_48136_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36756:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36756 | assign grp_fu_48145_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36758:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36758 | assign grp_fu_48154_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36760:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36760 | assign grp_fu_48163_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36762:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36762 | assign grp_fu_48172_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36764:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36764 | assign grp_fu_48181_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36766:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36766 | assign grp_fu_48190_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36768:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36768 | assign grp_fu_48199_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36770:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36770 | assign grp_fu_48208_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36772:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36772 | assign grp_fu_48217_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36774:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36774 | assign grp_fu_48226_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36776:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36776 | assign grp_fu_48235_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36778:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36778 | assign grp_fu_48244_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36780:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36780 | assign grp_fu_48253_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36782:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36782 | assign grp_fu_48262_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36784:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36784 | assign grp_fu_48271_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36786:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36786 | assign grp_fu_48280_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36788:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36788 | assign grp_fu_48289_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36790:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36790 | assign grp_fu_48298_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36792:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36792 | assign grp_fu_48307_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36794:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36794 | assign grp_fu_48316_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36796:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36796 | assign grp_fu_48325_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36798:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36798 | assign grp_fu_48334_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36800:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36800 | assign grp_fu_48343_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36802:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36802 | assign grp_fu_48352_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36804:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36804 | assign grp_fu_48361_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36806:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36806 | assign grp_fu_48370_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36808:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36808 | assign grp_fu_48379_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36810:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36810 | assign grp_fu_48388_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36812:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36812 | assign grp_fu_48397_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36814:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36814 | assign grp_fu_48406_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36816:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36816 | assign grp_fu_48415_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36818:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36818 | assign grp_fu_48424_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36820:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36820 | assign grp_fu_48433_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36822:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,615] 36822 | assign grp_fu_48442_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,615]       |                        ^
[2025-10-21 18:08:54,615] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36824:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36824 | assign grp_fu_48451_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36826:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36826 | assign grp_fu_48460_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36828:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36828 | assign grp_fu_48469_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36830:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36830 | assign grp_fu_48478_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36832:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36832 | assign grp_fu_48487_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36834:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36834 | assign grp_fu_48496_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36836:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36836 | assign grp_fu_48505_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36838:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36838 | assign grp_fu_48514_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36840:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36840 | assign grp_fu_48523_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36842:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36842 | assign grp_fu_48532_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36844:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36844 | assign grp_fu_48541_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36846:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36846 | assign grp_fu_48550_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36848:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36848 | assign grp_fu_48559_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36850:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36850 | assign grp_fu_48568_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36852:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36852 | assign grp_fu_48577_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36854:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36854 | assign grp_fu_48586_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36856:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36856 | assign grp_fu_48595_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36858:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36858 | assign grp_fu_48604_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36860:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36860 | assign grp_fu_48613_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36862:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36862 | assign grp_fu_48622_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36864:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36864 | assign grp_fu_48631_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36866:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36866 | assign grp_fu_48640_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36868:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36868 | assign grp_fu_48649_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36870:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36870 | assign grp_fu_48658_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36872:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36872 | assign grp_fu_48667_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36874:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36874 | assign grp_fu_48676_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36876:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36876 | assign grp_fu_48685_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36878:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36878 | assign grp_fu_48694_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36880:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36880 | assign grp_fu_48703_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36882:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36882 | assign grp_fu_48712_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36884:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36884 | assign grp_fu_48721_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36886:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36886 | assign grp_fu_48730_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36888:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36888 | assign grp_fu_48739_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36890:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36890 | assign grp_fu_48748_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36892:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36892 | assign grp_fu_48757_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36894:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36894 | assign grp_fu_48766_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36896:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36896 | assign grp_fu_48775_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36898:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36898 | assign grp_fu_48784_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36900:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36900 | assign grp_fu_48793_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36902:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36902 | assign grp_fu_48802_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36904:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36904 | assign grp_fu_48811_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,616] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36906:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,616] 36906 | assign grp_fu_48820_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,616]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36908:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36908 | assign grp_fu_48829_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36910:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36910 | assign grp_fu_48838_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36912:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36912 | assign grp_fu_48847_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36914:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36914 | assign grp_fu_48856_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36916:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36916 | assign grp_fu_48865_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36918:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36918 | assign grp_fu_48874_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36920:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36920 | assign grp_fu_48883_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36922:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36922 | assign grp_fu_48892_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36924:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36924 | assign grp_fu_48901_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36926:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36926 | assign grp_fu_48910_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36928:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36928 | assign grp_fu_48919_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36930:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36930 | assign grp_fu_48928_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36932:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36932 | assign grp_fu_48937_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36934:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36934 | assign grp_fu_48946_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36936:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36936 | assign grp_fu_48955_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36938:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36938 | assign grp_fu_48964_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36940:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36940 | assign grp_fu_48973_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36942:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36942 | assign grp_fu_48982_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36944:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36944 | assign grp_fu_48991_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36946:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36946 | assign grp_fu_49000_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36948:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36948 | assign grp_fu_49009_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36950:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36950 | assign grp_fu_49018_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36952:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36952 | assign grp_fu_49027_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36954:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36954 | assign grp_fu_49036_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36956:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36956 | assign grp_fu_49045_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36958:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36958 | assign grp_fu_49054_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36960:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36960 | assign grp_fu_49063_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36962:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36962 | assign grp_fu_49072_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36964:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36964 | assign grp_fu_49081_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36966:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36966 | assign grp_fu_49090_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36968:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36968 | assign grp_fu_49099_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36970:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36970 | assign grp_fu_49108_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36972:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36972 | assign grp_fu_49117_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36974:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36974 | assign grp_fu_49126_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36976:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36976 | assign grp_fu_49135_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36978:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36978 | assign grp_fu_49144_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36980:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36980 | assign grp_fu_49153_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36982:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36982 | assign grp_fu_49162_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36984:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36984 | assign grp_fu_49171_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36986:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36986 | assign grp_fu_49180_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36988:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36988 | assign grp_fu_49189_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36990:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36990 | assign grp_fu_49198_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,617]       |                        ^
[2025-10-21 18:08:54,617] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36992:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,617] 36992 | assign grp_fu_49207_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36994:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 36994 | assign grp_fu_49216_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36996:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 36996 | assign grp_fu_49225_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:36998:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 36998 | assign grp_fu_49234_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37000:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37000 | assign grp_fu_49243_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37002:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37002 | assign grp_fu_49252_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37004:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37004 | assign grp_fu_49261_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37006:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37006 | assign grp_fu_49270_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37008:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37008 | assign grp_fu_49279_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37010:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37010 | assign grp_fu_49288_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37012:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37012 | assign grp_fu_49297_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37014:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37014 | assign grp_fu_49306_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37016:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37016 | assign grp_fu_49315_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37018:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37018 | assign grp_fu_49324_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37020:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37020 | assign grp_fu_49333_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37022:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37022 | assign grp_fu_49342_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37024:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37024 | assign grp_fu_49351_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37026:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37026 | assign grp_fu_49360_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37028:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37028 | assign grp_fu_49369_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37030:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37030 | assign grp_fu_49378_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37032:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37032 | assign grp_fu_49387_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37034:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37034 | assign grp_fu_49396_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37036:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37036 | assign grp_fu_49405_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37038:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37038 | assign grp_fu_49414_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37040:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37040 | assign grp_fu_49423_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37042:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37042 | assign grp_fu_49432_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37044:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37044 | assign grp_fu_49441_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37046:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37046 | assign grp_fu_49450_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37048:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37048 | assign grp_fu_49459_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37050:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37050 | assign grp_fu_49468_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37052:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37052 | assign grp_fu_49477_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37054:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37054 | assign grp_fu_49486_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37056:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37056 | assign grp_fu_49495_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37058:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37058 | assign grp_fu_49504_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37060:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37060 | assign grp_fu_49513_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37062:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37062 | assign grp_fu_49522_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37064:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37064 | assign grp_fu_49531_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37066:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37066 | assign grp_fu_49540_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37068:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37068 | assign grp_fu_49549_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37070:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37070 | assign grp_fu_49558_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37072:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37072 | assign grp_fu_49567_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37074:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37074 | assign grp_fu_49576_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37076:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37076 | assign grp_fu_49585_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,618]       |                        ^
[2025-10-21 18:08:54,618] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37078:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,618] 37078 | assign grp_fu_49594_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37080:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37080 | assign grp_fu_49603_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37082:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37082 | assign grp_fu_49612_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37084:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37084 | assign grp_fu_49621_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37086:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37086 | assign grp_fu_49630_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37088:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37088 | assign grp_fu_49639_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37090:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37090 | assign grp_fu_49648_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37092:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37092 | assign grp_fu_49657_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37094:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37094 | assign grp_fu_49666_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37096:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37096 | assign grp_fu_49675_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37098:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37098 | assign grp_fu_49684_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37100:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37100 | assign grp_fu_49693_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37102:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37102 | assign grp_fu_49702_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37104:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37104 | assign grp_fu_49711_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37106:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37106 | assign grp_fu_49720_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37108:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37108 | assign grp_fu_49729_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37110:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37110 | assign grp_fu_49738_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37112:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37112 | assign grp_fu_49747_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37114:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37114 | assign grp_fu_49756_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37116:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37116 | assign grp_fu_49765_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37118:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37118 | assign grp_fu_49774_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37120:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37120 | assign grp_fu_49783_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37122:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37122 | assign grp_fu_49792_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37124:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37124 | assign grp_fu_49801_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37126:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37126 | assign grp_fu_49810_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37128:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37128 | assign grp_fu_49819_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37130:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37130 | assign grp_fu_49828_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37132:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37132 | assign grp_fu_49837_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37134:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37134 | assign grp_fu_49846_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37136:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37136 | assign grp_fu_49855_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37138:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37138 | assign grp_fu_49864_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37140:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37140 | assign grp_fu_49873_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37142:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37142 | assign grp_fu_49882_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37144:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37144 | assign grp_fu_49891_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37146:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37146 | assign grp_fu_49900_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37148:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37148 | assign grp_fu_49909_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37150:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37150 | assign grp_fu_49918_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37152:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37152 | assign grp_fu_49927_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37154:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37154 | assign grp_fu_49936_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37156:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37156 | assign grp_fu_49945_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37158:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37158 | assign grp_fu_49954_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37160:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37160 | assign grp_fu_49963_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,619] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37162:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,619] 37162 | assign grp_fu_49972_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,619]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37164:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37164 | assign grp_fu_49981_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37166:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37166 | assign grp_fu_49990_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37168:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37168 | assign grp_fu_49999_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37170:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37170 | assign grp_fu_50008_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37172:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37172 | assign grp_fu_50017_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37174:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37174 | assign grp_fu_50026_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37176:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37176 | assign grp_fu_50035_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37178:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37178 | assign grp_fu_50044_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37180:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37180 | assign grp_fu_50053_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37182:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37182 | assign grp_fu_50062_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37184:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37184 | assign grp_fu_50071_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37186:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37186 | assign grp_fu_50080_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37188:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37188 | assign grp_fu_50089_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37190:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37190 | assign grp_fu_50098_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37192:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37192 | assign grp_fu_50107_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37194:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37194 | assign grp_fu_50116_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37196:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37196 | assign grp_fu_50125_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37198:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37198 | assign grp_fu_50134_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37200:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37200 | assign grp_fu_50143_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37202:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37202 | assign grp_fu_50152_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37204:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37204 | assign grp_fu_50161_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37206:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37206 | assign grp_fu_50170_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37208:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37208 | assign grp_fu_50179_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37210:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37210 | assign grp_fu_50188_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37212:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37212 | assign grp_fu_50197_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37214:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37214 | assign grp_fu_50206_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37216:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37216 | assign grp_fu_50215_p0 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37218:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37218 | assign grp_fu_50224_p0 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37220:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37220 | assign grp_fu_50233_p0 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37222:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37222 | assign grp_fu_50242_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37224:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37224 | assign grp_fu_50251_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37226:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37226 | assign grp_fu_50260_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37228:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37228 | assign grp_fu_50269_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37230:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37230 | assign grp_fu_50278_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37232:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37232 | assign grp_fu_50287_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37234:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37234 | assign grp_fu_50296_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37236:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37236 | assign grp_fu_50305_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37238:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37238 | assign grp_fu_50314_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37240:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37240 | assign grp_fu_50323_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37242:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37242 | assign grp_fu_50332_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37244:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37244 | assign grp_fu_50341_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37246:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37246 | assign grp_fu_50350_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,620] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37248:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,620] 37248 | assign grp_fu_50359_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,620]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37250:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37250 | assign grp_fu_50368_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37252:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37252 | assign grp_fu_50377_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37254:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37254 | assign grp_fu_50386_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37256:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37256 | assign grp_fu_50395_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37258:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37258 | assign grp_fu_50404_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37260:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37260 | assign grp_fu_50413_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37262:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37262 | assign grp_fu_50422_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37264:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37264 | assign grp_fu_50431_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37266:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37266 | assign grp_fu_50440_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37268:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37268 | assign grp_fu_50449_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37270:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37270 | assign grp_fu_50458_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37272:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37272 | assign grp_fu_50467_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37274:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37274 | assign grp_fu_50476_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37276:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37276 | assign grp_fu_50485_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37278:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37278 | assign grp_fu_50494_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37280:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,621] 37280 | assign grp_fu_50503_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37282:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37282 | assign grp_fu_50511_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37286:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37286 | assign grp_fu_50520_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37288:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37288 | assign grp_fu_50529_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37290:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,621] 37290 | assign grp_fu_50538_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37292:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37292 | assign grp_fu_50546_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37296:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37296 | assign grp_fu_50555_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37298:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37298 | assign grp_fu_50564_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37300:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,621] 37300 | assign grp_fu_50573_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37302:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37302 | assign grp_fu_50581_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37306:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37306 | assign grp_fu_50590_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37308:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37308 | assign grp_fu_50599_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37310:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,621] 37310 | assign grp_fu_50608_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37312:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37312 | assign grp_fu_50616_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37316:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37316 | assign grp_fu_50625_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37318:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37318 | assign grp_fu_50634_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37320:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,621] 37320 | assign grp_fu_50643_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37322:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37322 | assign grp_fu_50651_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37326:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37326 | assign grp_fu_50660_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37328:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37328 | assign grp_fu_50669_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37330:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,621] 37330 | assign grp_fu_50678_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37332:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37332 | assign grp_fu_50686_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37336:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37336 | assign grp_fu_50695_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37338:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37338 | assign grp_fu_50704_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37340:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,621] 37340 | assign grp_fu_50713_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37342:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37342 | assign grp_fu_50721_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37346:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,621] 37346 | assign grp_fu_50730_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,621]       |                        ^
[2025-10-21 18:08:54,621] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37348:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37348 | assign grp_fu_50739_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37350:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,622] 37350 | assign grp_fu_50748_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37352:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37352 | assign grp_fu_50756_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37356:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37356 | assign grp_fu_50765_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37358:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37358 | assign grp_fu_50774_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37360:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,622] 37360 | assign grp_fu_50783_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37362:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37362 | assign grp_fu_50791_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37366:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37366 | assign grp_fu_50800_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37368:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37368 | assign grp_fu_50809_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37370:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,622] 37370 | assign grp_fu_50818_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37372:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37372 | assign grp_fu_50826_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37376:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37376 | assign grp_fu_50835_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37378:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37378 | assign grp_fu_50844_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37380:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,622] 37380 | assign grp_fu_50853_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37382:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37382 | assign grp_fu_50861_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37386:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37386 | assign grp_fu_50870_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37388:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37388 | assign grp_fu_50879_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37390:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,622] 37390 | assign grp_fu_50888_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37392:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37392 | assign grp_fu_50896_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37396:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37396 | assign grp_fu_50905_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37398:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37398 | assign grp_fu_50914_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37400:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,622] 37400 | assign grp_fu_50923_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37402:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37402 | assign grp_fu_50931_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37406:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37406 | assign grp_fu_50940_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37408:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37408 | assign grp_fu_50949_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37410:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,622] 37410 | assign grp_fu_50958_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37412:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37412 | assign grp_fu_50966_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37416:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37416 | assign grp_fu_50975_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37418:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37418 | assign grp_fu_50984_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37420:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,622] 37420 | assign grp_fu_50993_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37422:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37422 | assign grp_fu_51001_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37426:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37426 | assign grp_fu_51010_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37428:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37428 | assign grp_fu_51019_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37430:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,622] 37430 | assign grp_fu_51028_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37432:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37432 | assign grp_fu_51036_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37436:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37436 | assign grp_fu_51045_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37438:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37438 | assign grp_fu_51054_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37440:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,622] 37440 | assign grp_fu_51063_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37442:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37442 | assign grp_fu_51071_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37446:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37446 | assign grp_fu_51080_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37448:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37448 | assign grp_fu_51089_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37450:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,622] 37450 | assign grp_fu_51098_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,622] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37452:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,622] 37452 | assign grp_fu_51106_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,622]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37456:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37456 | assign grp_fu_51115_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37458:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37458 | assign grp_fu_51124_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37460:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,623] 37460 | assign grp_fu_51133_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37462:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37462 | assign grp_fu_51141_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37466:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37466 | assign grp_fu_51150_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37468:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37468 | assign grp_fu_51159_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37470:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,623] 37470 | assign grp_fu_51168_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37472:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37472 | assign grp_fu_51176_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37476:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37476 | assign grp_fu_51185_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37478:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37478 | assign grp_fu_51194_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37480:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,623] 37480 | assign grp_fu_51203_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37482:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37482 | assign grp_fu_51211_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37486:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37486 | assign grp_fu_51220_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37488:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37488 | assign grp_fu_51229_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37490:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,623] 37490 | assign grp_fu_51238_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37492:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37492 | assign grp_fu_51246_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37496:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37496 | assign grp_fu_51255_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37498:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37498 | assign grp_fu_51264_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37500:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,623] 37500 | assign grp_fu_51273_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37502:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37502 | assign grp_fu_51281_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37506:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37506 | assign grp_fu_51290_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37508:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37508 | assign grp_fu_51299_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37510:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,623] 37510 | assign grp_fu_51308_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37512:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37512 | assign grp_fu_51316_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37516:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37516 | assign grp_fu_51325_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37518:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37518 | assign grp_fu_51334_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37520:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,623] 37520 | assign grp_fu_51343_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37522:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37522 | assign grp_fu_51351_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37526:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37526 | assign grp_fu_51360_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37528:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37528 | assign grp_fu_51369_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37530:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,623] 37530 | assign grp_fu_51378_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37532:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37532 | assign grp_fu_51386_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37536:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37536 | assign grp_fu_51395_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37538:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37538 | assign grp_fu_51404_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37540:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,623] 37540 | assign grp_fu_51413_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37542:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37542 | assign grp_fu_51421_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37546:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37546 | assign grp_fu_51430_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37548:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37548 | assign grp_fu_51439_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37550:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,623] 37550 | assign grp_fu_51448_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37552:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37552 | assign grp_fu_51456_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37556:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37556 | assign grp_fu_51465_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37558:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,623] 37558 | assign grp_fu_51474_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,623] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37560:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,623] 37560 | assign grp_fu_51483_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,623]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37562:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37562 | assign grp_fu_51491_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37566:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37566 | assign grp_fu_51500_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37568:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37568 | assign grp_fu_51509_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37570:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,624] 37570 | assign grp_fu_51518_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37572:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37572 | assign grp_fu_51526_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37576:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37576 | assign grp_fu_51535_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37578:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37578 | assign grp_fu_51544_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37580:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,624] 37580 | assign grp_fu_51553_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37582:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37582 | assign grp_fu_51561_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37586:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37586 | assign grp_fu_51570_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37588:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37588 | assign grp_fu_51579_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37590:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,624] 37590 | assign grp_fu_51588_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37592:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37592 | assign grp_fu_51596_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37596:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37596 | assign grp_fu_51605_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37598:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37598 | assign grp_fu_51614_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37600:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,624] 37600 | assign grp_fu_51623_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37602:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37602 | assign grp_fu_51631_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37606:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37606 | assign grp_fu_51640_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37608:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37608 | assign grp_fu_51649_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37610:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,624] 37610 | assign grp_fu_51658_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37612:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37612 | assign grp_fu_51666_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37616:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37616 | assign grp_fu_51675_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37618:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37618 | assign grp_fu_51684_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37620:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,624] 37620 | assign grp_fu_51693_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37622:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37622 | assign grp_fu_51701_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37626:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37626 | assign grp_fu_51710_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37628:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37628 | assign grp_fu_51719_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37630:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,624] 37630 | assign grp_fu_51728_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37632:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37632 | assign grp_fu_51736_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37636:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37636 | assign grp_fu_51745_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37638:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37638 | assign grp_fu_51754_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37640:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,624] 37640 | assign grp_fu_51763_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37642:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37642 | assign grp_fu_51771_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37646:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37646 | assign grp_fu_51780_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37648:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37648 | assign grp_fu_51789_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37650:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,624] 37650 | assign grp_fu_51798_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37652:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37652 | assign grp_fu_51806_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37656:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37656 | assign grp_fu_51815_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37658:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37658 | assign grp_fu_51824_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37660:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,624] 37660 | assign grp_fu_51833_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37662:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37662 | assign grp_fu_51841_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,624] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37666:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,624] 37666 | assign grp_fu_51850_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,624]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37668:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37668 | assign grp_fu_51859_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37670:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,625] 37670 | assign grp_fu_51868_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37672:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37672 | assign grp_fu_51876_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37676:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37676 | assign grp_fu_51885_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37678:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37678 | assign grp_fu_51894_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37680:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,625] 37680 | assign grp_fu_51903_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37682:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37682 | assign grp_fu_51911_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37686:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37686 | assign grp_fu_51920_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37688:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37688 | assign grp_fu_51929_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37690:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,625] 37690 | assign grp_fu_51938_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37692:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37692 | assign grp_fu_51946_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37696:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37696 | assign grp_fu_51955_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37698:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37698 | assign grp_fu_51964_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37700:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,625] 37700 | assign grp_fu_51973_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37702:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37702 | assign grp_fu_51981_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37706:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37706 | assign grp_fu_51990_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37708:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37708 | assign grp_fu_51999_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37710:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,625] 37710 | assign grp_fu_52008_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37712:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37712 | assign grp_fu_52016_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37716:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37716 | assign grp_fu_52025_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37718:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37718 | assign grp_fu_52034_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37720:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,625] 37720 | assign grp_fu_52043_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37722:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37722 | assign grp_fu_52051_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37726:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37726 | assign grp_fu_52060_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37728:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37728 | assign grp_fu_52069_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37730:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,625] 37730 | assign grp_fu_52078_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37732:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37732 | assign grp_fu_52086_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37736:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37736 | assign grp_fu_52095_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37738:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37738 | assign grp_fu_52104_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37740:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,625] 37740 | assign grp_fu_52113_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37742:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37742 | assign grp_fu_52121_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37746:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37746 | assign grp_fu_52130_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37748:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37748 | assign grp_fu_52139_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37750:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,625] 37750 | assign grp_fu_52148_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37752:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37752 | assign grp_fu_52156_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37756:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37756 | assign grp_fu_52165_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37758:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37758 | assign grp_fu_52174_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37760:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,625] 37760 | assign grp_fu_52183_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37762:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37762 | assign grp_fu_52191_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37766:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37766 | assign grp_fu_52200_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,625]       |                        ^
[2025-10-21 18:08:54,625] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37768:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,625] 37768 | assign grp_fu_52209_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37770:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,626] 37770 | assign grp_fu_52218_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37772:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37772 | assign grp_fu_52226_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37776:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37776 | assign grp_fu_52235_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37778:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37778 | assign grp_fu_52244_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37780:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,626] 37780 | assign grp_fu_52253_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37782:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37782 | assign grp_fu_52261_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37786:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37786 | assign grp_fu_52270_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37788:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37788 | assign grp_fu_52279_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37790:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,626] 37790 | assign grp_fu_52288_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37792:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37792 | assign grp_fu_52296_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37796:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37796 | assign grp_fu_52305_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37798:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37798 | assign grp_fu_52314_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37800:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,626] 37800 | assign grp_fu_52323_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37802:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37802 | assign grp_fu_52331_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37806:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37806 | assign grp_fu_52340_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37808:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37808 | assign grp_fu_52349_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37810:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:08:54,626] 37810 | assign grp_fu_52358_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:37812:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 37812 | assign grp_fu_52366_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:08:54,626]       |                        ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39880:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39880 | assign ret_V_1001_fu_21674_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,626]       |                               ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39882:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39882 | assign ret_V_1003_fu_21687_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,626]       |                               ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39884:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,626] 39884 | assign ret_V_1006_fu_25518_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,626]       |                               ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39886:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39886 | assign ret_V_100_fu_22629_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39888:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39888 | assign ret_V_1010_fu_21700_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,626]       |                               ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39890:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39890 | assign ret_V_1012_fu_25557_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,626]       |                               ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39892:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39892 | assign ret_V_1013_fu_21713_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,626]       |                               ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39894:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39894 | assign ret_V_1015_fu_21726_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,626]       |                               ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39896:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39896 | assign ret_V_1017_fu_21739_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,626]       |                               ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39898:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39898 | assign ret_V_1019_fu_21752_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,626]       |                               ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39900:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39900 | assign ret_V_101_fu_17956_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39902:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,626] 39902 | assign ret_V_1022_fu_25570_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,626]       |                               ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39904:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39904 | assign ret_V_103_fu_17969_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39906:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39906 | assign ret_V_105_fu_17982_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39908:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39908 | assign ret_V_107_fu_17995_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39910:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39910 | assign ret_V_110_fu_18008_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39912:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39912 | assign ret_V_114_fu_18021_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39914:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39914 | assign ret_V_116_fu_22672_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39916:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39916 | assign ret_V_117_fu_18034_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39918:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39918 | assign ret_V_119_fu_18047_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39920:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39920 | assign ret_V_11_fu_17524_p0 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,626]       |                             ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39922:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39922 | assign ret_V_121_fu_18060_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39924:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39924 | assign ret_V_123_fu_18073_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,626] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39926:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:08:54,626] 39926 | assign ret_V_126_fu_18086_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:08:54,626]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39928:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39928 | assign ret_V_130_fu_18099_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39930:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39930 | assign ret_V_132_fu_22715_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39932:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39932 | assign ret_V_133_fu_18112_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39934:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39934 | assign ret_V_135_fu_18125_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39936:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39936 | assign ret_V_137_fu_18138_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39938:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39938 | assign ret_V_139_fu_18151_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39940:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39940 | assign ret_V_142_fu_18164_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39942:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39942 | assign ret_V_146_fu_18177_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39944:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39944 | assign ret_V_148_fu_22758_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39946:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39946 | assign ret_V_149_fu_18190_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39948:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39948 | assign ret_V_14_fu_17540_p0 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:08:54,627]       |                             ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39950:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39950 | assign ret_V_151_fu_18203_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39952:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39952 | assign ret_V_153_fu_18216_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39954:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39954 | assign ret_V_155_fu_18229_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39956:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39956 | assign ret_V_158_fu_18242_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39958:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39958 | assign ret_V_162_fu_18255_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39960:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39960 | assign ret_V_164_fu_22801_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39962:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39962 | assign ret_V_165_fu_18268_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39964:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39964 | assign ret_V_167_fu_18281_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39966:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39966 | assign ret_V_169_fu_18294_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39968:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39968 | assign ret_V_171_fu_18307_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39970:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,627] 39970 | assign ret_V_174_fu_22814_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39972:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39972 | assign ret_V_178_fu_18320_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39974:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39974 | assign ret_V_180_fu_22853_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39976:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39976 | assign ret_V_181_fu_18333_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39978:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39978 | assign ret_V_183_fu_18346_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39980:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39980 | assign ret_V_185_fu_18359_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39982:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39982 | assign ret_V_187_fu_18372_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39984:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39984 | assign ret_V_18_fu_17553_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,627]       |                             ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39986:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,627] 39986 | assign ret_V_190_fu_22866_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39988:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39988 | assign ret_V_194_fu_18385_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39990:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39990 | assign ret_V_196_fu_22905_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39992:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39992 | assign ret_V_197_fu_18398_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39994:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39994 | assign ret_V_199_fu_18411_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39996:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39996 | assign ret_V_201_fu_18424_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:39998:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 39998 | assign ret_V_203_fu_18437_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40000:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,627] 40000 | assign ret_V_206_fu_22918_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40002:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 40002 | assign ret_V_20_fu_22414_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,627]       |                             ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40004:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 40004 | assign ret_V_210_fu_18450_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40006:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 40006 | assign ret_V_212_fu_22957_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40008:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 40008 | assign ret_V_213_fu_18463_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40010:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 40010 | assign ret_V_215_fu_18476_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,627]       |                              ^
[2025-10-21 18:08:54,627] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40012:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,627] 40012 | assign ret_V_217_fu_18489_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40014:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40014 | assign ret_V_219_fu_18502_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40016:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40016 | assign ret_V_21_fu_17566_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,628]       |                             ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40018:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,628] 40018 | assign ret_V_222_fu_22970_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40020:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40020 | assign ret_V_226_fu_18515_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40022:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40022 | assign ret_V_228_fu_23009_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40024:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40024 | assign ret_V_229_fu_18528_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40026:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40026 | assign ret_V_231_fu_18541_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40028:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40028 | assign ret_V_233_fu_18554_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40030:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40030 | assign ret_V_235_fu_18567_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40032:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,628] 40032 | assign ret_V_238_fu_23022_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40034:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40034 | assign ret_V_23_fu_17579_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,628]       |                             ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40036:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40036 | assign ret_V_242_fu_18580_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40038:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40038 | assign ret_V_244_fu_23061_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40040:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40040 | assign ret_V_245_fu_18593_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40042:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40042 | assign ret_V_247_fu_18606_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40044:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40044 | assign ret_V_249_fu_18619_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40046:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40046 | assign ret_V_251_fu_18632_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40048:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,628] 40048 | assign ret_V_254_fu_23074_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40050:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40050 | assign ret_V_258_fu_18645_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40052:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40052 | assign ret_V_25_fu_17592_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,628]       |                             ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40054:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40054 | assign ret_V_260_fu_23113_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40056:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40056 | assign ret_V_261_fu_18658_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40058:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40058 | assign ret_V_263_fu_18671_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40060:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40060 | assign ret_V_265_fu_18684_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40062:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40062 | assign ret_V_267_fu_18697_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40064:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,628] 40064 | assign ret_V_270_fu_23126_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40066:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40066 | assign ret_V_274_fu_18710_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40068:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40068 | assign ret_V_276_fu_23165_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40070:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40070 | assign ret_V_277_fu_18723_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40072:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40072 | assign ret_V_279_fu_18736_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40074:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40074 | assign ret_V_27_fu_17605_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,628]       |                             ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40076:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40076 | assign ret_V_281_fu_18749_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40078:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40078 | assign ret_V_283_fu_18762_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40080:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,628] 40080 | assign ret_V_286_fu_23178_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40082:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40082 | assign ret_V_290_fu_18775_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40084:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40084 | assign ret_V_292_fu_23217_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40086:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40086 | assign ret_V_293_fu_18788_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40088:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40088 | assign ret_V_295_fu_18801_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40090:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40090 | assign ret_V_297_fu_18814_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40092:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40092 | assign ret_V_299_fu_18827_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40094:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,628] 40094 | assign ret_V_2_fu_17460_p0 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,628]       |                            ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40096:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,628] 40096 | assign ret_V_302_fu_23230_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,628]       |                              ^
[2025-10-21 18:08:54,628] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40098:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40098 | assign ret_V_306_fu_18840_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40100:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40100 | assign ret_V_308_fu_23269_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40102:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40102 | assign ret_V_309_fu_18853_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40104:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40104 | assign ret_V_30_fu_17618_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:08:54,629]       |                             ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40106:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40106 | assign ret_V_311_fu_18866_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40108:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40108 | assign ret_V_313_fu_18879_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40110:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40110 | assign ret_V_315_fu_18892_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40112:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,629] 40112 | assign ret_V_318_fu_23282_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40114:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40114 | assign ret_V_322_fu_18905_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40116:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40116 | assign ret_V_324_fu_23321_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40118:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40118 | assign ret_V_325_fu_18918_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40120:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40120 | assign ret_V_327_fu_18931_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40122:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40122 | assign ret_V_329_fu_18944_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40124:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40124 | assign ret_V_331_fu_18957_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40126:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,629] 40126 | assign ret_V_334_fu_23334_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40128:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40128 | assign ret_V_338_fu_18970_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40130:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40130 | assign ret_V_340_fu_23373_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40132:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40132 | assign ret_V_341_fu_18983_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40134:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40134 | assign ret_V_343_fu_18996_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40136:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40136 | assign ret_V_345_fu_19009_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40138:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40138 | assign ret_V_347_fu_19022_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40140:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40140 | assign ret_V_34_fu_17631_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,629]       |                             ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40142:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,629] 40142 | assign ret_V_350_fu_23386_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40144:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40144 | assign ret_V_354_fu_19035_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40146:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40146 | assign ret_V_356_fu_23425_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40148:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40148 | assign ret_V_357_fu_19048_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40150:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40150 | assign ret_V_359_fu_19061_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40152:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40152 | assign ret_V_361_fu_19074_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40154:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40154 | assign ret_V_363_fu_19087_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40156:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,629] 40156 | assign ret_V_366_fu_23438_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40158:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40158 | assign ret_V_36_fu_22457_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,629]       |                             ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40160:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40160 | assign ret_V_370_fu_19100_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40162:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40162 | assign ret_V_372_fu_23477_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40164:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40164 | assign ret_V_373_fu_19113_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40166:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40166 | assign ret_V_375_fu_19126_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40168:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40168 | assign ret_V_377_fu_19139_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40170:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40170 | assign ret_V_379_fu_19152_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40172:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40172 | assign ret_V_37_fu_17644_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,629]       |                             ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40174:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,629] 40174 | assign ret_V_382_fu_23490_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40176:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40176 | assign ret_V_386_fu_19165_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40178:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40178 | assign ret_V_388_fu_23529_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40180:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40180 | assign ret_V_389_fu_19178_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40182:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,629] 40182 | assign ret_V_391_fu_19191_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,629]       |                              ^
[2025-10-21 18:08:54,629] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40184:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40184 | assign ret_V_393_fu_19204_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40186:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40186 | assign ret_V_395_fu_19217_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40188:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,630] 40188 | assign ret_V_398_fu_23542_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40190:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40190 | assign ret_V_39_fu_17657_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,630]       |                             ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40192:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40192 | assign ret_V_402_fu_19230_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40194:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40194 | assign ret_V_404_fu_23581_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40196:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40196 | assign ret_V_405_fu_19243_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40198:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40198 | assign ret_V_407_fu_19256_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40200:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40200 | assign ret_V_409_fu_19269_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40202:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40202 | assign ret_V_411_fu_19282_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40204:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,630] 40204 | assign ret_V_414_fu_23594_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40206:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40206 | assign ret_V_418_fu_19295_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40208:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40208 | assign ret_V_41_fu_17670_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,630]       |                             ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40210:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40210 | assign ret_V_420_fu_23633_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40212:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40212 | assign ret_V_421_fu_19308_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40214:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40214 | assign ret_V_423_fu_19321_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40216:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40216 | assign ret_V_425_fu_19334_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40218:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40218 | assign ret_V_427_fu_19347_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40220:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,630] 40220 | assign ret_V_430_fu_23646_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40222:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40222 | assign ret_V_434_fu_19360_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40224:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40224 | assign ret_V_436_fu_23685_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40226:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40226 | assign ret_V_437_fu_19373_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40228:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40228 | assign ret_V_439_fu_19386_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40230:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40230 | assign ret_V_43_fu_17683_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,630]       |                             ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40232:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40232 | assign ret_V_441_fu_19399_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40234:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40234 | assign ret_V_443_fu_19412_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40236:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,630] 40236 | assign ret_V_446_fu_23698_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40238:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40238 | assign ret_V_450_fu_19425_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40240:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40240 | assign ret_V_452_fu_23737_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40242:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40242 | assign ret_V_453_fu_19438_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40244:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40244 | assign ret_V_455_fu_19451_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40246:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40246 | assign ret_V_457_fu_19464_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40248:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40248 | assign ret_V_459_fu_19477_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40250:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,630] 40250 | assign ret_V_462_fu_23750_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40252:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40252 | assign ret_V_466_fu_19490_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40254:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40254 | assign ret_V_468_fu_23789_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40256:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40256 | assign ret_V_469_fu_19503_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40258:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40258 | assign ret_V_46_fu_17696_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:08:54,630]       |                             ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40260:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40260 | assign ret_V_471_fu_19516_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40262:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40262 | assign ret_V_473_fu_19529_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40264:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,630] 40264 | assign ret_V_475_fu_19542_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40266:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,630] 40266 | assign ret_V_478_fu_23802_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,630]       |                              ^
[2025-10-21 18:08:54,630] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40268:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40268 | assign ret_V_482_fu_19555_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40270:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40270 | assign ret_V_484_fu_23841_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40272:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40272 | assign ret_V_485_fu_19568_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40274:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40274 | assign ret_V_487_fu_19581_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40276:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40276 | assign ret_V_489_fu_19594_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40278:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40278 | assign ret_V_491_fu_19607_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40280:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,631] 40280 | assign ret_V_494_fu_23854_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40282:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40282 | assign ret_V_498_fu_19620_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40284:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40284 | assign ret_V_4_fu_22371_p0 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,631]       |                            ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40286:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40286 | assign ret_V_500_fu_23893_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40288:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40288 | assign ret_V_501_fu_19633_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40290:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40290 | assign ret_V_503_fu_19646_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40292:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40292 | assign ret_V_505_fu_19659_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40294:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40294 | assign ret_V_507_fu_19672_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40296:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40296 | assign ret_V_50_fu_17709_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,631]       |                             ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40298:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,631] 40298 | assign ret_V_510_fu_23906_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40300:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40300 | assign ret_V_514_fu_19685_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40302:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40302 | assign ret_V_516_fu_23945_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40304:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40304 | assign ret_V_517_fu_19698_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40306:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40306 | assign ret_V_519_fu_19711_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40308:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40308 | assign ret_V_521_fu_19724_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40310:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40310 | assign ret_V_523_fu_19737_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40312:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,631] 40312 | assign ret_V_526_fu_23958_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40314:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40314 | assign ret_V_52_fu_22500_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,631]       |                             ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40316:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40316 | assign ret_V_530_fu_19750_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40318:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40318 | assign ret_V_532_fu_23997_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40320:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40320 | assign ret_V_533_fu_19763_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40322:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40322 | assign ret_V_535_fu_19776_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40324:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40324 | assign ret_V_537_fu_19789_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40326:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40326 | assign ret_V_539_fu_19802_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40328:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40328 | assign ret_V_53_fu_17722_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,631]       |                             ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40330:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,631] 40330 | assign ret_V_542_fu_24010_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40332:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40332 | assign ret_V_546_fu_19815_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40334:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40334 | assign ret_V_548_fu_24049_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40336:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40336 | assign ret_V_549_fu_19828_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40338:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40338 | assign ret_V_551_fu_19841_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40340:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40340 | assign ret_V_553_fu_19854_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40342:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40342 | assign ret_V_555_fu_19867_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40344:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,631] 40344 | assign ret_V_558_fu_24062_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40346:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40346 | assign ret_V_55_fu_17735_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,631]       |                             ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40348:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40348 | assign ret_V_562_fu_19880_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40350:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40350 | assign ret_V_564_fu_24101_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,631] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40352:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,631] 40352 | assign ret_V_565_fu_19893_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,631]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40354:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40354 | assign ret_V_567_fu_19906_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40356:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40356 | assign ret_V_569_fu_19919_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40358:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40358 | assign ret_V_571_fu_19932_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40360:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,632] 40360 | assign ret_V_574_fu_24114_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40362:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40362 | assign ret_V_578_fu_19945_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40364:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40364 | assign ret_V_57_fu_17748_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,632]       |                             ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40366:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40366 | assign ret_V_580_fu_24153_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40368:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40368 | assign ret_V_581_fu_19958_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40370:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40370 | assign ret_V_583_fu_19971_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40372:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40372 | assign ret_V_585_fu_19984_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40374:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40374 | assign ret_V_587_fu_19997_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40376:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,632] 40376 | assign ret_V_590_fu_24166_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40378:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40378 | assign ret_V_594_fu_20010_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40380:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40380 | assign ret_V_596_fu_24205_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40382:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40382 | assign ret_V_597_fu_20023_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40384:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40384 | assign ret_V_599_fu_20036_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40386:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40386 | assign ret_V_59_fu_17761_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,632]       |                             ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40388:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40388 | assign ret_V_5_fu_17476_p0 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,632]       |                            ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40390:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40390 | assign ret_V_601_fu_20049_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40392:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40392 | assign ret_V_603_fu_20062_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40394:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,632] 40394 | assign ret_V_606_fu_24218_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40396:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40396 | assign ret_V_610_fu_20075_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40398:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40398 | assign ret_V_612_fu_24257_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40400:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40400 | assign ret_V_613_fu_20088_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40402:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40402 | assign ret_V_615_fu_20101_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40404:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40404 | assign ret_V_617_fu_20114_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40406:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40406 | assign ret_V_619_fu_20127_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40408:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,632] 40408 | assign ret_V_622_fu_24270_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40410:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40410 | assign ret_V_626_fu_20140_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40412:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40412 | assign ret_V_628_fu_24309_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40414:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40414 | assign ret_V_629_fu_20153_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40416:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40416 | assign ret_V_62_fu_17774_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:08:54,632]       |                             ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40418:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40418 | assign ret_V_631_fu_20166_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40420:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40420 | assign ret_V_633_fu_20179_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40422:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40422 | assign ret_V_635_fu_20192_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40424:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,632] 40424 | assign ret_V_638_fu_24322_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40426:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40426 | assign ret_V_642_fu_20205_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40428:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40428 | assign ret_V_644_fu_24361_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40430:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40430 | assign ret_V_645_fu_20218_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40432:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40432 | assign ret_V_647_fu_20231_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40434:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40434 | assign ret_V_649_fu_20244_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40436:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,632] 40436 | assign ret_V_651_fu_20257_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,632]       |                              ^
[2025-10-21 18:08:54,632] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40438:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,632] 40438 | assign ret_V_654_fu_24374_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40440:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40440 | assign ret_V_658_fu_20270_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40442:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40442 | assign ret_V_660_fu_24413_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40444:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40444 | assign ret_V_661_fu_20283_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40446:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40446 | assign ret_V_663_fu_20296_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40448:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40448 | assign ret_V_665_fu_20309_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40450:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40450 | assign ret_V_667_fu_20322_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40452:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40452 | assign ret_V_66_fu_17787_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,633]       |                             ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40454:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,633] 40454 | assign ret_V_670_fu_24426_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40456:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40456 | assign ret_V_674_fu_20335_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40458:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40458 | assign ret_V_676_fu_24465_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40460:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40460 | assign ret_V_677_fu_20348_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40462:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40462 | assign ret_V_679_fu_20361_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40464:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40464 | assign ret_V_681_fu_20374_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40466:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40466 | assign ret_V_683_fu_20387_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40468:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,633] 40468 | assign ret_V_686_fu_24478_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40470:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40470 | assign ret_V_68_fu_22543_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,633]       |                             ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40472:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40472 | assign ret_V_690_fu_20400_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40474:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40474 | assign ret_V_692_fu_24517_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40476:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40476 | assign ret_V_693_fu_20413_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40478:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40478 | assign ret_V_695_fu_20426_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40480:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40480 | assign ret_V_697_fu_20439_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40482:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40482 | assign ret_V_699_fu_20452_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40484:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40484 | assign ret_V_69_fu_17800_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,633]       |                             ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40486:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,633] 40486 | assign ret_V_702_fu_24530_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40488:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40488 | assign ret_V_706_fu_20465_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40490:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40490 | assign ret_V_708_fu_24569_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40492:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40492 | assign ret_V_709_fu_20478_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40494:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40494 | assign ret_V_711_fu_20491_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40496:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40496 | assign ret_V_713_fu_20504_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40498:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40498 | assign ret_V_715_fu_20517_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40500:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,633] 40500 | assign ret_V_718_fu_24582_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40502:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40502 | assign ret_V_71_fu_17813_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,633]       |                             ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40504:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40504 | assign ret_V_722_fu_20530_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40506:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40506 | assign ret_V_724_fu_24621_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40508:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40508 | assign ret_V_725_fu_20543_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40510:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40510 | assign ret_V_727_fu_20556_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40512:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40512 | assign ret_V_729_fu_20569_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40514:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40514 | assign ret_V_731_fu_20582_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40516:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,633] 40516 | assign ret_V_734_fu_24634_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40518:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40518 | assign ret_V_738_fu_20595_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40520:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40520 | assign ret_V_73_fu_17826_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,633]       |                             ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40522:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,633] 40522 | assign ret_V_740_fu_24673_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,633]       |                              ^
[2025-10-21 18:08:54,633] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40524:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40524 | assign ret_V_741_fu_20608_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40526:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40526 | assign ret_V_743_fu_20621_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40528:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40528 | assign ret_V_745_fu_20634_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40530:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40530 | assign ret_V_747_fu_20647_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40532:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,634] 40532 | assign ret_V_750_fu_24686_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40534:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40534 | assign ret_V_754_fu_20660_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40536:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40536 | assign ret_V_756_fu_24725_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40538:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40538 | assign ret_V_757_fu_20673_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40540:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40540 | assign ret_V_759_fu_20686_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40542:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40542 | assign ret_V_75_fu_17839_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,634]       |                             ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40544:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40544 | assign ret_V_761_fu_20699_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40546:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40546 | assign ret_V_763_fu_20712_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40548:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,634] 40548 | assign ret_V_766_fu_24738_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40550:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40550 | assign ret_V_770_fu_20725_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40552:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40552 | assign ret_V_772_fu_24777_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40554:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40554 | assign ret_V_773_fu_20738_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40556:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40556 | assign ret_V_775_fu_20751_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40558:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40558 | assign ret_V_777_fu_20764_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40560:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40560 | assign ret_V_779_fu_20777_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40562:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,634] 40562 | assign ret_V_782_fu_24790_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40564:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40564 | assign ret_V_786_fu_20790_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40566:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40566 | assign ret_V_788_fu_24829_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40568:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40568 | assign ret_V_789_fu_20803_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40570:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40570 | assign ret_V_78_fu_17852_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:08:54,634]       |                             ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40572:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40572 | assign ret_V_791_fu_20816_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40574:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40574 | assign ret_V_793_fu_20829_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40576:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40576 | assign ret_V_795_fu_20842_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40578:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,634] 40578 | assign ret_V_798_fu_24842_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40580:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40580 | assign ret_V_7_fu_17492_p0 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,634]       |                            ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40582:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40582 | assign ret_V_802_fu_20855_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40584:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40584 | assign ret_V_804_fu_24881_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40586:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40586 | assign ret_V_805_fu_20868_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40588:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40588 | assign ret_V_807_fu_20881_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40590:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40590 | assign ret_V_809_fu_20894_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40592:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40592 | assign ret_V_811_fu_20907_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40594:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,634] 40594 | assign ret_V_814_fu_24894_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40596:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40596 | assign ret_V_818_fu_20920_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40598:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40598 | assign ret_V_820_fu_24933_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40600:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40600 | assign ret_V_821_fu_20933_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40602:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40602 | assign ret_V_823_fu_20946_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40604:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40604 | assign ret_V_825_fu_20959_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40606:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40606 | assign ret_V_827_fu_20972_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,634]       |                              ^
[2025-10-21 18:08:54,634] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40608:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,634] 40608 | assign ret_V_82_fu_17865_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,634]       |                             ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40610:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,635] 40610 | assign ret_V_830_fu_24946_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40612:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40612 | assign ret_V_834_fu_20985_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40614:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40614 | assign ret_V_836_fu_24985_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40616:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40616 | assign ret_V_837_fu_20998_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40618:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40618 | assign ret_V_839_fu_21011_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40620:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40620 | assign ret_V_841_fu_21024_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40622:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40622 | assign ret_V_843_fu_21037_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40624:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,635] 40624 | assign ret_V_846_fu_24998_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40626:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40626 | assign ret_V_84_fu_22586_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,635]       |                             ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40628:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40628 | assign ret_V_850_fu_21050_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40630:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40630 | assign ret_V_852_fu_25037_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40632:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40632 | assign ret_V_853_fu_21063_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40634:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40634 | assign ret_V_855_fu_21076_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40636:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40636 | assign ret_V_857_fu_21089_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40638:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40638 | assign ret_V_859_fu_21102_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40640:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40640 | assign ret_V_85_fu_17878_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,635]       |                             ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40642:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,635] 40642 | assign ret_V_862_fu_25050_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40644:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40644 | assign ret_V_866_fu_21115_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40646:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40646 | assign ret_V_868_fu_25089_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40648:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40648 | assign ret_V_869_fu_21128_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40650:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40650 | assign ret_V_871_fu_21141_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40652:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40652 | assign ret_V_873_fu_21154_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40654:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40654 | assign ret_V_875_fu_21167_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40656:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,635] 40656 | assign ret_V_878_fu_25102_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40658:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40658 | assign ret_V_87_fu_17891_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,635]       |                             ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40660:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40660 | assign ret_V_882_fu_21180_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40662:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40662 | assign ret_V_884_fu_25141_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40664:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40664 | assign ret_V_885_fu_21193_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40666:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40666 | assign ret_V_887_fu_21206_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40668:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40668 | assign ret_V_889_fu_21219_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40670:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40670 | assign ret_V_891_fu_21232_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40672:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,635] 40672 | assign ret_V_894_fu_25154_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40674:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40674 | assign ret_V_898_fu_21245_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40676:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40676 | assign ret_V_89_fu_17904_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,635]       |                             ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40678:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40678 | assign ret_V_900_fu_25193_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40680:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40680 | assign ret_V_901_fu_21258_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40682:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40682 | assign ret_V_903_fu_21271_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40684:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40684 | assign ret_V_905_fu_21284_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40686:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40686 | assign ret_V_907_fu_21297_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40688:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,635] 40688 | assign ret_V_910_fu_25206_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40690:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40690 | assign ret_V_914_fu_21310_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40692:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40692 | assign ret_V_916_fu_25245_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,635]       |                              ^
[2025-10-21 18:08:54,635] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40694:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,635] 40694 | assign ret_V_917_fu_21323_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40696:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40696 | assign ret_V_919_fu_21336_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40698:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40698 | assign ret_V_91_fu_17917_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,636]       |                             ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40700:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40700 | assign ret_V_921_fu_21349_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40702:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40702 | assign ret_V_923_fu_21362_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40704:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,636] 40704 | assign ret_V_926_fu_25258_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40706:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40706 | assign ret_V_930_fu_21375_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40708:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40708 | assign ret_V_932_fu_25297_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40710:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40710 | assign ret_V_933_fu_21388_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40712:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40712 | assign ret_V_935_fu_21401_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40714:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40714 | assign ret_V_937_fu_21414_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40716:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40716 | assign ret_V_939_fu_21427_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40718:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,636] 40718 | assign ret_V_942_fu_25310_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40720:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40720 | assign ret_V_946_fu_21440_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40722:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40722 | assign ret_V_948_fu_25349_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40724:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40724 | assign ret_V_949_fu_21453_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40726:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40726 | assign ret_V_94_fu_17930_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:08:54,636]       |                             ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40728:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40728 | assign ret_V_951_fu_21466_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40730:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40730 | assign ret_V_953_fu_21479_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40732:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40732 | assign ret_V_955_fu_21492_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40734:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,636] 40734 | assign ret_V_958_fu_25362_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40736:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40736 | assign ret_V_962_fu_21505_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40738:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40738 | assign ret_V_964_fu_25401_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40740:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40740 | assign ret_V_965_fu_21518_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40742:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40742 | assign ret_V_967_fu_21531_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40744:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40744 | assign ret_V_969_fu_21544_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40746:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40746 | assign ret_V_971_fu_21557_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40748:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,636] 40748 | assign ret_V_974_fu_25414_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40750:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40750 | assign ret_V_978_fu_21570_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40752:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40752 | assign ret_V_980_fu_25453_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40754:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40754 | assign ret_V_981_fu_21583_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40756:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40756 | assign ret_V_983_fu_21596_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40758:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40758 | assign ret_V_985_fu_21609_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40760:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40760 | assign ret_V_987_fu_21622_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40762:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40762 | assign ret_V_98_fu_17943_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,636]       |                             ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40764:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:08:54,636] 40764 | assign ret_V_990_fu_25466_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40766:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40766 | assign ret_V_994_fu_21635_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40768:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40768 | assign ret_V_996_fu_25505_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40770:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40770 | assign ret_V_997_fu_21648_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40772:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40772 | assign ret_V_999_fu_21661_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:08:54,636]       |                              ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40774:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:08:54,636] 40774 | assign ret_V_9_fu_17508_p0 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:08:54,636]       |                            ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40776:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47641_p3' generates 9 bits.
[2025-10-21 18:08:54,636] 40776 | assign sext_ln840_101_fu_22685_p1 = grp_fu_47641_p3;
[2025-10-21 18:08:54,636]       |                                   ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40778:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47650_p3' generates 9 bits.
[2025-10-21 18:08:54,636] 40778 | assign sext_ln840_102_fu_22688_p1 = grp_fu_47650_p3;
[2025-10-21 18:08:54,636]       |                                   ^
[2025-10-21 18:08:54,636] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40780:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,637] 40780 | assign sext_ln840_103_fu_26076_p1 = $signed(add_ln840_117_reg_63647);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40782:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47623_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40782 | assign sext_ln840_104_fu_22697_p1 = grp_fu_47623_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40784:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47632_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40784 | assign sext_ln840_105_fu_22700_p1 = grp_fu_47632_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40786:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,637] 40786 | assign sext_ln840_106_fu_26085_p1 = $signed(add_ln840_121_reg_63652);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40788:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50404_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40788 | assign sext_ln840_107_fu_26088_p1 = grp_fu_50404_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40790:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50413_p3' generates 10 bits.
[2025-10-21 18:08:54,637] 40790 | assign sext_ln840_109_fu_26091_p1 = grp_fu_50413_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40792:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,637] 40792 | assign sext_ln840_110_fu_26100_p1 = $signed(add_ln840_125_fu_26094_p2);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40794:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,637] 40794 | assign sext_ln840_111_fu_26110_p1 = $signed(add_ln840_126_fu_26104_p2);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40796:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47695_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40796 | assign sext_ln840_115_fu_22728_p1 = grp_fu_47695_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40798:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47704_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40798 | assign sext_ln840_116_fu_22731_p1 = grp_fu_47704_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40800:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,637] 40800 | assign sext_ln840_117_fu_26125_p1 = $signed(add_ln840_133_reg_63672);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40802:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47677_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40802 | assign sext_ln840_118_fu_22740_p1 = grp_fu_47677_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40804:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47686_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40804 | assign sext_ln840_119_fu_22743_p1 = grp_fu_47686_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40806:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50224_p3' generates 10 bits.
[2025-10-21 18:08:54,637] 40806 | assign sext_ln840_11_fu_25748_p1 = grp_fu_50224_p3;
[2025-10-21 18:08:54,637]       |                                  ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40808:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,637] 40808 | assign sext_ln840_120_fu_26134_p1 = $signed(add_ln840_137_reg_63677);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40810:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50431_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40810 | assign sext_ln840_121_fu_26137_p1 = grp_fu_50431_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40812:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50440_p3' generates 10 bits.
[2025-10-21 18:08:54,637] 40812 | assign sext_ln840_123_fu_26140_p1 = grp_fu_50440_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40814:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,637] 40814 | assign sext_ln840_124_fu_26149_p1 = $signed(add_ln840_141_fu_26143_p2);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40816:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,637] 40816 | assign sext_ln840_125_fu_26159_p1 = $signed(add_ln840_142_fu_26153_p2);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40818:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47749_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40818 | assign sext_ln840_129_fu_22771_p1 = grp_fu_47749_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40820:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,637] 40820 | assign sext_ln840_12_fu_25757_p1 = $signed(add_ln840_13_fu_25751_p2);
[2025-10-21 18:08:54,637]       |                                  ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40822:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47758_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40822 | assign sext_ln840_130_fu_22774_p1 = grp_fu_47758_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40824:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,637] 40824 | assign sext_ln840_131_fu_26174_p1 = $signed(add_ln840_149_reg_63697);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40826:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47731_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40826 | assign sext_ln840_132_fu_22783_p1 = grp_fu_47731_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40828:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47740_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40828 | assign sext_ln840_133_fu_22786_p1 = grp_fu_47740_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40830:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,637] 40830 | assign sext_ln840_134_fu_26183_p1 = $signed(add_ln840_153_reg_63702);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40832:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50458_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40832 | assign sext_ln840_135_fu_26186_p1 = grp_fu_50458_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40834:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50467_p3' generates 10 bits.
[2025-10-21 18:08:54,637] 40834 | assign sext_ln840_137_fu_26189_p1 = grp_fu_50467_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40836:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,637] 40836 | assign sext_ln840_138_fu_26198_p1 = $signed(add_ln840_157_fu_26192_p2);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40838:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,637] 40838 | assign sext_ln840_139_fu_26208_p1 = $signed(add_ln840_158_fu_26202_p2);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40840:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,637] 40840 | assign sext_ln840_13_fu_25767_p1 = $signed(add_ln840_14_fu_25761_p2);
[2025-10-21 18:08:54,637]       |                                  ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40842:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50503_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40842 | assign sext_ln840_142_fu_26218_p1 = grp_fu_50503_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40844:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47803_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40844 | assign sext_ln840_143_fu_22823_p1 = grp_fu_47803_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40846:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47812_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40846 | assign sext_ln840_144_fu_22826_p1 = grp_fu_47812_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40848:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,637] 40848 | assign sext_ln840_145_fu_26226_p1 = $signed(add_ln840_165_reg_63722);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40850:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47785_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40850 | assign sext_ln840_146_fu_22835_p1 = grp_fu_47785_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40852:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47794_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40852 | assign sext_ln840_147_fu_22838_p1 = grp_fu_47794_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40854:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,637] 40854 | assign sext_ln840_148_fu_26235_p1 = $signed(add_ln840_169_reg_63727);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40856:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50485_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40856 | assign sext_ln840_149_fu_26238_p1 = grp_fu_50485_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40858:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50494_p3' generates 10 bits.
[2025-10-21 18:08:54,637] 40858 | assign sext_ln840_151_fu_26241_p1 = grp_fu_50494_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40860:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,637] 40860 | assign sext_ln840_152_fu_26250_p1 = $signed(add_ln840_173_fu_26244_p2);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40862:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,637] 40862 | assign sext_ln840_153_fu_26260_p1 = $signed(add_ln840_174_fu_26254_p2);
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,637] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40864:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50538_p3' generates 9 bits.
[2025-10-21 18:08:54,637] 40864 | assign sext_ln840_156_fu_26270_p1 = grp_fu_50538_p3;
[2025-10-21 18:08:54,637]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40866:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47848_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40866 | assign sext_ln840_157_fu_22875_p1 = grp_fu_47848_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40868:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47857_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40868 | assign sext_ln840_158_fu_22878_p1 = grp_fu_47857_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40870:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,638] 40870 | assign sext_ln840_159_fu_26278_p1 = $signed(add_ln840_181_reg_63747);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40872:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47830_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40872 | assign sext_ln840_160_fu_22887_p1 = grp_fu_47830_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40874:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47839_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40874 | assign sext_ln840_161_fu_22890_p1 = grp_fu_47839_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40876:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,638] 40876 | assign sext_ln840_162_fu_26287_p1 = $signed(add_ln840_185_reg_63752);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40878:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50520_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40878 | assign sext_ln840_163_fu_26290_p1 = grp_fu_50520_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40880:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50529_p3' generates 10 bits.
[2025-10-21 18:08:54,638] 40880 | assign sext_ln840_165_fu_26293_p1 = grp_fu_50529_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40882:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,638] 40882 | assign sext_ln840_166_fu_26302_p1 = $signed(add_ln840_189_fu_26296_p2);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40884:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,638] 40884 | assign sext_ln840_167_fu_26312_p1 = $signed(add_ln840_190_fu_26306_p2);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40886:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50573_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40886 | assign sext_ln840_170_fu_26322_p1 = grp_fu_50573_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40888:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47893_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40888 | assign sext_ln840_171_fu_22927_p1 = grp_fu_47893_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40890:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47902_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40890 | assign sext_ln840_172_fu_22930_p1 = grp_fu_47902_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40892:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,638] 40892 | assign sext_ln840_173_fu_26330_p1 = $signed(add_ln840_197_reg_63772);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40894:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47875_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40894 | assign sext_ln840_174_fu_22939_p1 = grp_fu_47875_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40896:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47884_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40896 | assign sext_ln840_175_fu_22942_p1 = grp_fu_47884_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40898:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,638] 40898 | assign sext_ln840_176_fu_26339_p1 = $signed(add_ln840_201_reg_63777);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40900:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50555_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40900 | assign sext_ln840_177_fu_26342_p1 = grp_fu_50555_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40902:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50564_p3' generates 10 bits.
[2025-10-21 18:08:54,638] 40902 | assign sext_ln840_179_fu_26345_p1 = grp_fu_50564_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40904:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47317_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40904 | assign sext_ln840_17_fu_22427_p1 = grp_fu_47317_p3;
[2025-10-21 18:08:54,638]       |                                  ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40906:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,638] 40906 | assign sext_ln840_180_fu_26354_p1 = $signed(add_ln840_205_fu_26348_p2);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40908:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,638] 40908 | assign sext_ln840_181_fu_26364_p1 = $signed(add_ln840_206_fu_26358_p2);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40910:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50608_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40910 | assign sext_ln840_184_fu_26374_p1 = grp_fu_50608_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40912:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47938_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40912 | assign sext_ln840_185_fu_22979_p1 = grp_fu_47938_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40914:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47947_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40914 | assign sext_ln840_186_fu_22982_p1 = grp_fu_47947_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40916:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,638] 40916 | assign sext_ln840_187_fu_26382_p1 = $signed(add_ln840_213_reg_63797);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40918:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47920_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40918 | assign sext_ln840_188_fu_22991_p1 = grp_fu_47920_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40920:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47929_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40920 | assign sext_ln840_189_fu_22994_p1 = grp_fu_47929_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40922:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47326_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40922 | assign sext_ln840_18_fu_22430_p1 = grp_fu_47326_p3;
[2025-10-21 18:08:54,638]       |                                  ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40924:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,638] 40924 | assign sext_ln840_190_fu_26391_p1 = $signed(add_ln840_217_reg_63802);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40926:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50590_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40926 | assign sext_ln840_191_fu_26394_p1 = grp_fu_50590_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40928:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50599_p3' generates 10 bits.
[2025-10-21 18:08:54,638] 40928 | assign sext_ln840_193_fu_26397_p1 = grp_fu_50599_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40930:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,638] 40930 | assign sext_ln840_194_fu_26406_p1 = $signed(add_ln840_221_fu_26400_p2);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40932:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,638] 40932 | assign sext_ln840_195_fu_26416_p1 = $signed(add_ln840_222_fu_26410_p2);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40934:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50643_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40934 | assign sext_ln840_198_fu_26426_p1 = grp_fu_50643_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40936:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47983_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40936 | assign sext_ln840_199_fu_23031_p1 = grp_fu_47983_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40938:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,638] 40938 | assign sext_ln840_19_fu_25782_p1 = $signed(add_ln840_21_reg_63497);
[2025-10-21 18:08:54,638]       |                                  ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40940:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47992_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40940 | assign sext_ln840_200_fu_23034_p1 = grp_fu_47992_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40942:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,638] 40942 | assign sext_ln840_201_fu_26434_p1 = $signed(add_ln840_229_reg_63822);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40944:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47965_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40944 | assign sext_ln840_202_fu_23043_p1 = grp_fu_47965_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40946:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47974_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40946 | assign sext_ln840_203_fu_23046_p1 = grp_fu_47974_p3;
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40948:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,638] 40948 | assign sext_ln840_204_fu_26443_p1 = $signed(add_ln840_233_reg_63827);
[2025-10-21 18:08:54,638]       |                                   ^
[2025-10-21 18:08:54,638] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40950:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50625_p3' generates 9 bits.
[2025-10-21 18:08:54,638] 40950 | assign sext_ln840_205_fu_26446_p1 = grp_fu_50625_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40952:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50634_p3' generates 10 bits.
[2025-10-21 18:08:54,639] 40952 | assign sext_ln840_207_fu_26449_p1 = grp_fu_50634_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40954:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,639] 40954 | assign sext_ln840_208_fu_26458_p1 = $signed(add_ln840_237_fu_26452_p2);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40956:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,639] 40956 | assign sext_ln840_209_fu_26468_p1 = $signed(add_ln840_238_fu_26462_p2);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40958:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47299_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40958 | assign sext_ln840_20_fu_22439_p1 = grp_fu_47299_p3;
[2025-10-21 18:08:54,639]       |                                  ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40960:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50678_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40960 | assign sext_ln840_212_fu_26478_p1 = grp_fu_50678_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40962:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48028_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40962 | assign sext_ln840_213_fu_23083_p1 = grp_fu_48028_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40964:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48037_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40964 | assign sext_ln840_214_fu_23086_p1 = grp_fu_48037_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40966:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,639] 40966 | assign sext_ln840_215_fu_26486_p1 = $signed(add_ln840_245_reg_63847);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40968:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48010_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40968 | assign sext_ln840_216_fu_23095_p1 = grp_fu_48010_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40970:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48019_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40970 | assign sext_ln840_217_fu_23098_p1 = grp_fu_48019_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40972:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,639] 40972 | assign sext_ln840_218_fu_26495_p1 = $signed(add_ln840_249_reg_63852);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40974:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50660_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40974 | assign sext_ln840_219_fu_26498_p1 = grp_fu_50660_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40976:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47308_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40976 | assign sext_ln840_21_fu_22442_p1 = grp_fu_47308_p3;
[2025-10-21 18:08:54,639]       |                                  ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40978:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50669_p3' generates 10 bits.
[2025-10-21 18:08:54,639] 40978 | assign sext_ln840_221_fu_26501_p1 = grp_fu_50669_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40980:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,639] 40980 | assign sext_ln840_222_fu_26510_p1 = $signed(add_ln840_253_fu_26504_p2);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40982:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,639] 40982 | assign sext_ln840_223_fu_26520_p1 = $signed(add_ln840_254_fu_26514_p2);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40984:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50713_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40984 | assign sext_ln840_226_fu_26530_p1 = grp_fu_50713_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40986:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48073_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40986 | assign sext_ln840_227_fu_23135_p1 = grp_fu_48073_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40988:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48082_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40988 | assign sext_ln840_228_fu_23138_p1 = grp_fu_48082_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40990:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,639] 40990 | assign sext_ln840_229_fu_26538_p1 = $signed(add_ln840_261_reg_63872);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40992:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,639] 40992 | assign sext_ln840_22_fu_25791_p1 = $signed(add_ln840_25_reg_63502);
[2025-10-21 18:08:54,639]       |                                  ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40994:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48055_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40994 | assign sext_ln840_230_fu_23147_p1 = grp_fu_48055_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40996:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48064_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 40996 | assign sext_ln840_231_fu_23150_p1 = grp_fu_48064_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:40998:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,639] 40998 | assign sext_ln840_232_fu_26547_p1 = $signed(add_ln840_265_reg_63877);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41000:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50695_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 41000 | assign sext_ln840_233_fu_26550_p1 = grp_fu_50695_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41002:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50704_p3' generates 10 bits.
[2025-10-21 18:08:54,639] 41002 | assign sext_ln840_235_fu_26553_p1 = grp_fu_50704_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41004:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,639] 41004 | assign sext_ln840_236_fu_26562_p1 = $signed(add_ln840_269_fu_26556_p2);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41006:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,639] 41006 | assign sext_ln840_237_fu_26572_p1 = $signed(add_ln840_270_fu_26566_p2);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41008:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50242_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 41008 | assign sext_ln840_23_fu_25794_p1 = grp_fu_50242_p3;
[2025-10-21 18:08:54,639]       |                                  ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41010:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50748_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 41010 | assign sext_ln840_240_fu_26582_p1 = grp_fu_50748_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41012:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48118_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 41012 | assign sext_ln840_241_fu_23187_p1 = grp_fu_48118_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41014:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48127_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 41014 | assign sext_ln840_242_fu_23190_p1 = grp_fu_48127_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41016:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,639] 41016 | assign sext_ln840_243_fu_26590_p1 = $signed(add_ln840_277_reg_63897);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41018:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48100_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 41018 | assign sext_ln840_244_fu_23199_p1 = grp_fu_48100_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41020:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48109_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 41020 | assign sext_ln840_245_fu_23202_p1 = grp_fu_48109_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41022:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,639] 41022 | assign sext_ln840_246_fu_26599_p1 = $signed(add_ln840_281_reg_63902);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41024:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50730_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 41024 | assign sext_ln840_247_fu_26602_p1 = grp_fu_50730_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41026:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50739_p3' generates 10 bits.
[2025-10-21 18:08:54,639] 41026 | assign sext_ln840_249_fu_26605_p1 = grp_fu_50739_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41028:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,639] 41028 | assign sext_ln840_250_fu_26614_p1 = $signed(add_ln840_285_fu_26608_p2);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41030:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,639] 41030 | assign sext_ln840_251_fu_26624_p1 = $signed(add_ln840_286_fu_26618_p2);
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41032:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50783_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 41032 | assign sext_ln840_254_fu_26634_p1 = grp_fu_50783_p3;
[2025-10-21 18:08:54,639]       |                                   ^
[2025-10-21 18:08:54,639] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41034:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48163_p3' generates 9 bits.
[2025-10-21 18:08:54,639] 41034 | assign sext_ln840_255_fu_23239_p1 = grp_fu_48163_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41036:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48172_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41036 | assign sext_ln840_256_fu_23242_p1 = grp_fu_48172_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41038:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,640] 41038 | assign sext_ln840_257_fu_26642_p1 = $signed(add_ln840_293_reg_63922);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41040:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48145_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41040 | assign sext_ln840_258_fu_23251_p1 = grp_fu_48145_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41042:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48154_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41042 | assign sext_ln840_259_fu_23254_p1 = grp_fu_48154_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41044:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50251_p3' generates 10 bits.
[2025-10-21 18:08:54,640] 41044 | assign sext_ln840_25_fu_25797_p1 = grp_fu_50251_p3;
[2025-10-21 18:08:54,640]       |                                  ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41046:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,640] 41046 | assign sext_ln840_260_fu_26651_p1 = $signed(add_ln840_297_reg_63927);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41048:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50765_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41048 | assign sext_ln840_261_fu_26654_p1 = grp_fu_50765_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41050:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50774_p3' generates 10 bits.
[2025-10-21 18:08:54,640] 41050 | assign sext_ln840_263_fu_26657_p1 = grp_fu_50774_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41052:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,640] 41052 | assign sext_ln840_264_fu_26666_p1 = $signed(add_ln840_301_fu_26660_p2);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41054:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,640] 41054 | assign sext_ln840_265_fu_26676_p1 = $signed(add_ln840_302_fu_26670_p2);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41056:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50818_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41056 | assign sext_ln840_268_fu_26686_p1 = grp_fu_50818_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41058:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48208_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41058 | assign sext_ln840_269_fu_23291_p1 = grp_fu_48208_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41060:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,640] 41060 | assign sext_ln840_26_fu_25806_p1 = $signed(add_ln840_29_fu_25800_p2);
[2025-10-21 18:08:54,640]       |                                  ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41062:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48217_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41062 | assign sext_ln840_270_fu_23294_p1 = grp_fu_48217_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41064:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,640] 41064 | assign sext_ln840_271_fu_26694_p1 = $signed(add_ln840_309_reg_63947);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41066:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48190_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41066 | assign sext_ln840_272_fu_23303_p1 = grp_fu_48190_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41068:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48199_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41068 | assign sext_ln840_273_fu_23306_p1 = grp_fu_48199_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41070:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,640] 41070 | assign sext_ln840_274_fu_26703_p1 = $signed(add_ln840_313_reg_63952);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41072:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50800_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41072 | assign sext_ln840_275_fu_26706_p1 = grp_fu_50800_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41074:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50809_p3' generates 10 bits.
[2025-10-21 18:08:54,640] 41074 | assign sext_ln840_277_fu_26709_p1 = grp_fu_50809_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41076:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,640] 41076 | assign sext_ln840_278_fu_26718_p1 = $signed(add_ln840_317_fu_26712_p2);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41078:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,640] 41078 | assign sext_ln840_279_fu_26728_p1 = $signed(add_ln840_318_fu_26722_p2);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41080:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,640] 41080 | assign sext_ln840_27_fu_25816_p1 = $signed(add_ln840_30_fu_25810_p2);
[2025-10-21 18:08:54,640]       |                                  ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41082:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50853_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41082 | assign sext_ln840_282_fu_26738_p1 = grp_fu_50853_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41084:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48253_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41084 | assign sext_ln840_283_fu_23343_p1 = grp_fu_48253_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41086:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48262_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41086 | assign sext_ln840_284_fu_23346_p1 = grp_fu_48262_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41088:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,640] 41088 | assign sext_ln840_285_fu_26746_p1 = $signed(add_ln840_325_reg_63972);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41090:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48235_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41090 | assign sext_ln840_286_fu_23355_p1 = grp_fu_48235_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41092:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48244_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41092 | assign sext_ln840_287_fu_23358_p1 = grp_fu_48244_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41094:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,640] 41094 | assign sext_ln840_288_fu_26755_p1 = $signed(add_ln840_329_reg_63977);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41096:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50835_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41096 | assign sext_ln840_289_fu_26758_p1 = grp_fu_50835_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41098:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50844_p3' generates 10 bits.
[2025-10-21 18:08:54,640] 41098 | assign sext_ln840_291_fu_26761_p1 = grp_fu_50844_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41100:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,640] 41100 | assign sext_ln840_292_fu_26770_p1 = $signed(add_ln840_333_fu_26764_p2);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41102:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,640] 41102 | assign sext_ln840_293_fu_26780_p1 = $signed(add_ln840_334_fu_26774_p2);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41104:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50888_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41104 | assign sext_ln840_296_fu_26790_p1 = grp_fu_50888_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41106:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48298_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41106 | assign sext_ln840_297_fu_23395_p1 = grp_fu_48298_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41108:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48307_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41108 | assign sext_ln840_298_fu_23398_p1 = grp_fu_48307_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41110:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,640] 41110 | assign sext_ln840_299_fu_26798_p1 = $signed(add_ln840_341_reg_63997);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41112:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48280_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41112 | assign sext_ln840_300_fu_23407_p1 = grp_fu_48280_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41114:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48289_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41114 | assign sext_ln840_301_fu_23410_p1 = grp_fu_48289_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41116:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,640] 41116 | assign sext_ln840_302_fu_26807_p1 = $signed(add_ln840_345_reg_64002);
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41118:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50870_p3' generates 9 bits.
[2025-10-21 18:08:54,640] 41118 | assign sext_ln840_303_fu_26810_p1 = grp_fu_50870_p3;
[2025-10-21 18:08:54,640]       |                                   ^
[2025-10-21 18:08:54,640] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41120:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50879_p3' generates 10 bits.
[2025-10-21 18:08:54,641] 41120 | assign sext_ln840_305_fu_26813_p1 = grp_fu_50879_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41122:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,641] 41122 | assign sext_ln840_306_fu_26822_p1 = $signed(add_ln840_349_fu_26816_p2);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41124:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,641] 41124 | assign sext_ln840_307_fu_26832_p1 = $signed(add_ln840_350_fu_26826_p2);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41126:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50923_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41126 | assign sext_ln840_310_fu_26842_p1 = grp_fu_50923_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41128:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48343_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41128 | assign sext_ln840_311_fu_23447_p1 = grp_fu_48343_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41130:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48352_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41130 | assign sext_ln840_312_fu_23450_p1 = grp_fu_48352_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41132:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,641] 41132 | assign sext_ln840_313_fu_26850_p1 = $signed(add_ln840_357_reg_64022);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41134:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48325_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41134 | assign sext_ln840_314_fu_23459_p1 = grp_fu_48325_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41136:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48334_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41136 | assign sext_ln840_315_fu_23462_p1 = grp_fu_48334_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41138:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,641] 41138 | assign sext_ln840_316_fu_26859_p1 = $signed(add_ln840_361_reg_64027);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41140:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50905_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41140 | assign sext_ln840_317_fu_26862_p1 = grp_fu_50905_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41142:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50914_p3' generates 10 bits.
[2025-10-21 18:08:54,641] 41142 | assign sext_ln840_319_fu_26865_p1 = grp_fu_50914_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41144:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47371_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41144 | assign sext_ln840_31_fu_22470_p1 = grp_fu_47371_p3;
[2025-10-21 18:08:54,641]       |                                  ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41146:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,641] 41146 | assign sext_ln840_320_fu_26874_p1 = $signed(add_ln840_365_fu_26868_p2);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41148:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,641] 41148 | assign sext_ln840_321_fu_26884_p1 = $signed(add_ln840_366_fu_26878_p2);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41150:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50958_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41150 | assign sext_ln840_324_fu_26894_p1 = grp_fu_50958_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41152:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48388_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41152 | assign sext_ln840_325_fu_23499_p1 = grp_fu_48388_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41154:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48397_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41154 | assign sext_ln840_326_fu_23502_p1 = grp_fu_48397_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41156:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,641] 41156 | assign sext_ln840_327_fu_26902_p1 = $signed(add_ln840_373_reg_64047);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41158:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48370_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41158 | assign sext_ln840_328_fu_23511_p1 = grp_fu_48370_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41160:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48379_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41160 | assign sext_ln840_329_fu_23514_p1 = grp_fu_48379_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41162:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47380_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41162 | assign sext_ln840_32_fu_22473_p1 = grp_fu_47380_p3;
[2025-10-21 18:08:54,641]       |                                  ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41164:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,641] 41164 | assign sext_ln840_330_fu_26911_p1 = $signed(add_ln840_377_reg_64052);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41166:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50940_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41166 | assign sext_ln840_331_fu_26914_p1 = grp_fu_50940_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41168:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50949_p3' generates 10 bits.
[2025-10-21 18:08:54,641] 41168 | assign sext_ln840_333_fu_26917_p1 = grp_fu_50949_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41170:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,641] 41170 | assign sext_ln840_334_fu_26926_p1 = $signed(add_ln840_381_fu_26920_p2);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41172:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,641] 41172 | assign sext_ln840_335_fu_26936_p1 = $signed(add_ln840_382_fu_26930_p2);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41174:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50993_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41174 | assign sext_ln840_338_fu_26946_p1 = grp_fu_50993_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41176:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48433_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41176 | assign sext_ln840_339_fu_23551_p1 = grp_fu_48433_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41178:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,641] 41178 | assign sext_ln840_33_fu_25831_p1 = $signed(add_ln840_37_reg_63522);
[2025-10-21 18:08:54,641]       |                                  ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41180:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48442_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41180 | assign sext_ln840_340_fu_23554_p1 = grp_fu_48442_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41182:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,641] 41182 | assign sext_ln840_341_fu_26954_p1 = $signed(add_ln840_389_reg_64072);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41184:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48415_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41184 | assign sext_ln840_342_fu_23563_p1 = grp_fu_48415_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41186:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48424_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41186 | assign sext_ln840_343_fu_23566_p1 = grp_fu_48424_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41188:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,641] 41188 | assign sext_ln840_344_fu_26963_p1 = $signed(add_ln840_393_reg_64077);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41190:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50975_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41190 | assign sext_ln840_345_fu_26966_p1 = grp_fu_50975_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41192:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50984_p3' generates 10 bits.
[2025-10-21 18:08:54,641] 41192 | assign sext_ln840_347_fu_26969_p1 = grp_fu_50984_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41194:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,641] 41194 | assign sext_ln840_348_fu_26978_p1 = $signed(add_ln840_397_fu_26972_p2);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41196:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,641] 41196 | assign sext_ln840_349_fu_26988_p1 = $signed(add_ln840_398_fu_26982_p2);
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41198:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47353_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41198 | assign sext_ln840_34_fu_22482_p1 = grp_fu_47353_p3;
[2025-10-21 18:08:54,641]       |                                  ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41200:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51028_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41200 | assign sext_ln840_352_fu_26998_p1 = grp_fu_51028_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41202:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48478_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41202 | assign sext_ln840_353_fu_23603_p1 = grp_fu_48478_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,641] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41204:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48487_p3' generates 9 bits.
[2025-10-21 18:08:54,641] 41204 | assign sext_ln840_354_fu_23606_p1 = grp_fu_48487_p3;
[2025-10-21 18:08:54,641]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41206:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,642] 41206 | assign sext_ln840_355_fu_27006_p1 = $signed(add_ln840_405_reg_64097);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41208:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48460_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41208 | assign sext_ln840_356_fu_23615_p1 = grp_fu_48460_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41210:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48469_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41210 | assign sext_ln840_357_fu_23618_p1 = grp_fu_48469_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41212:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,642] 41212 | assign sext_ln840_358_fu_27015_p1 = $signed(add_ln840_409_reg_64102);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41214:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51010_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41214 | assign sext_ln840_359_fu_27018_p1 = grp_fu_51010_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41216:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47362_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41216 | assign sext_ln840_35_fu_22485_p1 = grp_fu_47362_p3;
[2025-10-21 18:08:54,642]       |                                  ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41218:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51019_p3' generates 10 bits.
[2025-10-21 18:08:54,642] 41218 | assign sext_ln840_361_fu_27021_p1 = grp_fu_51019_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41220:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,642] 41220 | assign sext_ln840_362_fu_27030_p1 = $signed(add_ln840_413_fu_27024_p2);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41222:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,642] 41222 | assign sext_ln840_363_fu_27040_p1 = $signed(add_ln840_414_fu_27034_p2);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41224:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51063_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41224 | assign sext_ln840_366_fu_27050_p1 = grp_fu_51063_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41226:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48523_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41226 | assign sext_ln840_367_fu_23655_p1 = grp_fu_48523_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41228:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48532_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41228 | assign sext_ln840_368_fu_23658_p1 = grp_fu_48532_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41230:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,642] 41230 | assign sext_ln840_369_fu_27058_p1 = $signed(add_ln840_421_reg_64122);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41232:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,642] 41232 | assign sext_ln840_36_fu_25840_p1 = $signed(add_ln840_41_reg_63527);
[2025-10-21 18:08:54,642]       |                                  ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41234:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48505_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41234 | assign sext_ln840_370_fu_23667_p1 = grp_fu_48505_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41236:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48514_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41236 | assign sext_ln840_371_fu_23670_p1 = grp_fu_48514_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41238:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,642] 41238 | assign sext_ln840_372_fu_27067_p1 = $signed(add_ln840_425_reg_64127);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41240:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51045_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41240 | assign sext_ln840_373_fu_27070_p1 = grp_fu_51045_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41242:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51054_p3' generates 10 bits.
[2025-10-21 18:08:54,642] 41242 | assign sext_ln840_375_fu_27073_p1 = grp_fu_51054_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41244:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,642] 41244 | assign sext_ln840_376_fu_27082_p1 = $signed(add_ln840_429_fu_27076_p2);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41246:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,642] 41246 | assign sext_ln840_377_fu_27092_p1 = $signed(add_ln840_430_fu_27086_p2);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41248:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50269_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41248 | assign sext_ln840_37_fu_25843_p1 = grp_fu_50269_p3;
[2025-10-21 18:08:54,642]       |                                  ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41250:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51098_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41250 | assign sext_ln840_380_fu_27102_p1 = grp_fu_51098_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41252:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48568_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41252 | assign sext_ln840_381_fu_23707_p1 = grp_fu_48568_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41254:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48577_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41254 | assign sext_ln840_382_fu_23710_p1 = grp_fu_48577_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41256:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,642] 41256 | assign sext_ln840_383_fu_27110_p1 = $signed(add_ln840_437_reg_64147);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41258:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48550_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41258 | assign sext_ln840_384_fu_23719_p1 = grp_fu_48550_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41260:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48559_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41260 | assign sext_ln840_385_fu_23722_p1 = grp_fu_48559_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41262:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,642] 41262 | assign sext_ln840_386_fu_27119_p1 = $signed(add_ln840_441_reg_64152);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41264:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51080_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41264 | assign sext_ln840_387_fu_27122_p1 = grp_fu_51080_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41266:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51089_p3' generates 10 bits.
[2025-10-21 18:08:54,642] 41266 | assign sext_ln840_389_fu_27125_p1 = grp_fu_51089_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41268:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,642] 41268 | assign sext_ln840_390_fu_27134_p1 = $signed(add_ln840_445_fu_27128_p2);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41270:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,642] 41270 | assign sext_ln840_391_fu_27144_p1 = $signed(add_ln840_446_fu_27138_p2);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41272:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51133_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41272 | assign sext_ln840_394_fu_27154_p1 = grp_fu_51133_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41274:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48613_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41274 | assign sext_ln840_395_fu_23759_p1 = grp_fu_48613_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41276:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48622_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41276 | assign sext_ln840_396_fu_23762_p1 = grp_fu_48622_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41278:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,642] 41278 | assign sext_ln840_397_fu_27162_p1 = $signed(add_ln840_453_reg_64172);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41280:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48595_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41280 | assign sext_ln840_398_fu_23771_p1 = grp_fu_48595_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41282:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48604_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41282 | assign sext_ln840_399_fu_23774_p1 = grp_fu_48604_p3;
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41284:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50278_p3' generates 10 bits.
[2025-10-21 18:08:54,642] 41284 | assign sext_ln840_39_fu_25846_p1 = grp_fu_50278_p3;
[2025-10-21 18:08:54,642]       |                                  ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41286:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47263_p3' generates 9 bits.
[2025-10-21 18:08:54,642] 41286 | assign sext_ln840_3_fu_22384_p1 = grp_fu_47263_p3;
[2025-10-21 18:08:54,642]       |                                 ^
[2025-10-21 18:08:54,642] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41288:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,642] 41288 | assign sext_ln840_400_fu_27171_p1 = $signed(add_ln840_457_reg_64177);
[2025-10-21 18:08:54,642]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41290:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51115_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41290 | assign sext_ln840_401_fu_27174_p1 = grp_fu_51115_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41292:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51124_p3' generates 10 bits.
[2025-10-21 18:08:54,643] 41292 | assign sext_ln840_403_fu_27177_p1 = grp_fu_51124_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41294:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,643] 41294 | assign sext_ln840_404_fu_27186_p1 = $signed(add_ln840_461_fu_27180_p2);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41296:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,643] 41296 | assign sext_ln840_405_fu_27196_p1 = $signed(add_ln840_462_fu_27190_p2);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41298:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51168_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41298 | assign sext_ln840_408_fu_27206_p1 = grp_fu_51168_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41300:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48658_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41300 | assign sext_ln840_409_fu_23811_p1 = grp_fu_48658_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41302:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,643] 41302 | assign sext_ln840_40_fu_25855_p1 = $signed(add_ln840_45_fu_25849_p2);
[2025-10-21 18:08:54,643]       |                                  ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41304:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48667_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41304 | assign sext_ln840_410_fu_23814_p1 = grp_fu_48667_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41306:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,643] 41306 | assign sext_ln840_411_fu_27214_p1 = $signed(add_ln840_469_reg_64197);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41308:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48640_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41308 | assign sext_ln840_412_fu_23823_p1 = grp_fu_48640_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41310:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48649_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41310 | assign sext_ln840_413_fu_23826_p1 = grp_fu_48649_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41312:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,643] 41312 | assign sext_ln840_414_fu_27223_p1 = $signed(add_ln840_473_reg_64202);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41314:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51150_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41314 | assign sext_ln840_415_fu_27226_p1 = grp_fu_51150_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41316:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51159_p3' generates 10 bits.
[2025-10-21 18:08:54,643] 41316 | assign sext_ln840_417_fu_27229_p1 = grp_fu_51159_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41318:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,643] 41318 | assign sext_ln840_418_fu_27238_p1 = $signed(add_ln840_477_fu_27232_p2);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41320:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,643] 41320 | assign sext_ln840_419_fu_27248_p1 = $signed(add_ln840_478_fu_27242_p2);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41322:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,643] 41322 | assign sext_ln840_41_fu_25865_p1 = $signed(add_ln840_46_fu_25859_p2);
[2025-10-21 18:08:54,643]       |                                  ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41324:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51203_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41324 | assign sext_ln840_422_fu_27258_p1 = grp_fu_51203_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41326:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48703_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41326 | assign sext_ln840_423_fu_23863_p1 = grp_fu_48703_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41328:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48712_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41328 | assign sext_ln840_424_fu_23866_p1 = grp_fu_48712_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41330:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,643] 41330 | assign sext_ln840_425_fu_27266_p1 = $signed(add_ln840_485_reg_64222);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41332:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48685_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41332 | assign sext_ln840_426_fu_23875_p1 = grp_fu_48685_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41334:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48694_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41334 | assign sext_ln840_427_fu_23878_p1 = grp_fu_48694_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41336:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,643] 41336 | assign sext_ln840_428_fu_27275_p1 = $signed(add_ln840_489_reg_64227);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41338:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51185_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41338 | assign sext_ln840_429_fu_27278_p1 = grp_fu_51185_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41340:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51194_p3' generates 10 bits.
[2025-10-21 18:08:54,643] 41340 | assign sext_ln840_431_fu_27281_p1 = grp_fu_51194_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41342:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,643] 41342 | assign sext_ln840_432_fu_27290_p1 = $signed(add_ln840_493_fu_27284_p2);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41344:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,643] 41344 | assign sext_ln840_433_fu_27300_p1 = $signed(add_ln840_494_fu_27294_p2);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41346:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51238_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41346 | assign sext_ln840_436_fu_27310_p1 = grp_fu_51238_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41348:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48748_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41348 | assign sext_ln840_437_fu_23915_p1 = grp_fu_48748_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41350:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48757_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41350 | assign sext_ln840_438_fu_23918_p1 = grp_fu_48757_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41352:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,643] 41352 | assign sext_ln840_439_fu_27318_p1 = $signed(add_ln840_501_reg_64247);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41354:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48730_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41354 | assign sext_ln840_440_fu_23927_p1 = grp_fu_48730_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41356:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48739_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41356 | assign sext_ln840_441_fu_23930_p1 = grp_fu_48739_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41358:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,643] 41358 | assign sext_ln840_442_fu_27327_p1 = $signed(add_ln840_505_reg_64252);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41360:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51220_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41360 | assign sext_ln840_443_fu_27330_p1 = grp_fu_51220_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41362:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51229_p3' generates 10 bits.
[2025-10-21 18:08:54,643] 41362 | assign sext_ln840_445_fu_27333_p1 = grp_fu_51229_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41364:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,643] 41364 | assign sext_ln840_446_fu_27342_p1 = $signed(add_ln840_509_fu_27336_p2);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41366:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,643] 41366 | assign sext_ln840_447_fu_27352_p1 = $signed(add_ln840_510_fu_27346_p2);
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41368:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51273_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41368 | assign sext_ln840_450_fu_27362_p1 = grp_fu_51273_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41370:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48793_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41370 | assign sext_ln840_451_fu_23967_p1 = grp_fu_48793_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41372:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48802_p3' generates 9 bits.
[2025-10-21 18:08:54,643] 41372 | assign sext_ln840_452_fu_23970_p1 = grp_fu_48802_p3;
[2025-10-21 18:08:54,643]       |                                   ^
[2025-10-21 18:08:54,643] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41374:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,644] 41374 | assign sext_ln840_453_fu_27370_p1 = $signed(add_ln840_517_reg_64272);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41376:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48775_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41376 | assign sext_ln840_454_fu_23979_p1 = grp_fu_48775_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41378:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48784_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41378 | assign sext_ln840_455_fu_23982_p1 = grp_fu_48784_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41380:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,644] 41380 | assign sext_ln840_456_fu_27379_p1 = $signed(add_ln840_521_reg_64277);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41382:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51255_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41382 | assign sext_ln840_457_fu_27382_p1 = grp_fu_51255_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41384:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51264_p3' generates 10 bits.
[2025-10-21 18:08:54,644] 41384 | assign sext_ln840_459_fu_27385_p1 = grp_fu_51264_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41386:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47425_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41386 | assign sext_ln840_45_fu_22513_p1 = grp_fu_47425_p3;
[2025-10-21 18:08:54,644]       |                                  ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41388:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,644] 41388 | assign sext_ln840_460_fu_27394_p1 = $signed(add_ln840_525_fu_27388_p2);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41390:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,644] 41390 | assign sext_ln840_461_fu_27404_p1 = $signed(add_ln840_526_fu_27398_p2);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41392:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51308_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41392 | assign sext_ln840_464_fu_27414_p1 = grp_fu_51308_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41394:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48838_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41394 | assign sext_ln840_465_fu_24019_p1 = grp_fu_48838_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41396:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48847_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41396 | assign sext_ln840_466_fu_24022_p1 = grp_fu_48847_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41398:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,644] 41398 | assign sext_ln840_467_fu_27422_p1 = $signed(add_ln840_533_reg_64297);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41400:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48820_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41400 | assign sext_ln840_468_fu_24031_p1 = grp_fu_48820_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41402:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48829_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41402 | assign sext_ln840_469_fu_24034_p1 = grp_fu_48829_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41404:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47434_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41404 | assign sext_ln840_46_fu_22516_p1 = grp_fu_47434_p3;
[2025-10-21 18:08:54,644]       |                                  ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41406:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,644] 41406 | assign sext_ln840_470_fu_27431_p1 = $signed(add_ln840_537_reg_64302);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41408:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51290_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41408 | assign sext_ln840_471_fu_27434_p1 = grp_fu_51290_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41410:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51299_p3' generates 10 bits.
[2025-10-21 18:08:54,644] 41410 | assign sext_ln840_473_fu_27437_p1 = grp_fu_51299_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41412:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,644] 41412 | assign sext_ln840_474_fu_27446_p1 = $signed(add_ln840_541_fu_27440_p2);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41414:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,644] 41414 | assign sext_ln840_475_fu_27456_p1 = $signed(add_ln840_542_fu_27450_p2);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41416:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51343_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41416 | assign sext_ln840_478_fu_27466_p1 = grp_fu_51343_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41418:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48883_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41418 | assign sext_ln840_479_fu_24071_p1 = grp_fu_48883_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41420:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,644] 41420 | assign sext_ln840_47_fu_25880_p1 = $signed(add_ln840_53_reg_63547);
[2025-10-21 18:08:54,644]       |                                  ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41422:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48892_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41422 | assign sext_ln840_480_fu_24074_p1 = grp_fu_48892_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41424:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,644] 41424 | assign sext_ln840_481_fu_27474_p1 = $signed(add_ln840_549_reg_64322);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41426:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48865_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41426 | assign sext_ln840_482_fu_24083_p1 = grp_fu_48865_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41428:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48874_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41428 | assign sext_ln840_483_fu_24086_p1 = grp_fu_48874_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41430:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,644] 41430 | assign sext_ln840_484_fu_27483_p1 = $signed(add_ln840_553_reg_64327);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41432:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51325_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41432 | assign sext_ln840_485_fu_27486_p1 = grp_fu_51325_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41434:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51334_p3' generates 10 bits.
[2025-10-21 18:08:54,644] 41434 | assign sext_ln840_487_fu_27489_p1 = grp_fu_51334_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41436:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,644] 41436 | assign sext_ln840_488_fu_27498_p1 = $signed(add_ln840_557_fu_27492_p2);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41438:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,644] 41438 | assign sext_ln840_489_fu_27508_p1 = $signed(add_ln840_558_fu_27502_p2);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41440:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47407_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41440 | assign sext_ln840_48_fu_22525_p1 = grp_fu_47407_p3;
[2025-10-21 18:08:54,644]       |                                  ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41442:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51378_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41442 | assign sext_ln840_492_fu_27518_p1 = grp_fu_51378_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41444:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48928_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41444 | assign sext_ln840_493_fu_24123_p1 = grp_fu_48928_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41446:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48937_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41446 | assign sext_ln840_494_fu_24126_p1 = grp_fu_48937_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41448:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,644] 41448 | assign sext_ln840_495_fu_27526_p1 = $signed(add_ln840_565_reg_64347);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41450:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48910_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41450 | assign sext_ln840_496_fu_24135_p1 = grp_fu_48910_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41452:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48919_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41452 | assign sext_ln840_497_fu_24138_p1 = grp_fu_48919_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41454:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,644] 41454 | assign sext_ln840_498_fu_27535_p1 = $signed(add_ln840_569_reg_64352);
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41456:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51360_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41456 | assign sext_ln840_499_fu_27538_p1 = grp_fu_51360_p3;
[2025-10-21 18:08:54,644]       |                                   ^
[2025-10-21 18:08:54,644] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41458:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47416_p3' generates 9 bits.
[2025-10-21 18:08:54,644] 41458 | assign sext_ln840_49_fu_22528_p1 = grp_fu_47416_p3;
[2025-10-21 18:08:54,644]       |                                  ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41460:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47272_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41460 | assign sext_ln840_4_fu_22387_p1 = grp_fu_47272_p3;
[2025-10-21 18:08:54,645]       |                                 ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41462:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51369_p3' generates 10 bits.
[2025-10-21 18:08:54,645] 41462 | assign sext_ln840_501_fu_27541_p1 = grp_fu_51369_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41464:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,645] 41464 | assign sext_ln840_502_fu_27550_p1 = $signed(add_ln840_573_fu_27544_p2);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41466:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,645] 41466 | assign sext_ln840_503_fu_27560_p1 = $signed(add_ln840_574_fu_27554_p2);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41468:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51413_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41468 | assign sext_ln840_506_fu_27570_p1 = grp_fu_51413_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41470:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48973_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41470 | assign sext_ln840_507_fu_24175_p1 = grp_fu_48973_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41472:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48982_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41472 | assign sext_ln840_508_fu_24178_p1 = grp_fu_48982_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41474:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,645] 41474 | assign sext_ln840_509_fu_27578_p1 = $signed(add_ln840_581_reg_64372);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41476:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,645] 41476 | assign sext_ln840_50_fu_25889_p1 = $signed(add_ln840_57_reg_63552);
[2025-10-21 18:08:54,645]       |                                  ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41478:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48955_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41478 | assign sext_ln840_510_fu_24187_p1 = grp_fu_48955_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41480:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48964_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41480 | assign sext_ln840_511_fu_24190_p1 = grp_fu_48964_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41482:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,645] 41482 | assign sext_ln840_512_fu_27587_p1 = $signed(add_ln840_585_reg_64377);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41484:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51395_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41484 | assign sext_ln840_513_fu_27590_p1 = grp_fu_51395_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41486:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51404_p3' generates 10 bits.
[2025-10-21 18:08:54,645] 41486 | assign sext_ln840_515_fu_27593_p1 = grp_fu_51404_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41488:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,645] 41488 | assign sext_ln840_516_fu_27602_p1 = $signed(add_ln840_589_fu_27596_p2);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41490:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,645] 41490 | assign sext_ln840_517_fu_27612_p1 = $signed(add_ln840_590_fu_27606_p2);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41492:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50296_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41492 | assign sext_ln840_51_fu_25892_p1 = grp_fu_50296_p3;
[2025-10-21 18:08:54,645]       |                                  ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41494:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51448_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41494 | assign sext_ln840_520_fu_27622_p1 = grp_fu_51448_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41496:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49018_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41496 | assign sext_ln840_521_fu_24227_p1 = grp_fu_49018_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41498:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49027_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41498 | assign sext_ln840_522_fu_24230_p1 = grp_fu_49027_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41500:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,645] 41500 | assign sext_ln840_523_fu_27630_p1 = $signed(add_ln840_597_reg_64397);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41502:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49000_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41502 | assign sext_ln840_524_fu_24239_p1 = grp_fu_49000_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41504:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49009_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41504 | assign sext_ln840_525_fu_24242_p1 = grp_fu_49009_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41506:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,645] 41506 | assign sext_ln840_526_fu_27639_p1 = $signed(add_ln840_601_reg_64402);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41508:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51430_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41508 | assign sext_ln840_527_fu_27642_p1 = grp_fu_51430_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41510:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51439_p3' generates 10 bits.
[2025-10-21 18:08:54,645] 41510 | assign sext_ln840_529_fu_27645_p1 = grp_fu_51439_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41512:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,645] 41512 | assign sext_ln840_530_fu_27654_p1 = $signed(add_ln840_605_fu_27648_p2);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41514:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,645] 41514 | assign sext_ln840_531_fu_27664_p1 = $signed(add_ln840_606_fu_27658_p2);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41516:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51483_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41516 | assign sext_ln840_534_fu_27674_p1 = grp_fu_51483_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41518:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49063_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41518 | assign sext_ln840_535_fu_24279_p1 = grp_fu_49063_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41520:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49072_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41520 | assign sext_ln840_536_fu_24282_p1 = grp_fu_49072_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41522:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,645] 41522 | assign sext_ln840_537_fu_27682_p1 = $signed(add_ln840_613_reg_64422);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41524:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49045_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41524 | assign sext_ln840_538_fu_24291_p1 = grp_fu_49045_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41526:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49054_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41526 | assign sext_ln840_539_fu_24294_p1 = grp_fu_49054_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41528:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50305_p3' generates 10 bits.
[2025-10-21 18:08:54,645] 41528 | assign sext_ln840_53_fu_25895_p1 = grp_fu_50305_p3;
[2025-10-21 18:08:54,645]       |                                  ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41530:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,645] 41530 | assign sext_ln840_540_fu_27691_p1 = $signed(add_ln840_617_reg_64427);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41532:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51465_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41532 | assign sext_ln840_541_fu_27694_p1 = grp_fu_51465_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41534:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51474_p3' generates 10 bits.
[2025-10-21 18:08:54,645] 41534 | assign sext_ln840_543_fu_27697_p1 = grp_fu_51474_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41536:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,645] 41536 | assign sext_ln840_544_fu_27706_p1 = $signed(add_ln840_621_fu_27700_p2);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41538:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,645] 41538 | assign sext_ln840_545_fu_27716_p1 = $signed(add_ln840_622_fu_27710_p2);
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41540:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51518_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41540 | assign sext_ln840_548_fu_27726_p1 = grp_fu_51518_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41542:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49108_p3' generates 9 bits.
[2025-10-21 18:08:54,645] 41542 | assign sext_ln840_549_fu_24331_p1 = grp_fu_49108_p3;
[2025-10-21 18:08:54,645]       |                                   ^
[2025-10-21 18:08:54,645] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41544:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,646] 41544 | assign sext_ln840_54_fu_25904_p1 = $signed(add_ln840_61_fu_25898_p2);
[2025-10-21 18:08:54,646]       |                                  ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41546:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49117_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41546 | assign sext_ln840_550_fu_24334_p1 = grp_fu_49117_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41548:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,646] 41548 | assign sext_ln840_551_fu_27734_p1 = $signed(add_ln840_629_reg_64447);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41550:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49090_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41550 | assign sext_ln840_552_fu_24343_p1 = grp_fu_49090_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41552:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49099_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41552 | assign sext_ln840_553_fu_24346_p1 = grp_fu_49099_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41554:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,646] 41554 | assign sext_ln840_554_fu_27743_p1 = $signed(add_ln840_633_reg_64452);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41556:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51500_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41556 | assign sext_ln840_555_fu_27746_p1 = grp_fu_51500_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41558:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51509_p3' generates 10 bits.
[2025-10-21 18:08:54,646] 41558 | assign sext_ln840_557_fu_27749_p1 = grp_fu_51509_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41560:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,646] 41560 | assign sext_ln840_558_fu_27758_p1 = $signed(add_ln840_637_fu_27752_p2);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41562:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,646] 41562 | assign sext_ln840_559_fu_27768_p1 = $signed(add_ln840_638_fu_27762_p2);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41564:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,646] 41564 | assign sext_ln840_55_fu_25914_p1 = $signed(add_ln840_62_fu_25908_p2);
[2025-10-21 18:08:54,646]       |                                  ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41566:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51553_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41566 | assign sext_ln840_562_fu_27778_p1 = grp_fu_51553_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41568:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49153_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41568 | assign sext_ln840_563_fu_24383_p1 = grp_fu_49153_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41570:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49162_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41570 | assign sext_ln840_564_fu_24386_p1 = grp_fu_49162_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41572:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,646] 41572 | assign sext_ln840_565_fu_27786_p1 = $signed(add_ln840_645_reg_64472);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41574:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49135_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41574 | assign sext_ln840_566_fu_24395_p1 = grp_fu_49135_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41576:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49144_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41576 | assign sext_ln840_567_fu_24398_p1 = grp_fu_49144_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41578:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,646] 41578 | assign sext_ln840_568_fu_27795_p1 = $signed(add_ln840_649_reg_64477);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41580:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51535_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41580 | assign sext_ln840_569_fu_27798_p1 = grp_fu_51535_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41582:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51544_p3' generates 10 bits.
[2025-10-21 18:08:54,646] 41582 | assign sext_ln840_571_fu_27801_p1 = grp_fu_51544_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41584:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,646] 41584 | assign sext_ln840_572_fu_27810_p1 = $signed(add_ln840_653_fu_27804_p2);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41586:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,646] 41586 | assign sext_ln840_573_fu_27820_p1 = $signed(add_ln840_654_fu_27814_p2);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41588:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51588_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41588 | assign sext_ln840_576_fu_27830_p1 = grp_fu_51588_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41590:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49198_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41590 | assign sext_ln840_577_fu_24435_p1 = grp_fu_49198_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41592:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49207_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41592 | assign sext_ln840_578_fu_24438_p1 = grp_fu_49207_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41594:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,646] 41594 | assign sext_ln840_579_fu_27838_p1 = $signed(add_ln840_661_reg_64497);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41596:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49180_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41596 | assign sext_ln840_580_fu_24447_p1 = grp_fu_49180_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41598:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49189_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41598 | assign sext_ln840_581_fu_24450_p1 = grp_fu_49189_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41600:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,646] 41600 | assign sext_ln840_582_fu_27847_p1 = $signed(add_ln840_665_reg_64502);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41602:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51570_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41602 | assign sext_ln840_583_fu_27850_p1 = grp_fu_51570_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41604:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51579_p3' generates 10 bits.
[2025-10-21 18:08:54,646] 41604 | assign sext_ln840_585_fu_27853_p1 = grp_fu_51579_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41606:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,646] 41606 | assign sext_ln840_586_fu_27862_p1 = $signed(add_ln840_669_fu_27856_p2);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41608:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,646] 41608 | assign sext_ln840_587_fu_27872_p1 = $signed(add_ln840_670_fu_27866_p2);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41610:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51623_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41610 | assign sext_ln840_590_fu_27882_p1 = grp_fu_51623_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41612:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49243_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41612 | assign sext_ln840_591_fu_24487_p1 = grp_fu_49243_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41614:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49252_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41614 | assign sext_ln840_592_fu_24490_p1 = grp_fu_49252_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41616:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,646] 41616 | assign sext_ln840_593_fu_27890_p1 = $signed(add_ln840_677_reg_64522);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41618:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49225_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41618 | assign sext_ln840_594_fu_24499_p1 = grp_fu_49225_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41620:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49234_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41620 | assign sext_ln840_595_fu_24502_p1 = grp_fu_49234_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41622:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,646] 41622 | assign sext_ln840_596_fu_27899_p1 = $signed(add_ln840_681_reg_64527);
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41624:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51605_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41624 | assign sext_ln840_597_fu_27902_p1 = grp_fu_51605_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41626:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51614_p3' generates 10 bits.
[2025-10-21 18:08:54,646] 41626 | assign sext_ln840_599_fu_27905_p1 = grp_fu_51614_p3;
[2025-10-21 18:08:54,646]       |                                   ^
[2025-10-21 18:08:54,646] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41628:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47479_p3' generates 9 bits.
[2025-10-21 18:08:54,646] 41628 | assign sext_ln840_59_fu_22556_p1 = grp_fu_47479_p3;
[2025-10-21 18:08:54,647]       |                                  ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41630:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,647] 41630 | assign sext_ln840_5_fu_25733_p1 = $signed(add_ln840_5_reg_63472);
[2025-10-21 18:08:54,647]       |                                 ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41632:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,647] 41632 | assign sext_ln840_600_fu_27914_p1 = $signed(add_ln840_685_fu_27908_p2);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41634:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,647] 41634 | assign sext_ln840_601_fu_27924_p1 = $signed(add_ln840_686_fu_27918_p2);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41636:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51658_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41636 | assign sext_ln840_604_fu_27934_p1 = grp_fu_51658_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41638:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49288_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41638 | assign sext_ln840_605_fu_24539_p1 = grp_fu_49288_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41640:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49297_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41640 | assign sext_ln840_606_fu_24542_p1 = grp_fu_49297_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41642:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,647] 41642 | assign sext_ln840_607_fu_27942_p1 = $signed(add_ln840_693_reg_64547);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41644:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49270_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41644 | assign sext_ln840_608_fu_24551_p1 = grp_fu_49270_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41646:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49279_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41646 | assign sext_ln840_609_fu_24554_p1 = grp_fu_49279_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41648:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47488_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41648 | assign sext_ln840_60_fu_22559_p1 = grp_fu_47488_p3;
[2025-10-21 18:08:54,647]       |                                  ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41650:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,647] 41650 | assign sext_ln840_610_fu_27951_p1 = $signed(add_ln840_697_reg_64552);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41652:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51640_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41652 | assign sext_ln840_611_fu_27954_p1 = grp_fu_51640_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41654:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51649_p3' generates 10 bits.
[2025-10-21 18:08:54,647] 41654 | assign sext_ln840_613_fu_27957_p1 = grp_fu_51649_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41656:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,647] 41656 | assign sext_ln840_614_fu_27966_p1 = $signed(add_ln840_701_fu_27960_p2);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41658:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,647] 41658 | assign sext_ln840_615_fu_27976_p1 = $signed(add_ln840_702_fu_27970_p2);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41660:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51693_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41660 | assign sext_ln840_618_fu_27986_p1 = grp_fu_51693_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41662:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49333_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41662 | assign sext_ln840_619_fu_24591_p1 = grp_fu_49333_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41664:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,647] 41664 | assign sext_ln840_61_fu_25929_p1 = $signed(add_ln840_69_reg_63572);
[2025-10-21 18:08:54,647]       |                                  ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41666:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49342_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41666 | assign sext_ln840_620_fu_24594_p1 = grp_fu_49342_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41668:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,647] 41668 | assign sext_ln840_621_fu_27994_p1 = $signed(add_ln840_709_reg_64572);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41670:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49315_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41670 | assign sext_ln840_622_fu_24603_p1 = grp_fu_49315_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41672:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49324_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41672 | assign sext_ln840_623_fu_24606_p1 = grp_fu_49324_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41674:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,647] 41674 | assign sext_ln840_624_fu_28003_p1 = $signed(add_ln840_713_reg_64577);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41676:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51675_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41676 | assign sext_ln840_625_fu_28006_p1 = grp_fu_51675_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41678:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51684_p3' generates 10 bits.
[2025-10-21 18:08:54,647] 41678 | assign sext_ln840_627_fu_28009_p1 = grp_fu_51684_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41680:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,647] 41680 | assign sext_ln840_628_fu_28018_p1 = $signed(add_ln840_717_fu_28012_p2);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41682:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,647] 41682 | assign sext_ln840_629_fu_28028_p1 = $signed(add_ln840_718_fu_28022_p2);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41684:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47461_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41684 | assign sext_ln840_62_fu_22568_p1 = grp_fu_47461_p3;
[2025-10-21 18:08:54,647]       |                                  ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41686:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51728_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41686 | assign sext_ln840_632_fu_28038_p1 = grp_fu_51728_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41688:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49378_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41688 | assign sext_ln840_633_fu_24643_p1 = grp_fu_49378_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41690:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49387_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41690 | assign sext_ln840_634_fu_24646_p1 = grp_fu_49387_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41692:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,647] 41692 | assign sext_ln840_635_fu_28046_p1 = $signed(add_ln840_725_reg_64597);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41694:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49360_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41694 | assign sext_ln840_636_fu_24655_p1 = grp_fu_49360_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41696:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49369_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41696 | assign sext_ln840_637_fu_24658_p1 = grp_fu_49369_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41698:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,647] 41698 | assign sext_ln840_638_fu_28055_p1 = $signed(add_ln840_729_reg_64602);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41700:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51710_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41700 | assign sext_ln840_639_fu_28058_p1 = grp_fu_51710_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41702:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47470_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41702 | assign sext_ln840_63_fu_22571_p1 = grp_fu_47470_p3;
[2025-10-21 18:08:54,647]       |                                  ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41704:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51719_p3' generates 10 bits.
[2025-10-21 18:08:54,647] 41704 | assign sext_ln840_641_fu_28061_p1 = grp_fu_51719_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41706:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,647] 41706 | assign sext_ln840_642_fu_28070_p1 = $signed(add_ln840_733_fu_28064_p2);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41708:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,647] 41708 | assign sext_ln840_643_fu_28080_p1 = $signed(add_ln840_734_fu_28074_p2);
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41710:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51763_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41710 | assign sext_ln840_646_fu_28090_p1 = grp_fu_51763_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41712:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49423_p3' generates 9 bits.
[2025-10-21 18:08:54,647] 41712 | assign sext_ln840_647_fu_24695_p1 = grp_fu_49423_p3;
[2025-10-21 18:08:54,647]       |                                   ^
[2025-10-21 18:08:54,647] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41714:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49432_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41714 | assign sext_ln840_648_fu_24698_p1 = grp_fu_49432_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41716:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,648] 41716 | assign sext_ln840_649_fu_28098_p1 = $signed(add_ln840_741_reg_64622);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41718:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,648] 41718 | assign sext_ln840_64_fu_25938_p1 = $signed(add_ln840_73_reg_63577);
[2025-10-21 18:08:54,648]       |                                  ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41720:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49405_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41720 | assign sext_ln840_650_fu_24707_p1 = grp_fu_49405_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41722:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49414_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41722 | assign sext_ln840_651_fu_24710_p1 = grp_fu_49414_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41724:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,648] 41724 | assign sext_ln840_652_fu_28107_p1 = $signed(add_ln840_745_reg_64627);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41726:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51745_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41726 | assign sext_ln840_653_fu_28110_p1 = grp_fu_51745_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41728:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51754_p3' generates 10 bits.
[2025-10-21 18:08:54,648] 41728 | assign sext_ln840_655_fu_28113_p1 = grp_fu_51754_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41730:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,648] 41730 | assign sext_ln840_656_fu_28122_p1 = $signed(add_ln840_749_fu_28116_p2);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41732:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,648] 41732 | assign sext_ln840_657_fu_28132_p1 = $signed(add_ln840_750_fu_28126_p2);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41734:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50323_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41734 | assign sext_ln840_65_fu_25941_p1 = grp_fu_50323_p3;
[2025-10-21 18:08:54,648]       |                                  ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41736:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51798_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41736 | assign sext_ln840_660_fu_28142_p1 = grp_fu_51798_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41738:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49468_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41738 | assign sext_ln840_661_fu_24747_p1 = grp_fu_49468_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41740:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49477_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41740 | assign sext_ln840_662_fu_24750_p1 = grp_fu_49477_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41742:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,648] 41742 | assign sext_ln840_663_fu_28150_p1 = $signed(add_ln840_757_reg_64647);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41744:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49450_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41744 | assign sext_ln840_664_fu_24759_p1 = grp_fu_49450_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41746:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49459_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41746 | assign sext_ln840_665_fu_24762_p1 = grp_fu_49459_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41748:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,648] 41748 | assign sext_ln840_666_fu_28159_p1 = $signed(add_ln840_761_reg_64652);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41750:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51780_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41750 | assign sext_ln840_667_fu_28162_p1 = grp_fu_51780_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41752:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51789_p3' generates 10 bits.
[2025-10-21 18:08:54,648] 41752 | assign sext_ln840_669_fu_28165_p1 = grp_fu_51789_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41754:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,648] 41754 | assign sext_ln840_670_fu_28174_p1 = $signed(add_ln840_765_fu_28168_p2);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41756:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,648] 41756 | assign sext_ln840_671_fu_28184_p1 = $signed(add_ln840_766_fu_28178_p2);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41758:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51833_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41758 | assign sext_ln840_674_fu_28194_p1 = grp_fu_51833_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41760:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49513_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41760 | assign sext_ln840_675_fu_24799_p1 = grp_fu_49513_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41762:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49522_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41762 | assign sext_ln840_676_fu_24802_p1 = grp_fu_49522_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41764:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,648] 41764 | assign sext_ln840_677_fu_28202_p1 = $signed(add_ln840_773_reg_64672);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41766:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49495_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41766 | assign sext_ln840_678_fu_24811_p1 = grp_fu_49495_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41768:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49504_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41768 | assign sext_ln840_679_fu_24814_p1 = grp_fu_49504_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41770:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50332_p3' generates 10 bits.
[2025-10-21 18:08:54,648] 41770 | assign sext_ln840_67_fu_25944_p1 = grp_fu_50332_p3;
[2025-10-21 18:08:54,648]       |                                  ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41772:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,648] 41772 | assign sext_ln840_680_fu_28211_p1 = $signed(add_ln840_777_reg_64677);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41774:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51815_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41774 | assign sext_ln840_681_fu_28214_p1 = grp_fu_51815_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41776:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51824_p3' generates 10 bits.
[2025-10-21 18:08:54,648] 41776 | assign sext_ln840_683_fu_28217_p1 = grp_fu_51824_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41778:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,648] 41778 | assign sext_ln840_684_fu_28226_p1 = $signed(add_ln840_781_fu_28220_p2);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41780:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,648] 41780 | assign sext_ln840_685_fu_28236_p1 = $signed(add_ln840_782_fu_28230_p2);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41782:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51868_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41782 | assign sext_ln840_688_fu_28246_p1 = grp_fu_51868_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41784:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49558_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41784 | assign sext_ln840_689_fu_24851_p1 = grp_fu_49558_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41786:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,648] 41786 | assign sext_ln840_68_fu_25953_p1 = $signed(add_ln840_77_fu_25947_p2);
[2025-10-21 18:08:54,648]       |                                  ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41788:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49567_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41788 | assign sext_ln840_690_fu_24854_p1 = grp_fu_49567_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41790:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,648] 41790 | assign sext_ln840_691_fu_28254_p1 = $signed(add_ln840_789_reg_64697);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41792:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49540_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41792 | assign sext_ln840_692_fu_24863_p1 = grp_fu_49540_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41794:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49549_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41794 | assign sext_ln840_693_fu_24866_p1 = grp_fu_49549_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41796:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,648] 41796 | assign sext_ln840_694_fu_28263_p1 = $signed(add_ln840_793_reg_64702);
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,648] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41798:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51850_p3' generates 9 bits.
[2025-10-21 18:08:54,648] 41798 | assign sext_ln840_695_fu_28266_p1 = grp_fu_51850_p3;
[2025-10-21 18:08:54,648]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41800:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51859_p3' generates 10 bits.
[2025-10-21 18:08:54,649] 41800 | assign sext_ln840_697_fu_28269_p1 = grp_fu_51859_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41802:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,649] 41802 | assign sext_ln840_698_fu_28278_p1 = $signed(add_ln840_797_fu_28272_p2);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41804:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,649] 41804 | assign sext_ln840_699_fu_28288_p1 = $signed(add_ln840_798_fu_28282_p2);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41806:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,649] 41806 | assign sext_ln840_69_fu_25963_p1 = $signed(add_ln840_78_fu_25957_p2);
[2025-10-21 18:08:54,649]       |                                  ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41808:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47245_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41808 | assign sext_ln840_6_fu_22396_p1 = grp_fu_47245_p3;
[2025-10-21 18:08:54,649]       |                                 ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41810:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51903_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41810 | assign sext_ln840_702_fu_28298_p1 = grp_fu_51903_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41812:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49603_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41812 | assign sext_ln840_703_fu_24903_p1 = grp_fu_49603_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41814:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49612_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41814 | assign sext_ln840_704_fu_24906_p1 = grp_fu_49612_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41816:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,649] 41816 | assign sext_ln840_705_fu_28306_p1 = $signed(add_ln840_805_reg_64722);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41818:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49585_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41818 | assign sext_ln840_706_fu_24915_p1 = grp_fu_49585_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41820:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49594_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41820 | assign sext_ln840_707_fu_24918_p1 = grp_fu_49594_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41822:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,649] 41822 | assign sext_ln840_708_fu_28315_p1 = $signed(add_ln840_809_reg_64727);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41824:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51885_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41824 | assign sext_ln840_709_fu_28318_p1 = grp_fu_51885_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41826:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51894_p3' generates 10 bits.
[2025-10-21 18:08:54,649] 41826 | assign sext_ln840_711_fu_28321_p1 = grp_fu_51894_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41828:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,649] 41828 | assign sext_ln840_712_fu_28330_p1 = $signed(add_ln840_813_fu_28324_p2);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41830:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,649] 41830 | assign sext_ln840_713_fu_28340_p1 = $signed(add_ln840_814_fu_28334_p2);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41832:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51938_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41832 | assign sext_ln840_716_fu_28350_p1 = grp_fu_51938_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41834:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49648_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41834 | assign sext_ln840_717_fu_24955_p1 = grp_fu_49648_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41836:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49657_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41836 | assign sext_ln840_718_fu_24958_p1 = grp_fu_49657_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41838:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,649] 41838 | assign sext_ln840_719_fu_28358_p1 = $signed(add_ln840_821_reg_64747);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41840:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49630_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41840 | assign sext_ln840_720_fu_24967_p1 = grp_fu_49630_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41842:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49639_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41842 | assign sext_ln840_721_fu_24970_p1 = grp_fu_49639_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41844:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,649] 41844 | assign sext_ln840_722_fu_28367_p1 = $signed(add_ln840_825_reg_64752);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41846:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51920_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41846 | assign sext_ln840_723_fu_28370_p1 = grp_fu_51920_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41848:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51929_p3' generates 10 bits.
[2025-10-21 18:08:54,649] 41848 | assign sext_ln840_725_fu_28373_p1 = grp_fu_51929_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41850:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,649] 41850 | assign sext_ln840_726_fu_28382_p1 = $signed(add_ln840_829_fu_28376_p2);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41852:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,649] 41852 | assign sext_ln840_727_fu_28392_p1 = $signed(add_ln840_830_fu_28386_p2);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41854:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51973_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41854 | assign sext_ln840_730_fu_28402_p1 = grp_fu_51973_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41856:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49693_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41856 | assign sext_ln840_731_fu_25007_p1 = grp_fu_49693_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41858:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49702_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41858 | assign sext_ln840_732_fu_25010_p1 = grp_fu_49702_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41860:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,649] 41860 | assign sext_ln840_733_fu_28410_p1 = $signed(add_ln840_837_reg_64772);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41862:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49675_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41862 | assign sext_ln840_734_fu_25019_p1 = grp_fu_49675_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41864:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49684_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41864 | assign sext_ln840_735_fu_25022_p1 = grp_fu_49684_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41866:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,649] 41866 | assign sext_ln840_736_fu_28419_p1 = $signed(add_ln840_841_reg_64777);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41868:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51955_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41868 | assign sext_ln840_737_fu_28422_p1 = grp_fu_51955_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41870:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51964_p3' generates 10 bits.
[2025-10-21 18:08:54,649] 41870 | assign sext_ln840_739_fu_28425_p1 = grp_fu_51964_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41872:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47533_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41872 | assign sext_ln840_73_fu_22599_p1 = grp_fu_47533_p3;
[2025-10-21 18:08:54,649]       |                                  ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41874:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,649] 41874 | assign sext_ln840_740_fu_28434_p1 = $signed(add_ln840_845_fu_28428_p2);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41876:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,649] 41876 | assign sext_ln840_741_fu_28444_p1 = $signed(add_ln840_846_fu_28438_p2);
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41878:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52008_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41878 | assign sext_ln840_744_fu_28454_p1 = grp_fu_52008_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41880:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49738_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41880 | assign sext_ln840_745_fu_25059_p1 = grp_fu_49738_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41882:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49747_p3' generates 9 bits.
[2025-10-21 18:08:54,649] 41882 | assign sext_ln840_746_fu_25062_p1 = grp_fu_49747_p3;
[2025-10-21 18:08:54,649]       |                                   ^
[2025-10-21 18:08:54,649] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41884:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,650] 41884 | assign sext_ln840_747_fu_28462_p1 = $signed(add_ln840_853_reg_64797);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41886:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49720_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41886 | assign sext_ln840_748_fu_25071_p1 = grp_fu_49720_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41888:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49729_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41888 | assign sext_ln840_749_fu_25074_p1 = grp_fu_49729_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41890:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47542_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41890 | assign sext_ln840_74_fu_22602_p1 = grp_fu_47542_p3;
[2025-10-21 18:08:54,650]       |                                  ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41892:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,650] 41892 | assign sext_ln840_750_fu_28471_p1 = $signed(add_ln840_857_reg_64802);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41894:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51990_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41894 | assign sext_ln840_751_fu_28474_p1 = grp_fu_51990_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41896:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51999_p3' generates 10 bits.
[2025-10-21 18:08:54,650] 41896 | assign sext_ln840_753_fu_28477_p1 = grp_fu_51999_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41898:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,650] 41898 | assign sext_ln840_754_fu_28486_p1 = $signed(add_ln840_861_fu_28480_p2);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41900:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,650] 41900 | assign sext_ln840_755_fu_28496_p1 = $signed(add_ln840_862_fu_28490_p2);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41902:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52043_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41902 | assign sext_ln840_758_fu_28506_p1 = grp_fu_52043_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41904:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49783_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41904 | assign sext_ln840_759_fu_25111_p1 = grp_fu_49783_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41906:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,650] 41906 | assign sext_ln840_75_fu_25978_p1 = $signed(add_ln840_85_reg_63597);
[2025-10-21 18:08:54,650]       |                                  ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41908:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49792_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41908 | assign sext_ln840_760_fu_25114_p1 = grp_fu_49792_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41910:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,650] 41910 | assign sext_ln840_761_fu_28514_p1 = $signed(add_ln840_869_reg_64822);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41912:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49765_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41912 | assign sext_ln840_762_fu_25123_p1 = grp_fu_49765_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41914:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49774_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41914 | assign sext_ln840_763_fu_25126_p1 = grp_fu_49774_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41916:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,650] 41916 | assign sext_ln840_764_fu_28523_p1 = $signed(add_ln840_873_reg_64827);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41918:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52025_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41918 | assign sext_ln840_765_fu_28526_p1 = grp_fu_52025_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41920:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52034_p3' generates 10 bits.
[2025-10-21 18:08:54,650] 41920 | assign sext_ln840_767_fu_28529_p1 = grp_fu_52034_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41922:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,650] 41922 | assign sext_ln840_768_fu_28538_p1 = $signed(add_ln840_877_fu_28532_p2);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41924:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,650] 41924 | assign sext_ln840_769_fu_28548_p1 = $signed(add_ln840_878_fu_28542_p2);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41926:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47515_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41926 | assign sext_ln840_76_fu_22611_p1 = grp_fu_47515_p3;
[2025-10-21 18:08:54,650]       |                                  ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41928:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52078_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41928 | assign sext_ln840_772_fu_28558_p1 = grp_fu_52078_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41930:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49828_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41930 | assign sext_ln840_773_fu_25163_p1 = grp_fu_49828_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41932:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49837_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41932 | assign sext_ln840_774_fu_25166_p1 = grp_fu_49837_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41934:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,650] 41934 | assign sext_ln840_775_fu_28566_p1 = $signed(add_ln840_885_reg_64847);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41936:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49810_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41936 | assign sext_ln840_776_fu_25175_p1 = grp_fu_49810_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41938:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49819_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41938 | assign sext_ln840_777_fu_25178_p1 = grp_fu_49819_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41940:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,650] 41940 | assign sext_ln840_778_fu_28575_p1 = $signed(add_ln840_889_reg_64852);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41942:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52060_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41942 | assign sext_ln840_779_fu_28578_p1 = grp_fu_52060_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41944:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47524_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41944 | assign sext_ln840_77_fu_22614_p1 = grp_fu_47524_p3;
[2025-10-21 18:08:54,650]       |                                  ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41946:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52069_p3' generates 10 bits.
[2025-10-21 18:08:54,650] 41946 | assign sext_ln840_781_fu_28581_p1 = grp_fu_52069_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41948:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,650] 41948 | assign sext_ln840_782_fu_28590_p1 = $signed(add_ln840_893_fu_28584_p2);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41950:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,650] 41950 | assign sext_ln840_783_fu_28600_p1 = $signed(add_ln840_894_fu_28594_p2);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41952:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52113_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41952 | assign sext_ln840_786_fu_28610_p1 = grp_fu_52113_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41954:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49873_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41954 | assign sext_ln840_787_fu_25215_p1 = grp_fu_49873_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41956:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49882_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41956 | assign sext_ln840_788_fu_25218_p1 = grp_fu_49882_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41958:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,650] 41958 | assign sext_ln840_789_fu_28618_p1 = $signed(add_ln840_901_reg_64872);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41960:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,650] 41960 | assign sext_ln840_78_fu_25987_p1 = $signed(add_ln840_89_reg_63602);
[2025-10-21 18:08:54,650]       |                                  ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41962:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49855_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41962 | assign sext_ln840_790_fu_25227_p1 = grp_fu_49855_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41964:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49864_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41964 | assign sext_ln840_791_fu_25230_p1 = grp_fu_49864_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41966:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,650] 41966 | assign sext_ln840_792_fu_28627_p1 = $signed(add_ln840_905_reg_64877);
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,650] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41968:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52095_p3' generates 9 bits.
[2025-10-21 18:08:54,650] 41968 | assign sext_ln840_793_fu_28630_p1 = grp_fu_52095_p3;
[2025-10-21 18:08:54,650]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41970:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52104_p3' generates 10 bits.
[2025-10-21 18:08:54,651] 41970 | assign sext_ln840_795_fu_28633_p1 = grp_fu_52104_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41972:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,651] 41972 | assign sext_ln840_796_fu_28642_p1 = $signed(add_ln840_909_fu_28636_p2);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41974:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,651] 41974 | assign sext_ln840_797_fu_28652_p1 = $signed(add_ln840_910_fu_28646_p2);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41976:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50350_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 41976 | assign sext_ln840_79_fu_25990_p1 = grp_fu_50350_p3;
[2025-10-21 18:08:54,651]       |                                  ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41978:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47254_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 41978 | assign sext_ln840_7_fu_22399_p1 = grp_fu_47254_p3;
[2025-10-21 18:08:54,651]       |                                 ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41980:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52148_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 41980 | assign sext_ln840_800_fu_28662_p1 = grp_fu_52148_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41982:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49918_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 41982 | assign sext_ln840_801_fu_25267_p1 = grp_fu_49918_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41984:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49927_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 41984 | assign sext_ln840_802_fu_25270_p1 = grp_fu_49927_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41986:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,651] 41986 | assign sext_ln840_803_fu_28670_p1 = $signed(add_ln840_917_reg_64897);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41988:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49900_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 41988 | assign sext_ln840_804_fu_25279_p1 = grp_fu_49900_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41990:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49909_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 41990 | assign sext_ln840_805_fu_25282_p1 = grp_fu_49909_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41992:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,651] 41992 | assign sext_ln840_806_fu_28679_p1 = $signed(add_ln840_921_reg_64902);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41994:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52130_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 41994 | assign sext_ln840_807_fu_28682_p1 = grp_fu_52130_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41996:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52139_p3' generates 10 bits.
[2025-10-21 18:08:54,651] 41996 | assign sext_ln840_809_fu_28685_p1 = grp_fu_52139_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:41998:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,651] 41998 | assign sext_ln840_810_fu_28694_p1 = $signed(add_ln840_925_fu_28688_p2);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42000:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,651] 42000 | assign sext_ln840_811_fu_28704_p1 = $signed(add_ln840_926_fu_28698_p2);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42002:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52183_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42002 | assign sext_ln840_814_fu_28714_p1 = grp_fu_52183_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42004:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49963_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42004 | assign sext_ln840_815_fu_25319_p1 = grp_fu_49963_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42006:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49972_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42006 | assign sext_ln840_816_fu_25322_p1 = grp_fu_49972_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42008:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,651] 42008 | assign sext_ln840_817_fu_28722_p1 = $signed(add_ln840_933_reg_64922);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42010:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49945_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42010 | assign sext_ln840_818_fu_25331_p1 = grp_fu_49945_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42012:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49954_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42012 | assign sext_ln840_819_fu_25334_p1 = grp_fu_49954_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42014:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50359_p3' generates 10 bits.
[2025-10-21 18:08:54,651] 42014 | assign sext_ln840_81_fu_25993_p1 = grp_fu_50359_p3;
[2025-10-21 18:08:54,651]       |                                  ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42016:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,651] 42016 | assign sext_ln840_820_fu_28731_p1 = $signed(add_ln840_937_reg_64927);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42018:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52165_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42018 | assign sext_ln840_821_fu_28734_p1 = grp_fu_52165_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42020:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52174_p3' generates 10 bits.
[2025-10-21 18:08:54,651] 42020 | assign sext_ln840_823_fu_28737_p1 = grp_fu_52174_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42022:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,651] 42022 | assign sext_ln840_824_fu_28746_p1 = $signed(add_ln840_941_fu_28740_p2);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42024:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,651] 42024 | assign sext_ln840_825_fu_28756_p1 = $signed(add_ln840_942_fu_28750_p2);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42026:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52218_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42026 | assign sext_ln840_828_fu_28766_p1 = grp_fu_52218_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42028:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50008_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42028 | assign sext_ln840_829_fu_25371_p1 = grp_fu_50008_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42030:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,651] 42030 | assign sext_ln840_82_fu_26002_p1 = $signed(add_ln840_93_fu_25996_p2);
[2025-10-21 18:08:54,651]       |                                  ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42032:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50017_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42032 | assign sext_ln840_830_fu_25374_p1 = grp_fu_50017_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42034:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,651] 42034 | assign sext_ln840_831_fu_28774_p1 = $signed(add_ln840_949_reg_64947);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42036:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49990_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42036 | assign sext_ln840_832_fu_25383_p1 = grp_fu_49990_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42038:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49999_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42038 | assign sext_ln840_833_fu_25386_p1 = grp_fu_49999_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42040:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,651] 42040 | assign sext_ln840_834_fu_28783_p1 = $signed(add_ln840_953_reg_64952);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42042:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52200_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42042 | assign sext_ln840_835_fu_28786_p1 = grp_fu_52200_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42044:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52209_p3' generates 10 bits.
[2025-10-21 18:08:54,651] 42044 | assign sext_ln840_837_fu_28789_p1 = grp_fu_52209_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42046:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,651] 42046 | assign sext_ln840_838_fu_28798_p1 = $signed(add_ln840_957_fu_28792_p2);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42048:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,651] 42048 | assign sext_ln840_839_fu_28808_p1 = $signed(add_ln840_958_fu_28802_p2);
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42050:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,651] 42050 | assign sext_ln840_83_fu_26012_p1 = $signed(add_ln840_94_fu_26006_p2);
[2025-10-21 18:08:54,651]       |                                  ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42052:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52253_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42052 | assign sext_ln840_842_fu_28818_p1 = grp_fu_52253_p3;
[2025-10-21 18:08:54,651]       |                                   ^
[2025-10-21 18:08:54,651] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42054:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50053_p3' generates 9 bits.
[2025-10-21 18:08:54,651] 42054 | assign sext_ln840_843_fu_25423_p1 = grp_fu_50053_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42056:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50062_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42056 | assign sext_ln840_844_fu_25426_p1 = grp_fu_50062_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42058:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,652] 42058 | assign sext_ln840_845_fu_28826_p1 = $signed(add_ln840_965_reg_64972);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42060:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50035_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42060 | assign sext_ln840_846_fu_25435_p1 = grp_fu_50035_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42062:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50044_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42062 | assign sext_ln840_847_fu_25438_p1 = grp_fu_50044_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42064:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,652] 42064 | assign sext_ln840_848_fu_28835_p1 = $signed(add_ln840_969_reg_64977);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42066:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52235_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42066 | assign sext_ln840_849_fu_28838_p1 = grp_fu_52235_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42068:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52244_p3' generates 10 bits.
[2025-10-21 18:08:54,652] 42068 | assign sext_ln840_851_fu_28841_p1 = grp_fu_52244_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42070:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,652] 42070 | assign sext_ln840_852_fu_28850_p1 = $signed(add_ln840_973_fu_28844_p2);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42072:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,652] 42072 | assign sext_ln840_853_fu_28860_p1 = $signed(add_ln840_974_fu_28854_p2);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42074:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52288_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42074 | assign sext_ln840_856_fu_28870_p1 = grp_fu_52288_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42076:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50098_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42076 | assign sext_ln840_857_fu_25475_p1 = grp_fu_50098_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42078:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50107_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42078 | assign sext_ln840_858_fu_25478_p1 = grp_fu_50107_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42080:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,652] 42080 | assign sext_ln840_859_fu_28878_p1 = $signed(add_ln840_981_reg_64997);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42082:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50080_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42082 | assign sext_ln840_860_fu_25487_p1 = grp_fu_50080_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42084:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50089_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42084 | assign sext_ln840_861_fu_25490_p1 = grp_fu_50089_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42086:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,652] 42086 | assign sext_ln840_862_fu_28887_p1 = $signed(add_ln840_985_reg_65002);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42088:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52270_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42088 | assign sext_ln840_863_fu_28890_p1 = grp_fu_52270_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42090:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52279_p3' generates 10 bits.
[2025-10-21 18:08:54,652] 42090 | assign sext_ln840_865_fu_28893_p1 = grp_fu_52279_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42092:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,652] 42092 | assign sext_ln840_866_fu_28902_p1 = $signed(add_ln840_989_fu_28896_p2);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42094:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,652] 42094 | assign sext_ln840_867_fu_28912_p1 = $signed(add_ln840_990_fu_28906_p2);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42096:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52323_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42096 | assign sext_ln840_870_fu_28922_p1 = grp_fu_52323_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42098:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50143_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42098 | assign sext_ln840_871_fu_25527_p1 = grp_fu_50143_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42100:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50152_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42100 | assign sext_ln840_872_fu_25530_p1 = grp_fu_50152_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42102:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,652] 42102 | assign sext_ln840_873_fu_28930_p1 = $signed(add_ln840_997_reg_65022);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42104:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50125_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42104 | assign sext_ln840_874_fu_25539_p1 = grp_fu_50125_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42106:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50134_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42106 | assign sext_ln840_875_fu_25542_p1 = grp_fu_50134_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42108:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,652] 42108 | assign sext_ln840_876_fu_28939_p1 = $signed(add_ln840_1001_reg_65027);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42110:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52305_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42110 | assign sext_ln840_877_fu_28942_p1 = grp_fu_52305_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42112:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52314_p3' generates 10 bits.
[2025-10-21 18:08:54,652] 42112 | assign sext_ln840_879_fu_28945_p1 = grp_fu_52314_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42114:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47587_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42114 | assign sext_ln840_87_fu_22642_p1 = grp_fu_47587_p3;
[2025-10-21 18:08:54,652]       |                                  ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42116:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,652] 42116 | assign sext_ln840_880_fu_28954_p1 = $signed(add_ln840_1005_fu_28948_p2);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42118:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,652] 42118 | assign sext_ln840_881_fu_28964_p1 = $signed(add_ln840_1006_fu_28958_p2);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42120:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52358_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42120 | assign sext_ln840_884_fu_28974_p1 = grp_fu_52358_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42122:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50188_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42122 | assign sext_ln840_885_fu_25579_p1 = grp_fu_50188_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42124:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50197_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42124 | assign sext_ln840_886_fu_25582_p1 = grp_fu_50197_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42126:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,652] 42126 | assign sext_ln840_887_fu_28982_p1 = $signed(add_ln840_1013_reg_65047);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42128:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50170_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42128 | assign sext_ln840_888_fu_25591_p1 = grp_fu_50170_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42130:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50179_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42130 | assign sext_ln840_889_fu_25594_p1 = grp_fu_50179_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42132:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47596_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42132 | assign sext_ln840_88_fu_22645_p1 = grp_fu_47596_p3;
[2025-10-21 18:08:54,652]       |                                  ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42134:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,652] 42134 | assign sext_ln840_890_fu_28991_p1 = $signed(add_ln840_1017_reg_65052);
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42136:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52340_p3' generates 9 bits.
[2025-10-21 18:08:54,652] 42136 | assign sext_ln840_891_fu_28994_p1 = grp_fu_52340_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,652] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42138:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52349_p3' generates 10 bits.
[2025-10-21 18:08:54,652] 42138 | assign sext_ln840_893_fu_28997_p1 = grp_fu_52349_p3;
[2025-10-21 18:08:54,652]       |                                   ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42140:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,653] 42140 | assign sext_ln840_894_fu_29006_p1 = $signed(add_ln840_1021_fu_29000_p2);
[2025-10-21 18:08:54,653]       |                                   ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42142:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,653] 42142 | assign sext_ln840_895_fu_29016_p1 = $signed(add_ln840_1022_fu_29010_p2);
[2025-10-21 18:08:54,653]       |                                   ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42144:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,653] 42144 | assign sext_ln840_89_fu_26027_p1 = $signed(add_ln840_101_reg_63622);
[2025-10-21 18:08:54,653]       |                                  ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42146:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,653] 42146 | assign sext_ln840_8_fu_25742_p1 = $signed(add_ln840_9_reg_63477);
[2025-10-21 18:08:54,653]       |                                 ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42148:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47569_p3' generates 9 bits.
[2025-10-21 18:08:54,653] 42148 | assign sext_ln840_90_fu_22654_p1 = grp_fu_47569_p3;
[2025-10-21 18:08:54,653]       |                                  ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42150:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47578_p3' generates 9 bits.
[2025-10-21 18:08:54,653] 42150 | assign sext_ln840_91_fu_22657_p1 = grp_fu_47578_p3;
[2025-10-21 18:08:54,653]       |                                  ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42152:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:08:54,653] 42152 | assign sext_ln840_92_fu_26036_p1 = $signed(add_ln840_105_reg_63627);
[2025-10-21 18:08:54,653]       |                                  ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42154:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50377_p3' generates 9 bits.
[2025-10-21 18:08:54,653] 42154 | assign sext_ln840_93_fu_26039_p1 = grp_fu_50377_p3;
[2025-10-21 18:08:54,653]       |                                  ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42156:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50386_p3' generates 10 bits.
[2025-10-21 18:08:54,653] 42156 | assign sext_ln840_95_fu_26042_p1 = grp_fu_50386_p3;
[2025-10-21 18:08:54,653]       |                                  ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42158:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:08:54,653] 42158 | assign sext_ln840_96_fu_26051_p1 = $signed(add_ln840_109_fu_26045_p2);
[2025-10-21 18:08:54,653]       |                                  ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42160:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:08:54,653] 42160 | assign sext_ln840_97_fu_26061_p1 = $signed(add_ln840_110_fu_26055_p2);
[2025-10-21 18:08:54,653]       |                                  ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42162:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50215_p3' generates 9 bits.
[2025-10-21 18:08:54,653] 42162 | assign sext_ln840_9_fu_25745_p1 = grp_fu_50215_p3;
[2025-10-21 18:08:54,653]       |                                 ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42212:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_114_fu_31084_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42212 | assign zext_ln1039_100_fu_31090_p1 = icmp_ln1039_114_fu_31084_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42214:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_115_fu_31094_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42214 | assign zext_ln1039_101_fu_31100_p1 = icmp_ln1039_115_fu_31094_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42216:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_116_fu_31104_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42216 | assign zext_ln1039_102_fu_31110_p1 = icmp_ln1039_116_fu_31104_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42218:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_117_fu_31114_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42218 | assign zext_ln1039_103_fu_31120_p1 = icmp_ln1039_117_fu_31114_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42220:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_120_fu_31268_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42220 | assign zext_ln1039_104_fu_31274_p1 = icmp_ln1039_120_fu_31268_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42222:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_121_fu_31278_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42222 | assign zext_ln1039_105_fu_31284_p1 = icmp_ln1039_121_fu_31278_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42224:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_122_fu_31288_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42224 | assign zext_ln1039_106_fu_31294_p1 = icmp_ln1039_122_fu_31288_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42226:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_123_fu_31298_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42226 | assign zext_ln1039_107_fu_31304_p1 = icmp_ln1039_123_fu_31298_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42228:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_124_fu_31308_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42228 | assign zext_ln1039_108_fu_31314_p1 = icmp_ln1039_124_fu_31308_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42230:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_125_fu_31318_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42230 | assign zext_ln1039_109_fu_31324_p1 = icmp_ln1039_125_fu_31318_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42232:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_10_fu_29146_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42232 | assign zext_ln1039_10_fu_29152_p1 = icmp_ln1039_10_fu_29146_p2;
[2025-10-21 18:08:54,653]       |                                   ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42234:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_126_fu_31328_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42234 | assign zext_ln1039_110_fu_31334_p1 = icmp_ln1039_126_fu_31328_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42236:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_127_fu_31338_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42236 | assign zext_ln1039_111_fu_31344_p1 = icmp_ln1039_127_fu_31338_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42238:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_128_fu_31348_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42238 | assign zext_ln1039_112_fu_31354_p1 = icmp_ln1039_128_fu_31348_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42240:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_129_fu_31358_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42240 | assign zext_ln1039_113_fu_31364_p1 = icmp_ln1039_129_fu_31358_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42242:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_130_fu_31368_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42242 | assign zext_ln1039_114_fu_31374_p1 = icmp_ln1039_130_fu_31368_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42244:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_131_fu_31378_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42244 | assign zext_ln1039_115_fu_31384_p1 = icmp_ln1039_131_fu_31378_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42246:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_132_fu_31388_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42246 | assign zext_ln1039_116_fu_31394_p1 = icmp_ln1039_132_fu_31388_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42248:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_135_fu_31542_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42248 | assign zext_ln1039_117_fu_31548_p1 = icmp_ln1039_135_fu_31542_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42250:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_136_fu_31552_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42250 | assign zext_ln1039_118_fu_31558_p1 = icmp_ln1039_136_fu_31552_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42252:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_137_fu_31562_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42252 | assign zext_ln1039_119_fu_31568_p1 = icmp_ln1039_137_fu_31562_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42254:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_11_fu_29156_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42254 | assign zext_ln1039_11_fu_29162_p1 = icmp_ln1039_11_fu_29156_p2;
[2025-10-21 18:08:54,653]       |                                   ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42256:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_138_fu_31572_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42256 | assign zext_ln1039_120_fu_31578_p1 = icmp_ln1039_138_fu_31572_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42258:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_139_fu_31582_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42258 | assign zext_ln1039_121_fu_31588_p1 = icmp_ln1039_139_fu_31582_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42260:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_140_fu_31592_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42260 | assign zext_ln1039_122_fu_31598_p1 = icmp_ln1039_140_fu_31592_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42262:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_141_fu_31602_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42262 | assign zext_ln1039_123_fu_31608_p1 = icmp_ln1039_141_fu_31602_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42264:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_142_fu_31612_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42264 | assign zext_ln1039_124_fu_31618_p1 = icmp_ln1039_142_fu_31612_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42266:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_143_fu_31622_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42266 | assign zext_ln1039_125_fu_31628_p1 = icmp_ln1039_143_fu_31622_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42268:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_144_fu_31632_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42268 | assign zext_ln1039_126_fu_31638_p1 = icmp_ln1039_144_fu_31632_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42270:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_145_fu_31642_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42270 | assign zext_ln1039_127_fu_31648_p1 = icmp_ln1039_145_fu_31642_p2;
[2025-10-21 18:08:54,653]       |                                    ^
[2025-10-21 18:08:54,653] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42272:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_146_fu_31652_p2' generates 1 bits.
[2025-10-21 18:08:54,653] 42272 | assign zext_ln1039_128_fu_31658_p1 = icmp_ln1039_146_fu_31652_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42274:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_147_fu_31662_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42274 | assign zext_ln1039_129_fu_31668_p1 = icmp_ln1039_147_fu_31662_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42276:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_12_fu_29166_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42276 | assign zext_ln1039_12_fu_29172_p1 = icmp_ln1039_12_fu_29166_p2;
[2025-10-21 18:08:54,654]       |                                   ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42278:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_150_fu_31816_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42278 | assign zext_ln1039_130_fu_31822_p1 = icmp_ln1039_150_fu_31816_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42280:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_151_fu_31826_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42280 | assign zext_ln1039_131_fu_31832_p1 = icmp_ln1039_151_fu_31826_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42282:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_152_fu_31836_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42282 | assign zext_ln1039_132_fu_31842_p1 = icmp_ln1039_152_fu_31836_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42284:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_153_fu_31846_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42284 | assign zext_ln1039_133_fu_31852_p1 = icmp_ln1039_153_fu_31846_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42286:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_154_fu_31856_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42286 | assign zext_ln1039_134_fu_31862_p1 = icmp_ln1039_154_fu_31856_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42288:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_155_fu_31866_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42288 | assign zext_ln1039_135_fu_31872_p1 = icmp_ln1039_155_fu_31866_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42290:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_156_fu_31876_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42290 | assign zext_ln1039_136_fu_31882_p1 = icmp_ln1039_156_fu_31876_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42292:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_157_fu_31886_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42292 | assign zext_ln1039_137_fu_31892_p1 = icmp_ln1039_157_fu_31886_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42294:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_158_fu_31896_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42294 | assign zext_ln1039_138_fu_31902_p1 = icmp_ln1039_158_fu_31896_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42296:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_159_fu_31906_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42296 | assign zext_ln1039_139_fu_31912_p1 = icmp_ln1039_159_fu_31906_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42298:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_15_fu_29320_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42298 | assign zext_ln1039_13_fu_29326_p1 = icmp_ln1039_15_fu_29320_p2;
[2025-10-21 18:08:54,654]       |                                   ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42300:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_160_fu_31916_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42300 | assign zext_ln1039_140_fu_31922_p1 = icmp_ln1039_160_fu_31916_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42302:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_161_fu_31926_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42302 | assign zext_ln1039_141_fu_31932_p1 = icmp_ln1039_161_fu_31926_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42304:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_162_fu_31936_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42304 | assign zext_ln1039_142_fu_31942_p1 = icmp_ln1039_162_fu_31936_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42306:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_165_fu_32100_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42306 | assign zext_ln1039_143_fu_32106_p1 = icmp_ln1039_165_fu_32100_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42308:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_166_fu_32110_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42308 | assign zext_ln1039_144_fu_32116_p1 = icmp_ln1039_166_fu_32110_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42310:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_167_fu_32120_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42310 | assign zext_ln1039_145_fu_32126_p1 = icmp_ln1039_167_fu_32120_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42312:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_168_fu_32130_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42312 | assign zext_ln1039_146_fu_32136_p1 = icmp_ln1039_168_fu_32130_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42314:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_169_fu_32140_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42314 | assign zext_ln1039_147_fu_32146_p1 = icmp_ln1039_169_fu_32140_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42316:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_170_fu_32150_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42316 | assign zext_ln1039_148_fu_32156_p1 = icmp_ln1039_170_fu_32150_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42318:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_171_fu_32160_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42318 | assign zext_ln1039_149_fu_32166_p1 = icmp_ln1039_171_fu_32160_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42320:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_16_fu_29330_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42320 | assign zext_ln1039_14_fu_29336_p1 = icmp_ln1039_16_fu_29330_p2;
[2025-10-21 18:08:54,654]       |                                   ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42322:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_172_fu_32170_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42322 | assign zext_ln1039_150_fu_32176_p1 = icmp_ln1039_172_fu_32170_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42324:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_173_fu_32180_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42324 | assign zext_ln1039_151_fu_32186_p1 = icmp_ln1039_173_fu_32180_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42326:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_174_fu_32190_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42326 | assign zext_ln1039_152_fu_32196_p1 = icmp_ln1039_174_fu_32190_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42328:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_175_fu_32200_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42328 | assign zext_ln1039_153_fu_32206_p1 = icmp_ln1039_175_fu_32200_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42330:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_176_fu_32210_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42330 | assign zext_ln1039_154_fu_32216_p1 = icmp_ln1039_176_fu_32210_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42332:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_177_fu_32220_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42332 | assign zext_ln1039_155_fu_32226_p1 = icmp_ln1039_177_fu_32220_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42334:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_180_fu_32374_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42334 | assign zext_ln1039_156_fu_32380_p1 = icmp_ln1039_180_fu_32374_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42336:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_181_fu_32384_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42336 | assign zext_ln1039_157_fu_32390_p1 = icmp_ln1039_181_fu_32384_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42338:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_182_fu_32394_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42338 | assign zext_ln1039_158_fu_32400_p1 = icmp_ln1039_182_fu_32394_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42340:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_183_fu_32404_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42340 | assign zext_ln1039_159_fu_32410_p1 = icmp_ln1039_183_fu_32404_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42342:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_17_fu_29340_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42342 | assign zext_ln1039_15_fu_29346_p1 = icmp_ln1039_17_fu_29340_p2;
[2025-10-21 18:08:54,654]       |                                   ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42344:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_184_fu_32414_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42344 | assign zext_ln1039_160_fu_32420_p1 = icmp_ln1039_184_fu_32414_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42346:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_185_fu_32424_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42346 | assign zext_ln1039_161_fu_32430_p1 = icmp_ln1039_185_fu_32424_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42348:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_186_fu_32434_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42348 | assign zext_ln1039_162_fu_32440_p1 = icmp_ln1039_186_fu_32434_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42350:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_187_fu_32444_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42350 | assign zext_ln1039_163_fu_32450_p1 = icmp_ln1039_187_fu_32444_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42352:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_188_fu_32454_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42352 | assign zext_ln1039_164_fu_32460_p1 = icmp_ln1039_188_fu_32454_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42354:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_189_fu_32464_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42354 | assign zext_ln1039_165_fu_32470_p1 = icmp_ln1039_189_fu_32464_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,654] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42356:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_190_fu_32474_p2' generates 1 bits.
[2025-10-21 18:08:54,654] 42356 | assign zext_ln1039_166_fu_32480_p1 = icmp_ln1039_190_fu_32474_p2;
[2025-10-21 18:08:54,654]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42358:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_191_fu_32484_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42358 | assign zext_ln1039_167_fu_32490_p1 = icmp_ln1039_191_fu_32484_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42360:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_192_fu_32494_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42360 | assign zext_ln1039_168_fu_32500_p1 = icmp_ln1039_192_fu_32494_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42362:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_195_fu_32648_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42362 | assign zext_ln1039_169_fu_32654_p1 = icmp_ln1039_195_fu_32648_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42364:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_18_fu_29350_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42364 | assign zext_ln1039_16_fu_29356_p1 = icmp_ln1039_18_fu_29350_p2;
[2025-10-21 18:08:54,655]       |                                   ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42366:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_196_fu_32658_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42366 | assign zext_ln1039_170_fu_32664_p1 = icmp_ln1039_196_fu_32658_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42368:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_197_fu_32668_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42368 | assign zext_ln1039_171_fu_32674_p1 = icmp_ln1039_197_fu_32668_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42370:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_198_fu_32678_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42370 | assign zext_ln1039_172_fu_32684_p1 = icmp_ln1039_198_fu_32678_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42372:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_199_fu_32688_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42372 | assign zext_ln1039_173_fu_32694_p1 = icmp_ln1039_199_fu_32688_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42374:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_200_fu_32698_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42374 | assign zext_ln1039_174_fu_32704_p1 = icmp_ln1039_200_fu_32698_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42376:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_201_fu_32708_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42376 | assign zext_ln1039_175_fu_32714_p1 = icmp_ln1039_201_fu_32708_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42378:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_202_fu_32718_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42378 | assign zext_ln1039_176_fu_32724_p1 = icmp_ln1039_202_fu_32718_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42380:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_203_fu_32728_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42380 | assign zext_ln1039_177_fu_32734_p1 = icmp_ln1039_203_fu_32728_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42382:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_204_fu_32738_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42382 | assign zext_ln1039_178_fu_32744_p1 = icmp_ln1039_204_fu_32738_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42384:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_205_fu_32748_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42384 | assign zext_ln1039_179_fu_32754_p1 = icmp_ln1039_205_fu_32748_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42386:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_19_fu_29360_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42386 | assign zext_ln1039_17_fu_29366_p1 = icmp_ln1039_19_fu_29360_p2;
[2025-10-21 18:08:54,655]       |                                   ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42388:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_206_fu_32758_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42388 | assign zext_ln1039_180_fu_32764_p1 = icmp_ln1039_206_fu_32758_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42390:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_207_fu_32768_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42390 | assign zext_ln1039_181_fu_32774_p1 = icmp_ln1039_207_fu_32768_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42392:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_210_fu_32922_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42392 | assign zext_ln1039_182_fu_32928_p1 = icmp_ln1039_210_fu_32922_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42394:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_211_fu_32932_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42394 | assign zext_ln1039_183_fu_32938_p1 = icmp_ln1039_211_fu_32932_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42396:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_212_fu_32942_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42396 | assign zext_ln1039_184_fu_32948_p1 = icmp_ln1039_212_fu_32942_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42398:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_213_fu_32952_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42398 | assign zext_ln1039_185_fu_32958_p1 = icmp_ln1039_213_fu_32952_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42400:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_214_fu_32962_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42400 | assign zext_ln1039_186_fu_32968_p1 = icmp_ln1039_214_fu_32962_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42402:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_215_fu_32972_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42402 | assign zext_ln1039_187_fu_32978_p1 = icmp_ln1039_215_fu_32972_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42404:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_216_fu_32982_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42404 | assign zext_ln1039_188_fu_32988_p1 = icmp_ln1039_216_fu_32982_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42406:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_217_fu_32992_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42406 | assign zext_ln1039_189_fu_32998_p1 = icmp_ln1039_217_fu_32992_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42408:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_20_fu_29370_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42408 | assign zext_ln1039_18_fu_29376_p1 = icmp_ln1039_20_fu_29370_p2;
[2025-10-21 18:08:54,655]       |                                   ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42410:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_218_fu_33002_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42410 | assign zext_ln1039_190_fu_33008_p1 = icmp_ln1039_218_fu_33002_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42412:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_219_fu_33012_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42412 | assign zext_ln1039_191_fu_33018_p1 = icmp_ln1039_219_fu_33012_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42414:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_220_fu_33022_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42414 | assign zext_ln1039_192_fu_33028_p1 = icmp_ln1039_220_fu_33022_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42416:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_221_fu_33032_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42416 | assign zext_ln1039_193_fu_33038_p1 = icmp_ln1039_221_fu_33032_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42418:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_222_fu_33042_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42418 | assign zext_ln1039_194_fu_33048_p1 = icmp_ln1039_222_fu_33042_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42420:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_225_fu_33196_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42420 | assign zext_ln1039_195_fu_33202_p1 = icmp_ln1039_225_fu_33196_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42422:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_226_fu_33206_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42422 | assign zext_ln1039_196_fu_33212_p1 = icmp_ln1039_226_fu_33206_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42424:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_227_fu_33216_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42424 | assign zext_ln1039_197_fu_33222_p1 = icmp_ln1039_227_fu_33216_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42426:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_228_fu_33226_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42426 | assign zext_ln1039_198_fu_33232_p1 = icmp_ln1039_228_fu_33226_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42428:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_229_fu_33236_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42428 | assign zext_ln1039_199_fu_33242_p1 = icmp_ln1039_229_fu_33236_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42430:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_21_fu_29380_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42430 | assign zext_ln1039_19_fu_29386_p1 = icmp_ln1039_21_fu_29380_p2;
[2025-10-21 18:08:54,655]       |                                   ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42432:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_1_fu_29056_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42432 | assign zext_ln1039_1_fu_29062_p1 = icmp_ln1039_1_fu_29056_p2;
[2025-10-21 18:08:54,655]       |                                  ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42434:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_230_fu_33246_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42434 | assign zext_ln1039_200_fu_33252_p1 = icmp_ln1039_230_fu_33246_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42436:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_231_fu_33256_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42436 | assign zext_ln1039_201_fu_33262_p1 = icmp_ln1039_231_fu_33256_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42438:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_232_fu_33266_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42438 | assign zext_ln1039_202_fu_33272_p1 = icmp_ln1039_232_fu_33266_p2;
[2025-10-21 18:08:54,655]       |                                    ^
[2025-10-21 18:08:54,655] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42440:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_233_fu_33276_p2' generates 1 bits.
[2025-10-21 18:08:54,655] 42440 | assign zext_ln1039_203_fu_33282_p1 = icmp_ln1039_233_fu_33276_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42442:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_234_fu_33286_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42442 | assign zext_ln1039_204_fu_33292_p1 = icmp_ln1039_234_fu_33286_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42444:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_235_fu_33296_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42444 | assign zext_ln1039_205_fu_33302_p1 = icmp_ln1039_235_fu_33296_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42446:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_236_fu_33306_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42446 | assign zext_ln1039_206_fu_33312_p1 = icmp_ln1039_236_fu_33306_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42448:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_237_fu_33316_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42448 | assign zext_ln1039_207_fu_33322_p1 = icmp_ln1039_237_fu_33316_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42450:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_240_fu_33470_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42450 | assign zext_ln1039_208_fu_33476_p1 = icmp_ln1039_240_fu_33470_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42452:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_241_fu_33480_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42452 | assign zext_ln1039_209_fu_33486_p1 = icmp_ln1039_241_fu_33480_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42454:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_22_fu_29390_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42454 | assign zext_ln1039_20_fu_29396_p1 = icmp_ln1039_22_fu_29390_p2;
[2025-10-21 18:08:54,656]       |                                   ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42456:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_242_fu_33490_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42456 | assign zext_ln1039_210_fu_33496_p1 = icmp_ln1039_242_fu_33490_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42458:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_243_fu_33500_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42458 | assign zext_ln1039_211_fu_33506_p1 = icmp_ln1039_243_fu_33500_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42460:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_244_fu_33510_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42460 | assign zext_ln1039_212_fu_33516_p1 = icmp_ln1039_244_fu_33510_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42462:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_245_fu_33520_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42462 | assign zext_ln1039_213_fu_33526_p1 = icmp_ln1039_245_fu_33520_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42464:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_254_fu_33540_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42464 | assign zext_ln1039_214_fu_33546_p1 = icmp_ln1039_254_fu_33540_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42466:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_247_fu_33550_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42466 | assign zext_ln1039_215_fu_33556_p1 = icmp_ln1039_247_fu_33550_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42468:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_248_fu_33560_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42468 | assign zext_ln1039_216_fu_33566_p1 = icmp_ln1039_248_fu_33560_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42470:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_249_fu_33570_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42470 | assign zext_ln1039_217_fu_33576_p1 = icmp_ln1039_249_fu_33570_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42472:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_250_fu_33580_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42472 | assign zext_ln1039_218_fu_33586_p1 = icmp_ln1039_250_fu_33580_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42474:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_251_fu_33590_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42474 | assign zext_ln1039_219_fu_33596_p1 = icmp_ln1039_251_fu_33590_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42476:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_23_fu_29400_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42476 | assign zext_ln1039_21_fu_29406_p1 = icmp_ln1039_23_fu_29400_p2;
[2025-10-21 18:08:54,656]       |                                   ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42478:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_252_fu_33600_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42478 | assign zext_ln1039_220_fu_33606_p1 = icmp_ln1039_252_fu_33600_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42480:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_255_fu_33754_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42480 | assign zext_ln1039_221_fu_33760_p1 = icmp_ln1039_255_fu_33754_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42482:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_256_fu_33764_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42482 | assign zext_ln1039_222_fu_33770_p1 = icmp_ln1039_256_fu_33764_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42484:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_257_fu_33774_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42484 | assign zext_ln1039_223_fu_33780_p1 = icmp_ln1039_257_fu_33774_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42486:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_258_fu_33784_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42486 | assign zext_ln1039_224_fu_33790_p1 = icmp_ln1039_258_fu_33784_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42488:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_259_fu_33794_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42488 | assign zext_ln1039_225_fu_33800_p1 = icmp_ln1039_259_fu_33794_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42490:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_260_fu_33804_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42490 | assign zext_ln1039_226_fu_33810_p1 = icmp_ln1039_260_fu_33804_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42492:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_261_fu_33814_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42492 | assign zext_ln1039_227_fu_33820_p1 = icmp_ln1039_261_fu_33814_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42494:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_262_fu_33824_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42494 | assign zext_ln1039_228_fu_33830_p1 = icmp_ln1039_262_fu_33824_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42496:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_263_fu_33834_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42496 | assign zext_ln1039_229_fu_33840_p1 = icmp_ln1039_263_fu_33834_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42498:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_24_fu_29410_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42498 | assign zext_ln1039_22_fu_29416_p1 = icmp_ln1039_24_fu_29410_p2;
[2025-10-21 18:08:54,656]       |                                   ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42500:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_264_fu_33844_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42500 | assign zext_ln1039_230_fu_33850_p1 = icmp_ln1039_264_fu_33844_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42502:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_265_fu_33854_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42502 | assign zext_ln1039_231_fu_33860_p1 = icmp_ln1039_265_fu_33854_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42504:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_266_fu_33864_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42504 | assign zext_ln1039_232_fu_33870_p1 = icmp_ln1039_266_fu_33864_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42506:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_267_fu_33874_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42506 | assign zext_ln1039_233_fu_33880_p1 = icmp_ln1039_267_fu_33874_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42508:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_270_fu_34028_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42508 | assign zext_ln1039_234_fu_34034_p1 = icmp_ln1039_270_fu_34028_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42510:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_271_fu_34038_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42510 | assign zext_ln1039_235_fu_34044_p1 = icmp_ln1039_271_fu_34038_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42512:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_272_fu_34048_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42512 | assign zext_ln1039_236_fu_34054_p1 = icmp_ln1039_272_fu_34048_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42514:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_273_fu_34058_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42514 | assign zext_ln1039_237_fu_34064_p1 = icmp_ln1039_273_fu_34058_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42516:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_274_fu_34068_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42516 | assign zext_ln1039_238_fu_34074_p1 = icmp_ln1039_274_fu_34068_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42518:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_275_fu_34078_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42518 | assign zext_ln1039_239_fu_34084_p1 = icmp_ln1039_275_fu_34078_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42520:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_25_fu_29420_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42520 | assign zext_ln1039_23_fu_29426_p1 = icmp_ln1039_25_fu_29420_p2;
[2025-10-21 18:08:54,656]       |                                   ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42522:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_276_fu_34088_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42522 | assign zext_ln1039_240_fu_34094_p1 = icmp_ln1039_276_fu_34088_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,656] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42524:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_277_fu_34098_p2' generates 1 bits.
[2025-10-21 18:08:54,656] 42524 | assign zext_ln1039_241_fu_34104_p1 = icmp_ln1039_277_fu_34098_p2;
[2025-10-21 18:08:54,656]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42526:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_278_fu_34108_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42526 | assign zext_ln1039_242_fu_34114_p1 = icmp_ln1039_278_fu_34108_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42528:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_279_fu_34118_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42528 | assign zext_ln1039_243_fu_34124_p1 = icmp_ln1039_279_fu_34118_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42530:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_280_fu_34128_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42530 | assign zext_ln1039_244_fu_34134_p1 = icmp_ln1039_280_fu_34128_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42532:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_281_fu_34138_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42532 | assign zext_ln1039_245_fu_34144_p1 = icmp_ln1039_281_fu_34138_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42534:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_282_fu_34148_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42534 | assign zext_ln1039_246_fu_34154_p1 = icmp_ln1039_282_fu_34148_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42536:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_285_fu_34302_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42536 | assign zext_ln1039_247_fu_34308_p1 = icmp_ln1039_285_fu_34302_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42538:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_286_fu_34312_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42538 | assign zext_ln1039_248_fu_34318_p1 = icmp_ln1039_286_fu_34312_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42540:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_287_fu_34322_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42540 | assign zext_ln1039_249_fu_34328_p1 = icmp_ln1039_287_fu_34322_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42542:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_26_fu_29430_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42542 | assign zext_ln1039_24_fu_29436_p1 = icmp_ln1039_26_fu_29430_p2;
[2025-10-21 18:08:54,657]       |                                   ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42544:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_288_fu_34332_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42544 | assign zext_ln1039_250_fu_34338_p1 = icmp_ln1039_288_fu_34332_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42546:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_289_fu_34342_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42546 | assign zext_ln1039_251_fu_34348_p1 = icmp_ln1039_289_fu_34342_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42548:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_290_fu_34352_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42548 | assign zext_ln1039_252_fu_34358_p1 = icmp_ln1039_290_fu_34352_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42550:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_291_fu_34362_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42550 | assign zext_ln1039_253_fu_34368_p1 = icmp_ln1039_291_fu_34362_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42552:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_292_fu_34372_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42552 | assign zext_ln1039_254_fu_34378_p1 = icmp_ln1039_292_fu_34372_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42554:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_293_fu_34382_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42554 | assign zext_ln1039_255_fu_34388_p1 = icmp_ln1039_293_fu_34382_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42556:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_294_fu_34392_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42556 | assign zext_ln1039_256_fu_34398_p1 = icmp_ln1039_294_fu_34392_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42558:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_295_fu_34402_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42558 | assign zext_ln1039_257_fu_34408_p1 = icmp_ln1039_295_fu_34402_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42560:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_296_fu_34412_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42560 | assign zext_ln1039_258_fu_34418_p1 = icmp_ln1039_296_fu_34412_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42562:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_297_fu_34422_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42562 | assign zext_ln1039_259_fu_34428_p1 = icmp_ln1039_297_fu_34422_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42564:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_27_fu_29440_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42564 | assign zext_ln1039_25_fu_29446_p1 = icmp_ln1039_27_fu_29440_p2;
[2025-10-21 18:08:54,657]       |                                   ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42566:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_300_fu_34576_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42566 | assign zext_ln1039_260_fu_34582_p1 = icmp_ln1039_300_fu_34576_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42568:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_301_fu_34586_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42568 | assign zext_ln1039_261_fu_34592_p1 = icmp_ln1039_301_fu_34586_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42570:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_302_fu_34596_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42570 | assign zext_ln1039_262_fu_34602_p1 = icmp_ln1039_302_fu_34596_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42572:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_303_fu_34606_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42572 | assign zext_ln1039_263_fu_34612_p1 = icmp_ln1039_303_fu_34606_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42574:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_304_fu_34616_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42574 | assign zext_ln1039_264_fu_34622_p1 = icmp_ln1039_304_fu_34616_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42576:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_305_fu_34626_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42576 | assign zext_ln1039_265_fu_34632_p1 = icmp_ln1039_305_fu_34626_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42578:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_306_fu_34636_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42578 | assign zext_ln1039_266_fu_34642_p1 = icmp_ln1039_306_fu_34636_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42580:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_307_fu_34646_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42580 | assign zext_ln1039_267_fu_34652_p1 = icmp_ln1039_307_fu_34646_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42582:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_308_fu_34656_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42582 | assign zext_ln1039_268_fu_34662_p1 = icmp_ln1039_308_fu_34656_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42584:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_309_fu_34666_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42584 | assign zext_ln1039_269_fu_34672_p1 = icmp_ln1039_309_fu_34666_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42586:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_30_fu_29594_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42586 | assign zext_ln1039_26_fu_29600_p1 = icmp_ln1039_30_fu_29594_p2;
[2025-10-21 18:08:54,657]       |                                   ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42588:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_310_fu_34676_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42588 | assign zext_ln1039_270_fu_34682_p1 = icmp_ln1039_310_fu_34676_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42590:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_311_fu_34686_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42590 | assign zext_ln1039_271_fu_34692_p1 = icmp_ln1039_311_fu_34686_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42592:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_312_fu_34696_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42592 | assign zext_ln1039_272_fu_34702_p1 = icmp_ln1039_312_fu_34696_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42594:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_315_fu_34850_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42594 | assign zext_ln1039_273_fu_34856_p1 = icmp_ln1039_315_fu_34850_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42596:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_316_fu_34860_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42596 | assign zext_ln1039_274_fu_34866_p1 = icmp_ln1039_316_fu_34860_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42598:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_317_fu_34870_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42598 | assign zext_ln1039_275_fu_34876_p1 = icmp_ln1039_317_fu_34870_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42600:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_318_fu_34880_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42600 | assign zext_ln1039_276_fu_34886_p1 = icmp_ln1039_318_fu_34880_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42602:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_319_fu_34890_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42602 | assign zext_ln1039_277_fu_34896_p1 = icmp_ln1039_319_fu_34890_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42604:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_320_fu_34900_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42604 | assign zext_ln1039_278_fu_34906_p1 = icmp_ln1039_320_fu_34900_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42606:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_321_fu_34910_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42606 | assign zext_ln1039_279_fu_34916_p1 = icmp_ln1039_321_fu_34910_p2;
[2025-10-21 18:08:54,657]       |                                    ^
[2025-10-21 18:08:54,657] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42608:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_31_fu_29604_p2' generates 1 bits.
[2025-10-21 18:08:54,657] 42608 | assign zext_ln1039_27_fu_29610_p1 = icmp_ln1039_31_fu_29604_p2;
[2025-10-21 18:08:54,657]       |                                   ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42610:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_322_fu_34920_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42610 | assign zext_ln1039_280_fu_34926_p1 = icmp_ln1039_322_fu_34920_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42612:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_323_fu_34930_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42612 | assign zext_ln1039_281_fu_34936_p1 = icmp_ln1039_323_fu_34930_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42614:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_324_fu_34940_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42614 | assign zext_ln1039_282_fu_34946_p1 = icmp_ln1039_324_fu_34940_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42616:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_325_fu_34950_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42616 | assign zext_ln1039_283_fu_34956_p1 = icmp_ln1039_325_fu_34950_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42618:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_326_fu_34960_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42618 | assign zext_ln1039_284_fu_34966_p1 = icmp_ln1039_326_fu_34960_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42620:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_327_fu_34970_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42620 | assign zext_ln1039_285_fu_34976_p1 = icmp_ln1039_327_fu_34970_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42622:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_330_fu_35124_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42622 | assign zext_ln1039_286_fu_35130_p1 = icmp_ln1039_330_fu_35124_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42624:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_331_fu_35134_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42624 | assign zext_ln1039_287_fu_35140_p1 = icmp_ln1039_331_fu_35134_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42626:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_332_fu_35144_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42626 | assign zext_ln1039_288_fu_35150_p1 = icmp_ln1039_332_fu_35144_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42628:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_333_fu_35154_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42628 | assign zext_ln1039_289_fu_35160_p1 = icmp_ln1039_333_fu_35154_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42630:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_32_fu_29614_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42630 | assign zext_ln1039_28_fu_29620_p1 = icmp_ln1039_32_fu_29614_p2;
[2025-10-21 18:08:54,658]       |                                   ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42632:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_334_fu_35164_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42632 | assign zext_ln1039_290_fu_35170_p1 = icmp_ln1039_334_fu_35164_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42634:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_335_fu_35174_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42634 | assign zext_ln1039_291_fu_35180_p1 = icmp_ln1039_335_fu_35174_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42636:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_336_fu_35184_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42636 | assign zext_ln1039_292_fu_35190_p1 = icmp_ln1039_336_fu_35184_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42638:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_337_fu_35194_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42638 | assign zext_ln1039_293_fu_35200_p1 = icmp_ln1039_337_fu_35194_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42640:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_338_fu_35204_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42640 | assign zext_ln1039_294_fu_35210_p1 = icmp_ln1039_338_fu_35204_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42642:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_339_fu_35214_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42642 | assign zext_ln1039_295_fu_35220_p1 = icmp_ln1039_339_fu_35214_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42644:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_340_fu_35224_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42644 | assign zext_ln1039_296_fu_35230_p1 = icmp_ln1039_340_fu_35224_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42646:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_341_fu_35234_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42646 | assign zext_ln1039_297_fu_35240_p1 = icmp_ln1039_341_fu_35234_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42648:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_342_fu_35244_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42648 | assign zext_ln1039_298_fu_35250_p1 = icmp_ln1039_342_fu_35244_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42650:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_345_fu_35398_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42650 | assign zext_ln1039_299_fu_35404_p1 = icmp_ln1039_345_fu_35398_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42652:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_33_fu_29624_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42652 | assign zext_ln1039_29_fu_29630_p1 = icmp_ln1039_33_fu_29624_p2;
[2025-10-21 18:08:54,658]       |                                   ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42654:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_2_fu_29066_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42654 | assign zext_ln1039_2_fu_29072_p1 = icmp_ln1039_2_fu_29066_p2;
[2025-10-21 18:08:54,658]       |                                  ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42656:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_346_fu_35408_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42656 | assign zext_ln1039_300_fu_35414_p1 = icmp_ln1039_346_fu_35408_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42658:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_347_fu_35418_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42658 | assign zext_ln1039_301_fu_35424_p1 = icmp_ln1039_347_fu_35418_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42660:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_348_fu_35428_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42660 | assign zext_ln1039_302_fu_35434_p1 = icmp_ln1039_348_fu_35428_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42662:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_349_fu_35438_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42662 | assign zext_ln1039_303_fu_35444_p1 = icmp_ln1039_349_fu_35438_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42664:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_350_fu_35448_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42664 | assign zext_ln1039_304_fu_35454_p1 = icmp_ln1039_350_fu_35448_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42666:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_351_fu_35458_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42666 | assign zext_ln1039_305_fu_35464_p1 = icmp_ln1039_351_fu_35458_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42668:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_352_fu_35468_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42668 | assign zext_ln1039_306_fu_35474_p1 = icmp_ln1039_352_fu_35468_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42670:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_353_fu_35478_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42670 | assign zext_ln1039_307_fu_35484_p1 = icmp_ln1039_353_fu_35478_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42672:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_354_fu_35488_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42672 | assign zext_ln1039_308_fu_35494_p1 = icmp_ln1039_354_fu_35488_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42674:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_355_fu_35498_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42674 | assign zext_ln1039_309_fu_35504_p1 = icmp_ln1039_355_fu_35498_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42676:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_34_fu_29634_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42676 | assign zext_ln1039_30_fu_29640_p1 = icmp_ln1039_34_fu_29634_p2;
[2025-10-21 18:08:54,658]       |                                   ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42678:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_356_fu_35508_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42678 | assign zext_ln1039_310_fu_35514_p1 = icmp_ln1039_356_fu_35508_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42680:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_357_fu_35518_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42680 | assign zext_ln1039_311_fu_35524_p1 = icmp_ln1039_357_fu_35518_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42682:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_360_fu_35672_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42682 | assign zext_ln1039_312_fu_35678_p1 = icmp_ln1039_360_fu_35672_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42684:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_361_fu_35682_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42684 | assign zext_ln1039_313_fu_35688_p1 = icmp_ln1039_361_fu_35682_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42686:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_362_fu_35692_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42686 | assign zext_ln1039_314_fu_35698_p1 = icmp_ln1039_362_fu_35692_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42688:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_363_fu_35702_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42688 | assign zext_ln1039_315_fu_35708_p1 = icmp_ln1039_363_fu_35702_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42690:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_364_fu_35712_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42690 | assign zext_ln1039_316_fu_35718_p1 = icmp_ln1039_364_fu_35712_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,658] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42692:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_365_fu_35722_p2' generates 1 bits.
[2025-10-21 18:08:54,658] 42692 | assign zext_ln1039_317_fu_35728_p1 = icmp_ln1039_365_fu_35722_p2;
[2025-10-21 18:08:54,658]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42694:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_366_fu_35732_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42694 | assign zext_ln1039_318_fu_35738_p1 = icmp_ln1039_366_fu_35732_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42696:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_367_fu_35742_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42696 | assign zext_ln1039_319_fu_35748_p1 = icmp_ln1039_367_fu_35742_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42698:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_35_fu_29644_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42698 | assign zext_ln1039_31_fu_29650_p1 = icmp_ln1039_35_fu_29644_p2;
[2025-10-21 18:08:54,659]       |                                   ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42700:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_368_fu_35752_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42700 | assign zext_ln1039_320_fu_35758_p1 = icmp_ln1039_368_fu_35752_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42702:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_369_fu_35762_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42702 | assign zext_ln1039_321_fu_35768_p1 = icmp_ln1039_369_fu_35762_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42704:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_370_fu_35772_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42704 | assign zext_ln1039_322_fu_35778_p1 = icmp_ln1039_370_fu_35772_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42706:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_371_fu_35782_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42706 | assign zext_ln1039_323_fu_35788_p1 = icmp_ln1039_371_fu_35782_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42708:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_372_fu_35792_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42708 | assign zext_ln1039_324_fu_35798_p1 = icmp_ln1039_372_fu_35792_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42710:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_375_fu_35946_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42710 | assign zext_ln1039_325_fu_35952_p1 = icmp_ln1039_375_fu_35946_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42712:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_376_fu_35956_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42712 | assign zext_ln1039_326_fu_35962_p1 = icmp_ln1039_376_fu_35956_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42714:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_377_fu_35966_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42714 | assign zext_ln1039_327_fu_35972_p1 = icmp_ln1039_377_fu_35966_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42716:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_382_fu_35986_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42716 | assign zext_ln1039_328_fu_35992_p1 = icmp_ln1039_382_fu_35986_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42718:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_379_fu_35996_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42718 | assign zext_ln1039_329_fu_36002_p1 = icmp_ln1039_379_fu_35996_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42720:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_36_fu_29654_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42720 | assign zext_ln1039_32_fu_29660_p1 = icmp_ln1039_36_fu_29654_p2;
[2025-10-21 18:08:54,659]       |                                   ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42722:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_380_fu_36006_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42722 | assign zext_ln1039_330_fu_36012_p1 = icmp_ln1039_380_fu_36006_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42724:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_381_fu_36016_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42724 | assign zext_ln1039_331_fu_36022_p1 = icmp_ln1039_381_fu_36016_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42726:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_389_fu_36036_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42726 | assign zext_ln1039_332_fu_36042_p1 = icmp_ln1039_389_fu_36036_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42728:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_383_fu_36046_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42728 | assign zext_ln1039_333_fu_36052_p1 = icmp_ln1039_383_fu_36046_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42730:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_384_fu_36056_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42730 | assign zext_ln1039_334_fu_36062_p1 = icmp_ln1039_384_fu_36056_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42732:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_385_fu_36066_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42732 | assign zext_ln1039_335_fu_36072_p1 = icmp_ln1039_385_fu_36066_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42734:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_386_fu_36076_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42734 | assign zext_ln1039_336_fu_36082_p1 = icmp_ln1039_386_fu_36076_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42736:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_387_fu_36086_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42736 | assign zext_ln1039_337_fu_36092_p1 = icmp_ln1039_387_fu_36086_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42738:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_390_fu_36240_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42738 | assign zext_ln1039_338_fu_36246_p1 = icmp_ln1039_390_fu_36240_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42740:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_391_fu_36250_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42740 | assign zext_ln1039_339_fu_36256_p1 = icmp_ln1039_391_fu_36250_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42742:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_37_fu_29664_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42742 | assign zext_ln1039_33_fu_29670_p1 = icmp_ln1039_37_fu_29664_p2;
[2025-10-21 18:08:54,659]       |                                   ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42744:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_392_fu_36260_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42744 | assign zext_ln1039_340_fu_36266_p1 = icmp_ln1039_392_fu_36260_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42746:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_393_fu_36270_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42746 | assign zext_ln1039_341_fu_36276_p1 = icmp_ln1039_393_fu_36270_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42748:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_394_fu_36280_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42748 | assign zext_ln1039_342_fu_36286_p1 = icmp_ln1039_394_fu_36280_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42750:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_395_fu_36290_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42750 | assign zext_ln1039_343_fu_36296_p1 = icmp_ln1039_395_fu_36290_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42752:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_396_fu_36300_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42752 | assign zext_ln1039_344_fu_36306_p1 = icmp_ln1039_396_fu_36300_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42754:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_397_fu_36310_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42754 | assign zext_ln1039_345_fu_36316_p1 = icmp_ln1039_397_fu_36310_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42756:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_398_fu_36320_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42756 | assign zext_ln1039_346_fu_36326_p1 = icmp_ln1039_398_fu_36320_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42758:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_399_fu_36330_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42758 | assign zext_ln1039_347_fu_36336_p1 = icmp_ln1039_399_fu_36330_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42760:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_400_fu_36340_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42760 | assign zext_ln1039_348_fu_36346_p1 = icmp_ln1039_400_fu_36340_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42762:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_401_fu_36350_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42762 | assign zext_ln1039_349_fu_36356_p1 = icmp_ln1039_401_fu_36350_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42764:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_38_fu_29674_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42764 | assign zext_ln1039_34_fu_29680_p1 = icmp_ln1039_38_fu_29674_p2;
[2025-10-21 18:08:54,659]       |                                   ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42766:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_402_fu_36360_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42766 | assign zext_ln1039_350_fu_36366_p1 = icmp_ln1039_402_fu_36360_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42768:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_405_fu_36514_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42768 | assign zext_ln1039_351_fu_36520_p1 = icmp_ln1039_405_fu_36514_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42770:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_406_fu_36524_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42770 | assign zext_ln1039_352_fu_36530_p1 = icmp_ln1039_406_fu_36524_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42772:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_419_fu_36544_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42772 | assign zext_ln1039_353_fu_36550_p1 = icmp_ln1039_419_fu_36544_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42774:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_408_fu_36554_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42774 | assign zext_ln1039_354_fu_36560_p1 = icmp_ln1039_408_fu_36554_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42776:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_409_fu_36564_p2' generates 1 bits.
[2025-10-21 18:08:54,659] 42776 | assign zext_ln1039_355_fu_36570_p1 = icmp_ln1039_409_fu_36564_p2;
[2025-10-21 18:08:54,659]       |                                    ^
[2025-10-21 18:08:54,659] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42778:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_410_fu_36574_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42778 | assign zext_ln1039_356_fu_36580_p1 = icmp_ln1039_410_fu_36574_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42780:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_411_fu_36584_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42780 | assign zext_ln1039_357_fu_36590_p1 = icmp_ln1039_411_fu_36584_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42782:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_412_fu_36594_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42782 | assign zext_ln1039_358_fu_36600_p1 = icmp_ln1039_412_fu_36594_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42784:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_413_fu_36604_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42784 | assign zext_ln1039_359_fu_36610_p1 = icmp_ln1039_413_fu_36604_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42786:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_39_fu_29684_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42786 | assign zext_ln1039_35_fu_29690_p1 = icmp_ln1039_39_fu_29684_p2;
[2025-10-21 18:08:54,660]       |                                   ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42788:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_414_fu_36614_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42788 | assign zext_ln1039_360_fu_36620_p1 = icmp_ln1039_414_fu_36614_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42790:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_415_fu_36624_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42790 | assign zext_ln1039_361_fu_36630_p1 = icmp_ln1039_415_fu_36624_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42792:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_416_fu_36634_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42792 | assign zext_ln1039_362_fu_36640_p1 = icmp_ln1039_416_fu_36634_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42794:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_417_fu_36644_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42794 | assign zext_ln1039_363_fu_36650_p1 = icmp_ln1039_417_fu_36644_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42796:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_420_fu_36798_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42796 | assign zext_ln1039_364_fu_36804_p1 = icmp_ln1039_420_fu_36798_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42798:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_421_fu_36808_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42798 | assign zext_ln1039_365_fu_36814_p1 = icmp_ln1039_421_fu_36808_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42800:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_422_fu_36818_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42800 | assign zext_ln1039_366_fu_36824_p1 = icmp_ln1039_422_fu_36818_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42802:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_423_fu_36828_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42802 | assign zext_ln1039_367_fu_36834_p1 = icmp_ln1039_423_fu_36828_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42804:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_424_fu_36838_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42804 | assign zext_ln1039_368_fu_36844_p1 = icmp_ln1039_424_fu_36838_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42806:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_425_fu_36848_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42806 | assign zext_ln1039_369_fu_36854_p1 = icmp_ln1039_425_fu_36848_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42808:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_40_fu_29694_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42808 | assign zext_ln1039_36_fu_29700_p1 = icmp_ln1039_40_fu_29694_p2;
[2025-10-21 18:08:54,660]       |                                   ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42810:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_426_fu_36858_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42810 | assign zext_ln1039_370_fu_36864_p1 = icmp_ln1039_426_fu_36858_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42812:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_427_fu_36868_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42812 | assign zext_ln1039_371_fu_36874_p1 = icmp_ln1039_427_fu_36868_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42814:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_428_fu_36878_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42814 | assign zext_ln1039_372_fu_36884_p1 = icmp_ln1039_428_fu_36878_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42816:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_429_fu_36888_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42816 | assign zext_ln1039_373_fu_36894_p1 = icmp_ln1039_429_fu_36888_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42818:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_430_fu_36898_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42818 | assign zext_ln1039_374_fu_36904_p1 = icmp_ln1039_430_fu_36898_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42820:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_431_fu_36908_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42820 | assign zext_ln1039_375_fu_36914_p1 = icmp_ln1039_431_fu_36908_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42822:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_432_fu_36918_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42822 | assign zext_ln1039_376_fu_36924_p1 = icmp_ln1039_432_fu_36918_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42824:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_435_fu_37072_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42824 | assign zext_ln1039_377_fu_37078_p1 = icmp_ln1039_435_fu_37072_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42826:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_436_fu_37082_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42826 | assign zext_ln1039_378_fu_37088_p1 = icmp_ln1039_436_fu_37082_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42828:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_437_fu_37092_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42828 | assign zext_ln1039_379_fu_37098_p1 = icmp_ln1039_437_fu_37092_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42830:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_41_fu_29704_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42830 | assign zext_ln1039_37_fu_29710_p1 = icmp_ln1039_41_fu_29704_p2;
[2025-10-21 18:08:54,660]       |                                   ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42832:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_438_fu_37102_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42832 | assign zext_ln1039_380_fu_37108_p1 = icmp_ln1039_438_fu_37102_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42834:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_439_fu_37112_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42834 | assign zext_ln1039_381_fu_37118_p1 = icmp_ln1039_439_fu_37112_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42836:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_440_fu_37122_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42836 | assign zext_ln1039_382_fu_37128_p1 = icmp_ln1039_440_fu_37122_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42838:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_441_fu_37132_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42838 | assign zext_ln1039_383_fu_37138_p1 = icmp_ln1039_441_fu_37132_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42840:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_442_fu_37142_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42840 | assign zext_ln1039_384_fu_37148_p1 = icmp_ln1039_442_fu_37142_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42842:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_443_fu_37152_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42842 | assign zext_ln1039_385_fu_37158_p1 = icmp_ln1039_443_fu_37152_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42844:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_444_fu_37162_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42844 | assign zext_ln1039_386_fu_37168_p1 = icmp_ln1039_444_fu_37162_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42846:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_445_fu_37172_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42846 | assign zext_ln1039_387_fu_37178_p1 = icmp_ln1039_445_fu_37172_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42848:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_446_fu_37182_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42848 | assign zext_ln1039_388_fu_37188_p1 = icmp_ln1039_446_fu_37182_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42850:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_447_fu_37192_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42850 | assign zext_ln1039_389_fu_37198_p1 = icmp_ln1039_447_fu_37192_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42852:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_42_fu_29714_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42852 | assign zext_ln1039_38_fu_29720_p1 = icmp_ln1039_42_fu_29714_p2;
[2025-10-21 18:08:54,660]       |                                   ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42854:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_450_fu_37356_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42854 | assign zext_ln1039_390_fu_37362_p1 = icmp_ln1039_450_fu_37356_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42856:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_451_fu_37366_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42856 | assign zext_ln1039_391_fu_37372_p1 = icmp_ln1039_451_fu_37366_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42858:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_452_fu_37376_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42858 | assign zext_ln1039_392_fu_37382_p1 = icmp_ln1039_452_fu_37376_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42860:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_453_fu_37386_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42860 | assign zext_ln1039_393_fu_37392_p1 = icmp_ln1039_453_fu_37386_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,660] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42862:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_454_fu_37396_p2' generates 1 bits.
[2025-10-21 18:08:54,660] 42862 | assign zext_ln1039_394_fu_37402_p1 = icmp_ln1039_454_fu_37396_p2;
[2025-10-21 18:08:54,660]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42864:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_455_fu_37406_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42864 | assign zext_ln1039_395_fu_37412_p1 = icmp_ln1039_455_fu_37406_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42866:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_456_fu_37416_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42866 | assign zext_ln1039_396_fu_37422_p1 = icmp_ln1039_456_fu_37416_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42868:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_457_fu_37426_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42868 | assign zext_ln1039_397_fu_37432_p1 = icmp_ln1039_457_fu_37426_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42870:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_458_fu_37436_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42870 | assign zext_ln1039_398_fu_37442_p1 = icmp_ln1039_458_fu_37436_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42872:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_459_fu_37446_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42872 | assign zext_ln1039_399_fu_37452_p1 = icmp_ln1039_459_fu_37446_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42874:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_45_fu_29878_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42874 | assign zext_ln1039_39_fu_29884_p1 = icmp_ln1039_45_fu_29878_p2;
[2025-10-21 18:08:54,661]       |                                   ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42876:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_3_fu_29076_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42876 | assign zext_ln1039_3_fu_29082_p1 = icmp_ln1039_3_fu_29076_p2;
[2025-10-21 18:08:54,661]       |                                  ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42878:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_460_fu_37456_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42878 | assign zext_ln1039_400_fu_37462_p1 = icmp_ln1039_460_fu_37456_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42880:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_461_fu_37466_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42880 | assign zext_ln1039_401_fu_37472_p1 = icmp_ln1039_461_fu_37466_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42882:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_462_fu_37476_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42882 | assign zext_ln1039_402_fu_37482_p1 = icmp_ln1039_462_fu_37476_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42884:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_465_fu_37630_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42884 | assign zext_ln1039_403_fu_37636_p1 = icmp_ln1039_465_fu_37630_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42886:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_466_fu_37640_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42886 | assign zext_ln1039_404_fu_37646_p1 = icmp_ln1039_466_fu_37640_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42888:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_467_fu_37650_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42888 | assign zext_ln1039_405_fu_37656_p1 = icmp_ln1039_467_fu_37650_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42890:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_468_fu_37660_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42890 | assign zext_ln1039_406_fu_37666_p1 = icmp_ln1039_468_fu_37660_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42892:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_469_fu_37670_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42892 | assign zext_ln1039_407_fu_37676_p1 = icmp_ln1039_469_fu_37670_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42894:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_470_fu_37680_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42894 | assign zext_ln1039_408_fu_37686_p1 = icmp_ln1039_470_fu_37680_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42896:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_471_fu_37690_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42896 | assign zext_ln1039_409_fu_37696_p1 = icmp_ln1039_471_fu_37690_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42898:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_46_fu_29888_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42898 | assign zext_ln1039_40_fu_29894_p1 = icmp_ln1039_46_fu_29888_p2;
[2025-10-21 18:08:54,661]       |                                   ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42900:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_472_fu_37700_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42900 | assign zext_ln1039_410_fu_37706_p1 = icmp_ln1039_472_fu_37700_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42902:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_473_fu_37710_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42902 | assign zext_ln1039_411_fu_37716_p1 = icmp_ln1039_473_fu_37710_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42904:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_474_fu_37720_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42904 | assign zext_ln1039_412_fu_37726_p1 = icmp_ln1039_474_fu_37720_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42906:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_475_fu_37730_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42906 | assign zext_ln1039_413_fu_37736_p1 = icmp_ln1039_475_fu_37730_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42908:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_476_fu_37740_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42908 | assign zext_ln1039_414_fu_37746_p1 = icmp_ln1039_476_fu_37740_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42910:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_477_fu_37750_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42910 | assign zext_ln1039_415_fu_37756_p1 = icmp_ln1039_477_fu_37750_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42912:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_480_fu_37904_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42912 | assign zext_ln1039_416_fu_37910_p1 = icmp_ln1039_480_fu_37904_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42914:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_481_fu_37914_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42914 | assign zext_ln1039_417_fu_37920_p1 = icmp_ln1039_481_fu_37914_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42916:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_482_fu_37924_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42916 | assign zext_ln1039_418_fu_37930_p1 = icmp_ln1039_482_fu_37924_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42918:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_483_fu_37934_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42918 | assign zext_ln1039_419_fu_37940_p1 = icmp_ln1039_483_fu_37934_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42920:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_47_fu_29898_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42920 | assign zext_ln1039_41_fu_29904_p1 = icmp_ln1039_47_fu_29898_p2;
[2025-10-21 18:08:54,661]       |                                   ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42922:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_484_fu_37944_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42922 | assign zext_ln1039_420_fu_37950_p1 = icmp_ln1039_484_fu_37944_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42924:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_485_fu_37954_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42924 | assign zext_ln1039_421_fu_37960_p1 = icmp_ln1039_485_fu_37954_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42926:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_486_fu_37964_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42926 | assign zext_ln1039_422_fu_37970_p1 = icmp_ln1039_486_fu_37964_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42928:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_487_fu_37974_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42928 | assign zext_ln1039_423_fu_37980_p1 = icmp_ln1039_487_fu_37974_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42930:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_488_fu_37984_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42930 | assign zext_ln1039_424_fu_37990_p1 = icmp_ln1039_488_fu_37984_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42932:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_489_fu_37994_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42932 | assign zext_ln1039_425_fu_38000_p1 = icmp_ln1039_489_fu_37994_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42934:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_490_fu_38004_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42934 | assign zext_ln1039_426_fu_38010_p1 = icmp_ln1039_490_fu_38004_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42936:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_491_fu_38014_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42936 | assign zext_ln1039_427_fu_38020_p1 = icmp_ln1039_491_fu_38014_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42938:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_492_fu_38024_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42938 | assign zext_ln1039_428_fu_38030_p1 = icmp_ln1039_492_fu_38024_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42940:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_495_fu_38178_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42940 | assign zext_ln1039_429_fu_38184_p1 = icmp_ln1039_495_fu_38178_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42942:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_48_fu_29908_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42942 | assign zext_ln1039_42_fu_29914_p1 = icmp_ln1039_48_fu_29908_p2;
[2025-10-21 18:08:54,661]       |                                   ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42944:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_496_fu_38188_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42944 | assign zext_ln1039_430_fu_38194_p1 = icmp_ln1039_496_fu_38188_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,661] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42946:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_497_fu_38198_p2' generates 1 bits.
[2025-10-21 18:08:54,661] 42946 | assign zext_ln1039_431_fu_38204_p1 = icmp_ln1039_497_fu_38198_p2;
[2025-10-21 18:08:54,661]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42948:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_498_fu_38208_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42948 | assign zext_ln1039_432_fu_38214_p1 = icmp_ln1039_498_fu_38208_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42950:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_499_fu_38218_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42950 | assign zext_ln1039_433_fu_38224_p1 = icmp_ln1039_499_fu_38218_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42952:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_500_fu_38228_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42952 | assign zext_ln1039_434_fu_38234_p1 = icmp_ln1039_500_fu_38228_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42954:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_501_fu_38238_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42954 | assign zext_ln1039_435_fu_38244_p1 = icmp_ln1039_501_fu_38238_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42956:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_502_fu_38248_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42956 | assign zext_ln1039_436_fu_38254_p1 = icmp_ln1039_502_fu_38248_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42958:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_503_fu_38258_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42958 | assign zext_ln1039_437_fu_38264_p1 = icmp_ln1039_503_fu_38258_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42960:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_504_fu_38268_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42960 | assign zext_ln1039_438_fu_38274_p1 = icmp_ln1039_504_fu_38268_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42962:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_505_fu_38278_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42962 | assign zext_ln1039_439_fu_38284_p1 = icmp_ln1039_505_fu_38278_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42964:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_49_fu_29918_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42964 | assign zext_ln1039_43_fu_29924_p1 = icmp_ln1039_49_fu_29918_p2;
[2025-10-21 18:08:54,662]       |                                   ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42966:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_506_fu_38288_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42966 | assign zext_ln1039_440_fu_38294_p1 = icmp_ln1039_506_fu_38288_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42968:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_507_fu_38298_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42968 | assign zext_ln1039_441_fu_38304_p1 = icmp_ln1039_507_fu_38298_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42970:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_510_fu_38452_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42970 | assign zext_ln1039_442_fu_38458_p1 = icmp_ln1039_510_fu_38452_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42972:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_511_fu_38462_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42972 | assign zext_ln1039_443_fu_38468_p1 = icmp_ln1039_511_fu_38462_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42974:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_512_fu_38472_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42974 | assign zext_ln1039_444_fu_38478_p1 = icmp_ln1039_512_fu_38472_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42976:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_513_fu_38482_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42976 | assign zext_ln1039_445_fu_38488_p1 = icmp_ln1039_513_fu_38482_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42978:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_514_fu_38492_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42978 | assign zext_ln1039_446_fu_38498_p1 = icmp_ln1039_514_fu_38492_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42980:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_515_fu_38502_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42980 | assign zext_ln1039_447_fu_38508_p1 = icmp_ln1039_515_fu_38502_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42982:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_516_fu_38512_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42982 | assign zext_ln1039_448_fu_38518_p1 = icmp_ln1039_516_fu_38512_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42984:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_517_fu_38522_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42984 | assign zext_ln1039_449_fu_38528_p1 = icmp_ln1039_517_fu_38522_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42986:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_50_fu_29928_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42986 | assign zext_ln1039_44_fu_29934_p1 = icmp_ln1039_50_fu_29928_p2;
[2025-10-21 18:08:54,662]       |                                   ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42988:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_518_fu_38532_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42988 | assign zext_ln1039_450_fu_38538_p1 = icmp_ln1039_518_fu_38532_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42990:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_519_fu_38542_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42990 | assign zext_ln1039_451_fu_38548_p1 = icmp_ln1039_519_fu_38542_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42992:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_520_fu_38552_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42992 | assign zext_ln1039_452_fu_38558_p1 = icmp_ln1039_520_fu_38552_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42994:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_521_fu_38562_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42994 | assign zext_ln1039_453_fu_38568_p1 = icmp_ln1039_521_fu_38562_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42996:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_522_fu_38572_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42996 | assign zext_ln1039_454_fu_38578_p1 = icmp_ln1039_522_fu_38572_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:42998:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_525_fu_38726_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 42998 | assign zext_ln1039_455_fu_38732_p1 = icmp_ln1039_525_fu_38726_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43000:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_527_fu_38746_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 43000 | assign zext_ln1039_456_fu_38752_p1 = icmp_ln1039_527_fu_38746_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43002:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_539_fu_38766_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 43002 | assign zext_ln1039_457_fu_38772_p1 = icmp_ln1039_539_fu_38766_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43004:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_528_fu_38776_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 43004 | assign zext_ln1039_458_fu_38782_p1 = icmp_ln1039_528_fu_38776_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43006:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_529_fu_38786_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 43006 | assign zext_ln1039_459_fu_38792_p1 = icmp_ln1039_529_fu_38786_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43008:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_51_fu_29938_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 43008 | assign zext_ln1039_45_fu_29944_p1 = icmp_ln1039_51_fu_29938_p2;
[2025-10-21 18:08:54,662]       |                                   ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43010:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_530_fu_38796_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 43010 | assign zext_ln1039_460_fu_38802_p1 = icmp_ln1039_530_fu_38796_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43012:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_531_fu_38806_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 43012 | assign zext_ln1039_461_fu_38812_p1 = icmp_ln1039_531_fu_38806_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43014:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_532_fu_38816_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 43014 | assign zext_ln1039_462_fu_38822_p1 = icmp_ln1039_532_fu_38816_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43016:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_533_fu_38826_p2' generates 1 bits.
[2025-10-21 18:08:54,662] 43016 | assign zext_ln1039_463_fu_38832_p1 = icmp_ln1039_533_fu_38826_p2;
[2025-10-21 18:08:54,662]       |                                    ^
[2025-10-21 18:08:54,662] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43018:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_534_fu_38836_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43018 | assign zext_ln1039_464_fu_38842_p1 = icmp_ln1039_534_fu_38836_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43020:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_535_fu_38846_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43020 | assign zext_ln1039_465_fu_38852_p1 = icmp_ln1039_535_fu_38846_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43022:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_536_fu_38856_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43022 | assign zext_ln1039_466_fu_38862_p1 = icmp_ln1039_536_fu_38856_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43024:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_537_fu_38866_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43024 | assign zext_ln1039_467_fu_38872_p1 = icmp_ln1039_537_fu_38866_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43026:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_540_fu_39020_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43026 | assign zext_ln1039_468_fu_39026_p1 = icmp_ln1039_540_fu_39020_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43028:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_541_fu_39030_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43028 | assign zext_ln1039_469_fu_39036_p1 = icmp_ln1039_541_fu_39030_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43030:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_52_fu_29948_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43030 | assign zext_ln1039_46_fu_29954_p1 = icmp_ln1039_52_fu_29948_p2;
[2025-10-21 18:08:54,663]       |                                   ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43032:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_542_fu_39040_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43032 | assign zext_ln1039_470_fu_39046_p1 = icmp_ln1039_542_fu_39040_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43034:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_543_fu_39050_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43034 | assign zext_ln1039_471_fu_39056_p1 = icmp_ln1039_543_fu_39050_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43036:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_544_fu_39060_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43036 | assign zext_ln1039_472_fu_39066_p1 = icmp_ln1039_544_fu_39060_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43038:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_545_fu_39070_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43038 | assign zext_ln1039_473_fu_39076_p1 = icmp_ln1039_545_fu_39070_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43040:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_546_fu_39080_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43040 | assign zext_ln1039_474_fu_39086_p1 = icmp_ln1039_546_fu_39080_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43042:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_547_fu_39090_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43042 | assign zext_ln1039_475_fu_39096_p1 = icmp_ln1039_547_fu_39090_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43044:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_548_fu_39100_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43044 | assign zext_ln1039_476_fu_39106_p1 = icmp_ln1039_548_fu_39100_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43046:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_549_fu_39110_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43046 | assign zext_ln1039_477_fu_39116_p1 = icmp_ln1039_549_fu_39110_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43048:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_550_fu_39120_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43048 | assign zext_ln1039_478_fu_39126_p1 = icmp_ln1039_550_fu_39120_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43050:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_551_fu_39130_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43050 | assign zext_ln1039_479_fu_39136_p1 = icmp_ln1039_551_fu_39130_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43052:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_53_fu_29958_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43052 | assign zext_ln1039_47_fu_29964_p1 = icmp_ln1039_53_fu_29958_p2;
[2025-10-21 18:08:54,663]       |                                   ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43054:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_554_fu_39150_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43054 | assign zext_ln1039_480_fu_39156_p1 = icmp_ln1039_554_fu_39150_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43056:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_555_fu_39304_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43056 | assign zext_ln1039_481_fu_39310_p1 = icmp_ln1039_555_fu_39304_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43058:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_556_fu_39314_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43058 | assign zext_ln1039_482_fu_39320_p1 = icmp_ln1039_556_fu_39314_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43060:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_557_fu_39324_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43060 | assign zext_ln1039_483_fu_39330_p1 = icmp_ln1039_557_fu_39324_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43062:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_558_fu_39334_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43062 | assign zext_ln1039_484_fu_39340_p1 = icmp_ln1039_558_fu_39334_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43064:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_559_fu_39344_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43064 | assign zext_ln1039_485_fu_39350_p1 = icmp_ln1039_559_fu_39344_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43066:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_560_fu_39354_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43066 | assign zext_ln1039_486_fu_39360_p1 = icmp_ln1039_560_fu_39354_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43068:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_561_fu_39364_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43068 | assign zext_ln1039_487_fu_39370_p1 = icmp_ln1039_561_fu_39364_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43070:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_562_fu_39374_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43070 | assign zext_ln1039_488_fu_39380_p1 = icmp_ln1039_562_fu_39374_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43072:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_563_fu_39384_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43072 | assign zext_ln1039_489_fu_39390_p1 = icmp_ln1039_563_fu_39384_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43074:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_54_fu_29968_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43074 | assign zext_ln1039_48_fu_29974_p1 = icmp_ln1039_54_fu_29968_p2;
[2025-10-21 18:08:54,663]       |                                   ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43076:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_564_fu_39394_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43076 | assign zext_ln1039_490_fu_39400_p1 = icmp_ln1039_564_fu_39394_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43078:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_565_fu_39404_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43078 | assign zext_ln1039_491_fu_39410_p1 = icmp_ln1039_565_fu_39404_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43080:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_566_fu_39414_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43080 | assign zext_ln1039_492_fu_39420_p1 = icmp_ln1039_566_fu_39414_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43082:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_567_fu_39424_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43082 | assign zext_ln1039_493_fu_39430_p1 = icmp_ln1039_567_fu_39424_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43084:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_570_fu_39578_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43084 | assign zext_ln1039_494_fu_39584_p1 = icmp_ln1039_570_fu_39578_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43086:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_571_fu_39588_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43086 | assign zext_ln1039_495_fu_39594_p1 = icmp_ln1039_571_fu_39588_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43088:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_572_fu_39598_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43088 | assign zext_ln1039_496_fu_39604_p1 = icmp_ln1039_572_fu_39598_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43090:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_573_fu_39608_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43090 | assign zext_ln1039_497_fu_39614_p1 = icmp_ln1039_573_fu_39608_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43092:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_574_fu_39618_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43092 | assign zext_ln1039_498_fu_39624_p1 = icmp_ln1039_574_fu_39618_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43094:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_575_fu_39628_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43094 | assign zext_ln1039_499_fu_39634_p1 = icmp_ln1039_575_fu_39628_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43096:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_55_fu_29978_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43096 | assign zext_ln1039_49_fu_29984_p1 = icmp_ln1039_55_fu_29978_p2;
[2025-10-21 18:08:54,663]       |                                   ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_4_fu_29086_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43098 | assign zext_ln1039_4_fu_29092_p1 = icmp_ln1039_4_fu_29086_p2;
[2025-10-21 18:08:54,663]       |                                  ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43100:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_576_fu_39638_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43100 | assign zext_ln1039_500_fu_39644_p1 = icmp_ln1039_576_fu_39638_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43102:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_577_fu_39648_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43102 | assign zext_ln1039_501_fu_39654_p1 = icmp_ln1039_577_fu_39648_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43104:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_578_fu_39658_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43104 | assign zext_ln1039_502_fu_39664_p1 = icmp_ln1039_578_fu_39658_p2;
[2025-10-21 18:08:54,663]       |                                    ^
[2025-10-21 18:08:54,663] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43106:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_579_fu_39668_p2' generates 1 bits.
[2025-10-21 18:08:54,663] 43106 | assign zext_ln1039_503_fu_39674_p1 = icmp_ln1039_579_fu_39668_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43108:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_580_fu_39678_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43108 | assign zext_ln1039_504_fu_39684_p1 = icmp_ln1039_580_fu_39678_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43110:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_581_fu_39688_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43110 | assign zext_ln1039_505_fu_39694_p1 = icmp_ln1039_581_fu_39688_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43112:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_582_fu_39698_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43112 | assign zext_ln1039_506_fu_39704_p1 = icmp_ln1039_582_fu_39698_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43114:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_585_fu_39852_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43114 | assign zext_ln1039_507_fu_39858_p1 = icmp_ln1039_585_fu_39852_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43116:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_586_fu_39862_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43116 | assign zext_ln1039_508_fu_39868_p1 = icmp_ln1039_586_fu_39862_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43118:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_587_fu_39872_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43118 | assign zext_ln1039_509_fu_39878_p1 = icmp_ln1039_587_fu_39872_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43120:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_56_fu_29988_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43120 | assign zext_ln1039_50_fu_29994_p1 = icmp_ln1039_56_fu_29988_p2;
[2025-10-21 18:08:54,664]       |                                   ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43122:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_588_fu_39882_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43122 | assign zext_ln1039_510_fu_39888_p1 = icmp_ln1039_588_fu_39882_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43124:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_589_fu_39892_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43124 | assign zext_ln1039_511_fu_39898_p1 = icmp_ln1039_589_fu_39892_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43126:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_590_fu_39902_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43126 | assign zext_ln1039_512_fu_39908_p1 = icmp_ln1039_590_fu_39902_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43128:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_591_fu_39912_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43128 | assign zext_ln1039_513_fu_39918_p1 = icmp_ln1039_591_fu_39912_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43130:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_599_fu_39932_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43130 | assign zext_ln1039_514_fu_39938_p1 = icmp_ln1039_599_fu_39932_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43132:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_593_fu_39942_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43132 | assign zext_ln1039_515_fu_39948_p1 = icmp_ln1039_593_fu_39942_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43134:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_594_fu_39952_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43134 | assign zext_ln1039_516_fu_39958_p1 = icmp_ln1039_594_fu_39952_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43136:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_595_fu_39962_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43136 | assign zext_ln1039_517_fu_39968_p1 = icmp_ln1039_595_fu_39962_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43138:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_596_fu_39972_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43138 | assign zext_ln1039_518_fu_39978_p1 = icmp_ln1039_596_fu_39972_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43140:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_597_fu_39982_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43140 | assign zext_ln1039_519_fu_39988_p1 = icmp_ln1039_597_fu_39982_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43142:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_57_fu_29998_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43142 | assign zext_ln1039_51_fu_30004_p1 = icmp_ln1039_57_fu_29998_p2;
[2025-10-21 18:08:54,664]       |                                   ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43144:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_600_fu_40136_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43144 | assign zext_ln1039_520_fu_40142_p1 = icmp_ln1039_600_fu_40136_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43146:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_601_fu_40146_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43146 | assign zext_ln1039_521_fu_40152_p1 = icmp_ln1039_601_fu_40146_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43148:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_602_fu_40156_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43148 | assign zext_ln1039_522_fu_40162_p1 = icmp_ln1039_602_fu_40156_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43150:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_603_fu_40166_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43150 | assign zext_ln1039_523_fu_40172_p1 = icmp_ln1039_603_fu_40166_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43152:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_604_fu_40176_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43152 | assign zext_ln1039_524_fu_40182_p1 = icmp_ln1039_604_fu_40176_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43154:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_605_fu_40186_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43154 | assign zext_ln1039_525_fu_40192_p1 = icmp_ln1039_605_fu_40186_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43156:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_606_fu_40196_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43156 | assign zext_ln1039_526_fu_40202_p1 = icmp_ln1039_606_fu_40196_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43158:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_607_fu_40206_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43158 | assign zext_ln1039_527_fu_40212_p1 = icmp_ln1039_607_fu_40206_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43160:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_608_fu_40216_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43160 | assign zext_ln1039_528_fu_40222_p1 = icmp_ln1039_608_fu_40216_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43162:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_609_fu_40226_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43162 | assign zext_ln1039_529_fu_40232_p1 = icmp_ln1039_609_fu_40226_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43164:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_60_fu_30152_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43164 | assign zext_ln1039_52_fu_30158_p1 = icmp_ln1039_60_fu_30152_p2;
[2025-10-21 18:08:54,664]       |                                   ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43166:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_610_fu_40236_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43166 | assign zext_ln1039_530_fu_40242_p1 = icmp_ln1039_610_fu_40236_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43168:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_611_fu_40246_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43168 | assign zext_ln1039_531_fu_40252_p1 = icmp_ln1039_611_fu_40246_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43170:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_612_fu_40256_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43170 | assign zext_ln1039_532_fu_40262_p1 = icmp_ln1039_612_fu_40256_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43172:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_615_fu_40410_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43172 | assign zext_ln1039_533_fu_40416_p1 = icmp_ln1039_615_fu_40410_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43174:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_616_fu_40420_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43174 | assign zext_ln1039_534_fu_40426_p1 = icmp_ln1039_616_fu_40420_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43176:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_617_fu_40430_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43176 | assign zext_ln1039_535_fu_40436_p1 = icmp_ln1039_617_fu_40430_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43178:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_618_fu_40440_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43178 | assign zext_ln1039_536_fu_40446_p1 = icmp_ln1039_618_fu_40440_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43180:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_619_fu_40450_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43180 | assign zext_ln1039_537_fu_40456_p1 = icmp_ln1039_619_fu_40450_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43182:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_620_fu_40460_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43182 | assign zext_ln1039_538_fu_40466_p1 = icmp_ln1039_620_fu_40460_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43184:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_621_fu_40470_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43184 | assign zext_ln1039_539_fu_40476_p1 = icmp_ln1039_621_fu_40470_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43186:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_61_fu_30162_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43186 | assign zext_ln1039_53_fu_30168_p1 = icmp_ln1039_61_fu_30162_p2;
[2025-10-21 18:08:54,664]       |                                   ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43188:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_622_fu_40480_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43188 | assign zext_ln1039_540_fu_40486_p1 = icmp_ln1039_622_fu_40480_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43190:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_623_fu_40490_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43190 | assign zext_ln1039_541_fu_40496_p1 = icmp_ln1039_623_fu_40490_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43192:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_624_fu_40500_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43192 | assign zext_ln1039_542_fu_40506_p1 = icmp_ln1039_624_fu_40500_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43194:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_625_fu_40510_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43194 | assign zext_ln1039_543_fu_40516_p1 = icmp_ln1039_625_fu_40510_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,664] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43196:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_626_fu_40520_p2' generates 1 bits.
[2025-10-21 18:08:54,664] 43196 | assign zext_ln1039_544_fu_40526_p1 = icmp_ln1039_626_fu_40520_p2;
[2025-10-21 18:08:54,664]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43198:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_627_fu_40530_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43198 | assign zext_ln1039_545_fu_40536_p1 = icmp_ln1039_627_fu_40530_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43200:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_630_fu_40684_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43200 | assign zext_ln1039_546_fu_40690_p1 = icmp_ln1039_630_fu_40684_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43202:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_631_fu_40694_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43202 | assign zext_ln1039_547_fu_40700_p1 = icmp_ln1039_631_fu_40694_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43204:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_632_fu_40704_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43204 | assign zext_ln1039_548_fu_40710_p1 = icmp_ln1039_632_fu_40704_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43206:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_633_fu_40714_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43206 | assign zext_ln1039_549_fu_40720_p1 = icmp_ln1039_633_fu_40714_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43208:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_62_fu_30172_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43208 | assign zext_ln1039_54_fu_30178_p1 = icmp_ln1039_62_fu_30172_p2;
[2025-10-21 18:08:54,665]       |                                   ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43210:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_634_fu_40724_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43210 | assign zext_ln1039_550_fu_40730_p1 = icmp_ln1039_634_fu_40724_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43212:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_635_fu_40734_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43212 | assign zext_ln1039_551_fu_40740_p1 = icmp_ln1039_635_fu_40734_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43214:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_636_fu_40744_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43214 | assign zext_ln1039_552_fu_40750_p1 = icmp_ln1039_636_fu_40744_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43216:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_637_fu_40754_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43216 | assign zext_ln1039_553_fu_40760_p1 = icmp_ln1039_637_fu_40754_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43218:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_638_fu_40764_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43218 | assign zext_ln1039_554_fu_40770_p1 = icmp_ln1039_638_fu_40764_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43220:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_639_fu_40774_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43220 | assign zext_ln1039_555_fu_40780_p1 = icmp_ln1039_639_fu_40774_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43222:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_640_fu_40784_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43222 | assign zext_ln1039_556_fu_40790_p1 = icmp_ln1039_640_fu_40784_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43224:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_641_fu_40794_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43224 | assign zext_ln1039_557_fu_40800_p1 = icmp_ln1039_641_fu_40794_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43226:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_642_fu_40804_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43226 | assign zext_ln1039_558_fu_40810_p1 = icmp_ln1039_642_fu_40804_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43228:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_645_fu_40958_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43228 | assign zext_ln1039_559_fu_40964_p1 = icmp_ln1039_645_fu_40958_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43230:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_63_fu_30182_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43230 | assign zext_ln1039_55_fu_30188_p1 = icmp_ln1039_63_fu_30182_p2;
[2025-10-21 18:08:54,665]       |                                   ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43232:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_646_fu_40968_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43232 | assign zext_ln1039_560_fu_40974_p1 = icmp_ln1039_646_fu_40968_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43234:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_647_fu_40978_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43234 | assign zext_ln1039_561_fu_40984_p1 = icmp_ln1039_647_fu_40978_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43236:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_648_fu_40988_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43236 | assign zext_ln1039_562_fu_40994_p1 = icmp_ln1039_648_fu_40988_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43238:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_649_fu_40998_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43238 | assign zext_ln1039_563_fu_41004_p1 = icmp_ln1039_649_fu_40998_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43240:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_650_fu_41008_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43240 | assign zext_ln1039_564_fu_41014_p1 = icmp_ln1039_650_fu_41008_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43242:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_651_fu_41018_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43242 | assign zext_ln1039_565_fu_41024_p1 = icmp_ln1039_651_fu_41018_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43244:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_652_fu_41028_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43244 | assign zext_ln1039_566_fu_41034_p1 = icmp_ln1039_652_fu_41028_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43246:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_653_fu_41038_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43246 | assign zext_ln1039_567_fu_41044_p1 = icmp_ln1039_653_fu_41038_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43248:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_654_fu_41048_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43248 | assign zext_ln1039_568_fu_41054_p1 = icmp_ln1039_654_fu_41048_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43250:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_659_fu_41068_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43250 | assign zext_ln1039_569_fu_41074_p1 = icmp_ln1039_659_fu_41068_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43252:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_64_fu_30192_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43252 | assign zext_ln1039_56_fu_30198_p1 = icmp_ln1039_64_fu_30192_p2;
[2025-10-21 18:08:54,665]       |                                   ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43254:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_656_fu_41078_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43254 | assign zext_ln1039_570_fu_41084_p1 = icmp_ln1039_656_fu_41078_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43256:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_657_fu_41088_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43256 | assign zext_ln1039_571_fu_41094_p1 = icmp_ln1039_657_fu_41088_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43258:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_660_fu_41242_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43258 | assign zext_ln1039_572_fu_41248_p1 = icmp_ln1039_660_fu_41242_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43260:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_661_fu_41252_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43260 | assign zext_ln1039_573_fu_41258_p1 = icmp_ln1039_661_fu_41252_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43262:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_662_fu_41262_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43262 | assign zext_ln1039_574_fu_41268_p1 = icmp_ln1039_662_fu_41262_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43264:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_663_fu_41272_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43264 | assign zext_ln1039_575_fu_41278_p1 = icmp_ln1039_663_fu_41272_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43266:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_664_fu_41282_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43266 | assign zext_ln1039_576_fu_41288_p1 = icmp_ln1039_664_fu_41282_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43268:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_665_fu_41292_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43268 | assign zext_ln1039_577_fu_41298_p1 = icmp_ln1039_665_fu_41292_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43270:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_666_fu_41302_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43270 | assign zext_ln1039_578_fu_41308_p1 = icmp_ln1039_666_fu_41302_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43272:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_667_fu_41312_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43272 | assign zext_ln1039_579_fu_41318_p1 = icmp_ln1039_667_fu_41312_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43274:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_65_fu_30202_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43274 | assign zext_ln1039_57_fu_30208_p1 = icmp_ln1039_65_fu_30202_p2;
[2025-10-21 18:08:54,665]       |                                   ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43276:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_668_fu_41322_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43276 | assign zext_ln1039_580_fu_41328_p1 = icmp_ln1039_668_fu_41322_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43278:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_669_fu_41332_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43278 | assign zext_ln1039_581_fu_41338_p1 = icmp_ln1039_669_fu_41332_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43280:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_670_fu_41342_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43280 | assign zext_ln1039_582_fu_41348_p1 = icmp_ln1039_670_fu_41342_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43282:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_671_fu_41352_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43282 | assign zext_ln1039_583_fu_41358_p1 = icmp_ln1039_671_fu_41352_p2;
[2025-10-21 18:08:54,665]       |                                    ^
[2025-10-21 18:08:54,665] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43284:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_674_fu_41372_p2' generates 1 bits.
[2025-10-21 18:08:54,665] 43284 | assign zext_ln1039_584_fu_41378_p1 = icmp_ln1039_674_fu_41372_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43286:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_675_fu_41526_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43286 | assign zext_ln1039_585_fu_41532_p1 = icmp_ln1039_675_fu_41526_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43288:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_676_fu_41536_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43288 | assign zext_ln1039_586_fu_41542_p1 = icmp_ln1039_676_fu_41536_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43290:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_677_fu_41546_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43290 | assign zext_ln1039_587_fu_41552_p1 = icmp_ln1039_677_fu_41546_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43292:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_678_fu_41556_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43292 | assign zext_ln1039_588_fu_41562_p1 = icmp_ln1039_678_fu_41556_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43294:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_679_fu_41566_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43294 | assign zext_ln1039_589_fu_41572_p1 = icmp_ln1039_679_fu_41566_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43296:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_66_fu_30212_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43296 | assign zext_ln1039_58_fu_30218_p1 = icmp_ln1039_66_fu_30212_p2;
[2025-10-21 18:08:54,666]       |                                   ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43298:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_680_fu_41576_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43298 | assign zext_ln1039_590_fu_41582_p1 = icmp_ln1039_680_fu_41576_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43300:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_689_fu_41596_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43300 | assign zext_ln1039_591_fu_41602_p1 = icmp_ln1039_689_fu_41596_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43302:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_682_fu_41606_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43302 | assign zext_ln1039_592_fu_41612_p1 = icmp_ln1039_682_fu_41606_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43304:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_683_fu_41616_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43304 | assign zext_ln1039_593_fu_41622_p1 = icmp_ln1039_683_fu_41616_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43306:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_684_fu_41626_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43306 | assign zext_ln1039_594_fu_41632_p1 = icmp_ln1039_684_fu_41626_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43308:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_685_fu_41636_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43308 | assign zext_ln1039_595_fu_41642_p1 = icmp_ln1039_685_fu_41636_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43310:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_686_fu_41646_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43310 | assign zext_ln1039_596_fu_41652_p1 = icmp_ln1039_686_fu_41646_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43312:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_687_fu_41656_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43312 | assign zext_ln1039_597_fu_41662_p1 = icmp_ln1039_687_fu_41656_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43314:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_690_fu_41810_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43314 | assign zext_ln1039_598_fu_41816_p1 = icmp_ln1039_690_fu_41810_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43316:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_691_fu_41820_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43316 | assign zext_ln1039_599_fu_41826_p1 = icmp_ln1039_691_fu_41820_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43318:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_67_fu_30222_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43318 | assign zext_ln1039_59_fu_30228_p1 = icmp_ln1039_67_fu_30222_p2;
[2025-10-21 18:08:54,666]       |                                   ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43320:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_5_fu_29096_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43320 | assign zext_ln1039_5_fu_29102_p1 = icmp_ln1039_5_fu_29096_p2;
[2025-10-21 18:08:54,666]       |                                  ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43322:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_692_fu_41830_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43322 | assign zext_ln1039_600_fu_41836_p1 = icmp_ln1039_692_fu_41830_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43324:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_693_fu_41840_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43324 | assign zext_ln1039_601_fu_41846_p1 = icmp_ln1039_693_fu_41840_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43326:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_694_fu_41850_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43326 | assign zext_ln1039_602_fu_41856_p1 = icmp_ln1039_694_fu_41850_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43328:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_695_fu_41860_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43328 | assign zext_ln1039_603_fu_41866_p1 = icmp_ln1039_695_fu_41860_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43330:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_696_fu_41870_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43330 | assign zext_ln1039_604_fu_41876_p1 = icmp_ln1039_696_fu_41870_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43332:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_697_fu_41880_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43332 | assign zext_ln1039_605_fu_41886_p1 = icmp_ln1039_697_fu_41880_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43334:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_698_fu_41890_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43334 | assign zext_ln1039_606_fu_41896_p1 = icmp_ln1039_698_fu_41890_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43336:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_699_fu_41900_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43336 | assign zext_ln1039_607_fu_41906_p1 = icmp_ln1039_699_fu_41900_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43338:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_700_fu_41910_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43338 | assign zext_ln1039_608_fu_41916_p1 = icmp_ln1039_700_fu_41910_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43340:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_701_fu_41920_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43340 | assign zext_ln1039_609_fu_41926_p1 = icmp_ln1039_701_fu_41920_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43342:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_68_fu_30232_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43342 | assign zext_ln1039_60_fu_30238_p1 = icmp_ln1039_68_fu_30232_p2;
[2025-10-21 18:08:54,666]       |                                   ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43344:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_702_fu_41930_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43344 | assign zext_ln1039_610_fu_41936_p1 = icmp_ln1039_702_fu_41930_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43346:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_705_fu_42084_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43346 | assign zext_ln1039_611_fu_42090_p1 = icmp_ln1039_705_fu_42084_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43348:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_706_fu_42094_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43348 | assign zext_ln1039_612_fu_42100_p1 = icmp_ln1039_706_fu_42094_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43350:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_707_fu_42104_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43350 | assign zext_ln1039_613_fu_42110_p1 = icmp_ln1039_707_fu_42104_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43352:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_708_fu_42114_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43352 | assign zext_ln1039_614_fu_42120_p1 = icmp_ln1039_708_fu_42114_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43354:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_709_fu_42124_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43354 | assign zext_ln1039_615_fu_42130_p1 = icmp_ln1039_709_fu_42124_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43356:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_710_fu_42134_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43356 | assign zext_ln1039_616_fu_42140_p1 = icmp_ln1039_710_fu_42134_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43358:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_711_fu_42144_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43358 | assign zext_ln1039_617_fu_42150_p1 = icmp_ln1039_711_fu_42144_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43360:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_712_fu_42154_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43360 | assign zext_ln1039_618_fu_42160_p1 = icmp_ln1039_712_fu_42154_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43362:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_713_fu_42164_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43362 | assign zext_ln1039_619_fu_42170_p1 = icmp_ln1039_713_fu_42164_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43364:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_69_fu_30242_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43364 | assign zext_ln1039_61_fu_30248_p1 = icmp_ln1039_69_fu_30242_p2;
[2025-10-21 18:08:54,666]       |                                   ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43366:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_714_fu_42174_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43366 | assign zext_ln1039_620_fu_42180_p1 = icmp_ln1039_714_fu_42174_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43368:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_715_fu_42184_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43368 | assign zext_ln1039_621_fu_42190_p1 = icmp_ln1039_715_fu_42184_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43370:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_716_fu_42194_p2' generates 1 bits.
[2025-10-21 18:08:54,666] 43370 | assign zext_ln1039_622_fu_42200_p1 = icmp_ln1039_716_fu_42194_p2;
[2025-10-21 18:08:54,666]       |                                    ^
[2025-10-21 18:08:54,666] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43372:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_717_fu_42204_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43372 | assign zext_ln1039_623_fu_42210_p1 = icmp_ln1039_717_fu_42204_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43374:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_720_fu_42358_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43374 | assign zext_ln1039_624_fu_42364_p1 = icmp_ln1039_720_fu_42358_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43376:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_721_fu_42368_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43376 | assign zext_ln1039_625_fu_42374_p1 = icmp_ln1039_721_fu_42368_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43378:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_722_fu_42378_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43378 | assign zext_ln1039_626_fu_42384_p1 = icmp_ln1039_722_fu_42378_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43380:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_723_fu_42388_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43380 | assign zext_ln1039_627_fu_42394_p1 = icmp_ln1039_723_fu_42388_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43382:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_724_fu_42398_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43382 | assign zext_ln1039_628_fu_42404_p1 = icmp_ln1039_724_fu_42398_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43384:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_725_fu_42408_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43384 | assign zext_ln1039_629_fu_42414_p1 = icmp_ln1039_725_fu_42408_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43386:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_70_fu_30252_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43386 | assign zext_ln1039_62_fu_30258_p1 = icmp_ln1039_70_fu_30252_p2;
[2025-10-21 18:08:54,667]       |                                   ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43388:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_726_fu_42418_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43388 | assign zext_ln1039_630_fu_42424_p1 = icmp_ln1039_726_fu_42418_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43390:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_727_fu_42428_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43390 | assign zext_ln1039_631_fu_42434_p1 = icmp_ln1039_727_fu_42428_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43392:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_728_fu_42438_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43392 | assign zext_ln1039_632_fu_42444_p1 = icmp_ln1039_728_fu_42438_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43394:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_729_fu_42448_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43394 | assign zext_ln1039_633_fu_42454_p1 = icmp_ln1039_729_fu_42448_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43396:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_730_fu_42458_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43396 | assign zext_ln1039_634_fu_42464_p1 = icmp_ln1039_730_fu_42458_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43398:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_731_fu_42468_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43398 | assign zext_ln1039_635_fu_42474_p1 = icmp_ln1039_731_fu_42468_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43400:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_732_fu_42478_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43400 | assign zext_ln1039_636_fu_42484_p1 = icmp_ln1039_732_fu_42478_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43402:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_735_fu_42632_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43402 | assign zext_ln1039_637_fu_42638_p1 = icmp_ln1039_735_fu_42632_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43404:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_736_fu_42642_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43404 | assign zext_ln1039_638_fu_42648_p1 = icmp_ln1039_736_fu_42642_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43406:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_737_fu_42652_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43406 | assign zext_ln1039_639_fu_42658_p1 = icmp_ln1039_737_fu_42652_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43408:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_71_fu_30262_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43408 | assign zext_ln1039_63_fu_30268_p1 = icmp_ln1039_71_fu_30262_p2;
[2025-10-21 18:08:54,667]       |                                   ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43410:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_738_fu_42662_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43410 | assign zext_ln1039_640_fu_42668_p1 = icmp_ln1039_738_fu_42662_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43412:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_739_fu_42672_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43412 | assign zext_ln1039_641_fu_42678_p1 = icmp_ln1039_739_fu_42672_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43414:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_740_fu_42682_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43414 | assign zext_ln1039_642_fu_42688_p1 = icmp_ln1039_740_fu_42682_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43416:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_741_fu_42692_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43416 | assign zext_ln1039_643_fu_42698_p1 = icmp_ln1039_741_fu_42692_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43418:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_742_fu_42702_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43418 | assign zext_ln1039_644_fu_42708_p1 = icmp_ln1039_742_fu_42702_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43420:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_743_fu_42712_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43420 | assign zext_ln1039_645_fu_42718_p1 = icmp_ln1039_743_fu_42712_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43422:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_744_fu_42722_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43422 | assign zext_ln1039_646_fu_42728_p1 = icmp_ln1039_744_fu_42722_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43424:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_745_fu_42732_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43424 | assign zext_ln1039_647_fu_42738_p1 = icmp_ln1039_745_fu_42732_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43426:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_746_fu_42742_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43426 | assign zext_ln1039_648_fu_42748_p1 = icmp_ln1039_746_fu_42742_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43428:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_747_fu_42752_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43428 | assign zext_ln1039_649_fu_42758_p1 = icmp_ln1039_747_fu_42752_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43430:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_72_fu_30272_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43430 | assign zext_ln1039_64_fu_30278_p1 = icmp_ln1039_72_fu_30272_p2;
[2025-10-21 18:08:54,667]       |                                   ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43432:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_750_fu_42906_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43432 | assign zext_ln1039_650_fu_42912_p1 = icmp_ln1039_750_fu_42906_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43434:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_751_fu_42916_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43434 | assign zext_ln1039_651_fu_42922_p1 = icmp_ln1039_751_fu_42916_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43436:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_752_fu_42926_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43436 | assign zext_ln1039_652_fu_42932_p1 = icmp_ln1039_752_fu_42926_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43438:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_753_fu_42936_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43438 | assign zext_ln1039_653_fu_42942_p1 = icmp_ln1039_753_fu_42936_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43440:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_754_fu_42946_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43440 | assign zext_ln1039_654_fu_42952_p1 = icmp_ln1039_754_fu_42946_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43442:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_755_fu_42956_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43442 | assign zext_ln1039_655_fu_42962_p1 = icmp_ln1039_755_fu_42956_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43444:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_756_fu_42966_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43444 | assign zext_ln1039_656_fu_42972_p1 = icmp_ln1039_756_fu_42966_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43446:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_757_fu_42976_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43446 | assign zext_ln1039_657_fu_42982_p1 = icmp_ln1039_757_fu_42976_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43448:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_758_fu_42986_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43448 | assign zext_ln1039_658_fu_42992_p1 = icmp_ln1039_758_fu_42986_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43450:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_759_fu_42996_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43450 | assign zext_ln1039_659_fu_43002_p1 = icmp_ln1039_759_fu_42996_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43452:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_75_fu_30426_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43452 | assign zext_ln1039_65_fu_30432_p1 = icmp_ln1039_75_fu_30426_p2;
[2025-10-21 18:08:54,667]       |                                   ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43454:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_760_fu_43006_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43454 | assign zext_ln1039_660_fu_43012_p1 = icmp_ln1039_760_fu_43006_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43456:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_761_fu_43016_p2' generates 1 bits.
[2025-10-21 18:08:54,667] 43456 | assign zext_ln1039_661_fu_43022_p1 = icmp_ln1039_761_fu_43016_p2;
[2025-10-21 18:08:54,667]       |                                    ^
[2025-10-21 18:08:54,667] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43458:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_762_fu_43026_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43458 | assign zext_ln1039_662_fu_43032_p1 = icmp_ln1039_762_fu_43026_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43460:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_765_fu_43180_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43460 | assign zext_ln1039_663_fu_43186_p1 = icmp_ln1039_765_fu_43180_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43462:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_766_fu_43190_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43462 | assign zext_ln1039_664_fu_43196_p1 = icmp_ln1039_766_fu_43190_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43464:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_767_fu_43200_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43464 | assign zext_ln1039_665_fu_43206_p1 = icmp_ln1039_767_fu_43200_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43466:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_768_fu_43210_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43466 | assign zext_ln1039_666_fu_43216_p1 = icmp_ln1039_768_fu_43210_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43468:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_769_fu_43220_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43468 | assign zext_ln1039_667_fu_43226_p1 = icmp_ln1039_769_fu_43220_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43470:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_770_fu_43230_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43470 | assign zext_ln1039_668_fu_43236_p1 = icmp_ln1039_770_fu_43230_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43472:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_771_fu_43240_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43472 | assign zext_ln1039_669_fu_43246_p1 = icmp_ln1039_771_fu_43240_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43474:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_76_fu_30436_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43474 | assign zext_ln1039_66_fu_30442_p1 = icmp_ln1039_76_fu_30436_p2;
[2025-10-21 18:08:54,668]       |                                   ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43476:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_772_fu_43250_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43476 | assign zext_ln1039_670_fu_43256_p1 = icmp_ln1039_772_fu_43250_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43478:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_773_fu_43260_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43478 | assign zext_ln1039_671_fu_43266_p1 = icmp_ln1039_773_fu_43260_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43480:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_774_fu_43270_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43480 | assign zext_ln1039_672_fu_43276_p1 = icmp_ln1039_774_fu_43270_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43482:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_775_fu_43280_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43482 | assign zext_ln1039_673_fu_43286_p1 = icmp_ln1039_775_fu_43280_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43484:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_776_fu_43290_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43484 | assign zext_ln1039_674_fu_43296_p1 = icmp_ln1039_776_fu_43290_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43486:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_777_fu_43300_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43486 | assign zext_ln1039_675_fu_43306_p1 = icmp_ln1039_777_fu_43300_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43488:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_780_fu_43454_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43488 | assign zext_ln1039_676_fu_43460_p1 = icmp_ln1039_780_fu_43454_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43490:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_781_fu_43464_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43490 | assign zext_ln1039_677_fu_43470_p1 = icmp_ln1039_781_fu_43464_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43492:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_782_fu_43474_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43492 | assign zext_ln1039_678_fu_43480_p1 = icmp_ln1039_782_fu_43474_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43494:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_783_fu_43484_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43494 | assign zext_ln1039_679_fu_43490_p1 = icmp_ln1039_783_fu_43484_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43496:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_77_fu_30446_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43496 | assign zext_ln1039_67_fu_30452_p1 = icmp_ln1039_77_fu_30446_p2;
[2025-10-21 18:08:54,668]       |                                   ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43498:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_794_fu_43504_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43498 | assign zext_ln1039_680_fu_43510_p1 = icmp_ln1039_794_fu_43504_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43500:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_785_fu_43514_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43500 | assign zext_ln1039_681_fu_43520_p1 = icmp_ln1039_785_fu_43514_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43502:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_786_fu_43524_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43502 | assign zext_ln1039_682_fu_43530_p1 = icmp_ln1039_786_fu_43524_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43504:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_787_fu_43534_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43504 | assign zext_ln1039_683_fu_43540_p1 = icmp_ln1039_787_fu_43534_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43506:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_788_fu_43544_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43506 | assign zext_ln1039_684_fu_43550_p1 = icmp_ln1039_788_fu_43544_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43508:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_789_fu_43554_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43508 | assign zext_ln1039_685_fu_43560_p1 = icmp_ln1039_789_fu_43554_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43510:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_790_fu_43564_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43510 | assign zext_ln1039_686_fu_43570_p1 = icmp_ln1039_790_fu_43564_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43512:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_791_fu_43574_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43512 | assign zext_ln1039_687_fu_43580_p1 = icmp_ln1039_791_fu_43574_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43514:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_792_fu_43584_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43514 | assign zext_ln1039_688_fu_43590_p1 = icmp_ln1039_792_fu_43584_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43516:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_795_fu_43738_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43516 | assign zext_ln1039_689_fu_43744_p1 = icmp_ln1039_795_fu_43738_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43518:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_78_fu_30456_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43518 | assign zext_ln1039_68_fu_30462_p1 = icmp_ln1039_78_fu_30456_p2;
[2025-10-21 18:08:54,668]       |                                   ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43520:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_796_fu_43748_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43520 | assign zext_ln1039_690_fu_43754_p1 = icmp_ln1039_796_fu_43748_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43522:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_797_fu_43758_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43522 | assign zext_ln1039_691_fu_43764_p1 = icmp_ln1039_797_fu_43758_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43524:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_798_fu_43768_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43524 | assign zext_ln1039_692_fu_43774_p1 = icmp_ln1039_798_fu_43768_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43526:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_799_fu_43778_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43526 | assign zext_ln1039_693_fu_43784_p1 = icmp_ln1039_799_fu_43778_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43528:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_800_fu_43788_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43528 | assign zext_ln1039_694_fu_43794_p1 = icmp_ln1039_800_fu_43788_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43530:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_801_fu_43798_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43530 | assign zext_ln1039_695_fu_43804_p1 = icmp_ln1039_801_fu_43798_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43532:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_802_fu_43808_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43532 | assign zext_ln1039_696_fu_43814_p1 = icmp_ln1039_802_fu_43808_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43534:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_803_fu_43818_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43534 | assign zext_ln1039_697_fu_43824_p1 = icmp_ln1039_803_fu_43818_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43536:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_804_fu_43828_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43536 | assign zext_ln1039_698_fu_43834_p1 = icmp_ln1039_804_fu_43828_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,668] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43538:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_805_fu_43838_p2' generates 1 bits.
[2025-10-21 18:08:54,668] 43538 | assign zext_ln1039_699_fu_43844_p1 = icmp_ln1039_805_fu_43838_p2;
[2025-10-21 18:08:54,668]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43540:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_79_fu_30466_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43540 | assign zext_ln1039_69_fu_30472_p1 = icmp_ln1039_79_fu_30466_p2;
[2025-10-21 18:08:54,669]       |                                   ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43542:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_6_fu_29106_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43542 | assign zext_ln1039_6_fu_29112_p1 = icmp_ln1039_6_fu_29106_p2;
[2025-10-21 18:08:54,669]       |                                  ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43544:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_806_fu_43848_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43544 | assign zext_ln1039_700_fu_43854_p1 = icmp_ln1039_806_fu_43848_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43546:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_807_fu_43858_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43546 | assign zext_ln1039_701_fu_43864_p1 = icmp_ln1039_807_fu_43858_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43548:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_810_fu_44012_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43548 | assign zext_ln1039_702_fu_44018_p1 = icmp_ln1039_810_fu_44012_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43550:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_811_fu_44022_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43550 | assign zext_ln1039_703_fu_44028_p1 = icmp_ln1039_811_fu_44022_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43552:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_812_fu_44032_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43552 | assign zext_ln1039_704_fu_44038_p1 = icmp_ln1039_812_fu_44032_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43554:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_813_fu_44042_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43554 | assign zext_ln1039_705_fu_44048_p1 = icmp_ln1039_813_fu_44042_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43556:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_814_fu_44052_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43556 | assign zext_ln1039_706_fu_44058_p1 = icmp_ln1039_814_fu_44052_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43558:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_815_fu_44062_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43558 | assign zext_ln1039_707_fu_44068_p1 = icmp_ln1039_815_fu_44062_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43560:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_816_fu_44072_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43560 | assign zext_ln1039_708_fu_44078_p1 = icmp_ln1039_816_fu_44072_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43562:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_817_fu_44082_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43562 | assign zext_ln1039_709_fu_44088_p1 = icmp_ln1039_817_fu_44082_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43564:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_89_fu_30486_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43564 | assign zext_ln1039_70_fu_30492_p1 = icmp_ln1039_89_fu_30486_p2;
[2025-10-21 18:08:54,669]       |                                   ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43566:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_818_fu_44092_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43566 | assign zext_ln1039_710_fu_44098_p1 = icmp_ln1039_818_fu_44092_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43568:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_819_fu_44102_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43568 | assign zext_ln1039_711_fu_44108_p1 = icmp_ln1039_819_fu_44102_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43570:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_820_fu_44112_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43570 | assign zext_ln1039_712_fu_44118_p1 = icmp_ln1039_820_fu_44112_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43572:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_821_fu_44122_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43572 | assign zext_ln1039_713_fu_44128_p1 = icmp_ln1039_821_fu_44122_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43574:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_822_fu_44132_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43574 | assign zext_ln1039_714_fu_44138_p1 = icmp_ln1039_822_fu_44132_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43576:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_825_fu_44286_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43576 | assign zext_ln1039_715_fu_44292_p1 = icmp_ln1039_825_fu_44286_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43578:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_826_fu_44296_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43578 | assign zext_ln1039_716_fu_44302_p1 = icmp_ln1039_826_fu_44296_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43580:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_827_fu_44306_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43580 | assign zext_ln1039_717_fu_44312_p1 = icmp_ln1039_827_fu_44306_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43582:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_828_fu_44316_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43582 | assign zext_ln1039_718_fu_44322_p1 = icmp_ln1039_828_fu_44316_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43584:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_829_fu_44326_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43584 | assign zext_ln1039_719_fu_44332_p1 = icmp_ln1039_829_fu_44326_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43586:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_81_fu_30496_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43586 | assign zext_ln1039_71_fu_30502_p1 = icmp_ln1039_81_fu_30496_p2;
[2025-10-21 18:08:54,669]       |                                   ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43588:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_830_fu_44336_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43588 | assign zext_ln1039_720_fu_44342_p1 = icmp_ln1039_830_fu_44336_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43590:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_831_fu_44346_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43590 | assign zext_ln1039_721_fu_44352_p1 = icmp_ln1039_831_fu_44346_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43592:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_832_fu_44356_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43592 | assign zext_ln1039_722_fu_44362_p1 = icmp_ln1039_832_fu_44356_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43594:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_833_fu_44366_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43594 | assign zext_ln1039_723_fu_44372_p1 = icmp_ln1039_833_fu_44366_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43596:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_834_fu_44376_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43596 | assign zext_ln1039_724_fu_44382_p1 = icmp_ln1039_834_fu_44376_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43598:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_835_fu_44386_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43598 | assign zext_ln1039_725_fu_44392_p1 = icmp_ln1039_835_fu_44386_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43600:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_836_fu_44396_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43600 | assign zext_ln1039_726_fu_44402_p1 = icmp_ln1039_836_fu_44396_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43602:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_837_fu_44406_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43602 | assign zext_ln1039_727_fu_44412_p1 = icmp_ln1039_837_fu_44406_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43604:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_840_fu_44560_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43604 | assign zext_ln1039_728_fu_44566_p1 = icmp_ln1039_840_fu_44560_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43606:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_841_fu_44570_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43606 | assign zext_ln1039_729_fu_44576_p1 = icmp_ln1039_841_fu_44570_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43608:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_82_fu_30506_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43608 | assign zext_ln1039_72_fu_30512_p1 = icmp_ln1039_82_fu_30506_p2;
[2025-10-21 18:08:54,669]       |                                   ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43610:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_842_fu_44580_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43610 | assign zext_ln1039_730_fu_44586_p1 = icmp_ln1039_842_fu_44580_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43612:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_843_fu_44590_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43612 | assign zext_ln1039_731_fu_44596_p1 = icmp_ln1039_843_fu_44590_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43614:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_844_fu_44600_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43614 | assign zext_ln1039_732_fu_44606_p1 = icmp_ln1039_844_fu_44600_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43616:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_845_fu_44610_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43616 | assign zext_ln1039_733_fu_44616_p1 = icmp_ln1039_845_fu_44610_p2;
[2025-10-21 18:08:54,669]       |                                    ^
[2025-10-21 18:08:54,669] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43618:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_846_fu_44620_p2' generates 1 bits.
[2025-10-21 18:08:54,669] 43618 | assign zext_ln1039_734_fu_44626_p1 = icmp_ln1039_846_fu_44620_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43620:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_847_fu_44630_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43620 | assign zext_ln1039_735_fu_44636_p1 = icmp_ln1039_847_fu_44630_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43622:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_848_fu_44640_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43622 | assign zext_ln1039_736_fu_44646_p1 = icmp_ln1039_848_fu_44640_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43624:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_849_fu_44650_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43624 | assign zext_ln1039_737_fu_44656_p1 = icmp_ln1039_849_fu_44650_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43626:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_850_fu_44660_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43626 | assign zext_ln1039_738_fu_44666_p1 = icmp_ln1039_850_fu_44660_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43628:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_851_fu_44670_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43628 | assign zext_ln1039_739_fu_44676_p1 = icmp_ln1039_851_fu_44670_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43630:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_83_fu_30516_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43630 | assign zext_ln1039_73_fu_30522_p1 = icmp_ln1039_83_fu_30516_p2;
[2025-10-21 18:08:54,670]       |                                   ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43632:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_852_fu_44680_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43632 | assign zext_ln1039_740_fu_44686_p1 = icmp_ln1039_852_fu_44680_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43634:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_855_fu_44834_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43634 | assign zext_ln1039_741_fu_44840_p1 = icmp_ln1039_855_fu_44834_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43636:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_856_fu_44844_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43636 | assign zext_ln1039_742_fu_44850_p1 = icmp_ln1039_856_fu_44844_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43638:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_857_fu_44854_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43638 | assign zext_ln1039_743_fu_44860_p1 = icmp_ln1039_857_fu_44854_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43640:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_858_fu_44864_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43640 | assign zext_ln1039_744_fu_44870_p1 = icmp_ln1039_858_fu_44864_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43642:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_859_fu_44874_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43642 | assign zext_ln1039_745_fu_44880_p1 = icmp_ln1039_859_fu_44874_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43644:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_860_fu_44884_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43644 | assign zext_ln1039_746_fu_44890_p1 = icmp_ln1039_860_fu_44884_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43646:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_861_fu_44894_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43646 | assign zext_ln1039_747_fu_44900_p1 = icmp_ln1039_861_fu_44894_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43648:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_862_fu_44904_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43648 | assign zext_ln1039_748_fu_44910_p1 = icmp_ln1039_862_fu_44904_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43650:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_863_fu_44914_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43650 | assign zext_ln1039_749_fu_44920_p1 = icmp_ln1039_863_fu_44914_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43652:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_84_fu_30526_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43652 | assign zext_ln1039_74_fu_30532_p1 = icmp_ln1039_84_fu_30526_p2;
[2025-10-21 18:08:54,670]       |                                   ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43654:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_864_fu_44924_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43654 | assign zext_ln1039_750_fu_44930_p1 = icmp_ln1039_864_fu_44924_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43656:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_865_fu_44934_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43656 | assign zext_ln1039_751_fu_44940_p1 = icmp_ln1039_865_fu_44934_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43658:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_866_fu_44944_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43658 | assign zext_ln1039_752_fu_44950_p1 = icmp_ln1039_866_fu_44944_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43660:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_867_fu_44954_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43660 | assign zext_ln1039_753_fu_44960_p1 = icmp_ln1039_867_fu_44954_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43662:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_870_fu_45108_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43662 | assign zext_ln1039_754_fu_45114_p1 = icmp_ln1039_870_fu_45108_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43664:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_871_fu_45118_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43664 | assign zext_ln1039_755_fu_45124_p1 = icmp_ln1039_871_fu_45118_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43666:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_872_fu_45128_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43666 | assign zext_ln1039_756_fu_45134_p1 = icmp_ln1039_872_fu_45128_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43668:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_873_fu_45138_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43668 | assign zext_ln1039_757_fu_45144_p1 = icmp_ln1039_873_fu_45138_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43670:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_874_fu_45148_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43670 | assign zext_ln1039_758_fu_45154_p1 = icmp_ln1039_874_fu_45148_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43672:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_875_fu_45158_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43672 | assign zext_ln1039_759_fu_45164_p1 = icmp_ln1039_875_fu_45158_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43674:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_85_fu_30536_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43674 | assign zext_ln1039_75_fu_30542_p1 = icmp_ln1039_85_fu_30536_p2;
[2025-10-21 18:08:54,670]       |                                   ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43676:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_876_fu_45168_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43676 | assign zext_ln1039_760_fu_45174_p1 = icmp_ln1039_876_fu_45168_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43678:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_877_fu_45178_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43678 | assign zext_ln1039_761_fu_45184_p1 = icmp_ln1039_877_fu_45178_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43680:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_878_fu_45188_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43680 | assign zext_ln1039_762_fu_45194_p1 = icmp_ln1039_878_fu_45188_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43682:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_879_fu_45198_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43682 | assign zext_ln1039_763_fu_45204_p1 = icmp_ln1039_879_fu_45198_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43684:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_880_fu_45208_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43684 | assign zext_ln1039_764_fu_45214_p1 = icmp_ln1039_880_fu_45208_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43686:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_881_fu_45218_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43686 | assign zext_ln1039_765_fu_45224_p1 = icmp_ln1039_881_fu_45218_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43688:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_882_fu_45228_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43688 | assign zext_ln1039_766_fu_45234_p1 = icmp_ln1039_882_fu_45228_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43690:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_885_fu_45382_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43690 | assign zext_ln1039_767_fu_45388_p1 = icmp_ln1039_885_fu_45382_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43692:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_899_fu_45402_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43692 | assign zext_ln1039_768_fu_45408_p1 = icmp_ln1039_899_fu_45402_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43694:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_887_fu_45412_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43694 | assign zext_ln1039_769_fu_45418_p1 = icmp_ln1039_887_fu_45412_p2;
[2025-10-21 18:08:54,670]       |                                    ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43696:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_86_fu_30546_p2' generates 1 bits.
[2025-10-21 18:08:54,670] 43696 | assign zext_ln1039_76_fu_30552_p1 = icmp_ln1039_86_fu_30546_p2;
[2025-10-21 18:08:54,670]       |                                   ^
[2025-10-21 18:08:54,670] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43698:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_888_fu_45422_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43698 | assign zext_ln1039_770_fu_45428_p1 = icmp_ln1039_888_fu_45422_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43700:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_889_fu_45432_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43700 | assign zext_ln1039_771_fu_45438_p1 = icmp_ln1039_889_fu_45432_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43702:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_890_fu_45442_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43702 | assign zext_ln1039_772_fu_45448_p1 = icmp_ln1039_890_fu_45442_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43704:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_891_fu_45452_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43704 | assign zext_ln1039_773_fu_45458_p1 = icmp_ln1039_891_fu_45452_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43706:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_892_fu_45462_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43706 | assign zext_ln1039_774_fu_45468_p1 = icmp_ln1039_892_fu_45462_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43708:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_893_fu_45472_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43708 | assign zext_ln1039_775_fu_45478_p1 = icmp_ln1039_893_fu_45472_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43710:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_894_fu_45482_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43710 | assign zext_ln1039_776_fu_45488_p1 = icmp_ln1039_894_fu_45482_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43712:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_895_fu_45492_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43712 | assign zext_ln1039_777_fu_45498_p1 = icmp_ln1039_895_fu_45492_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43714:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_896_fu_45502_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43714 | assign zext_ln1039_778_fu_45508_p1 = icmp_ln1039_896_fu_45502_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43716:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_897_fu_45512_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43716 | assign zext_ln1039_779_fu_45518_p1 = icmp_ln1039_897_fu_45512_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43718:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_87_fu_30556_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43718 | assign zext_ln1039_77_fu_30562_p1 = icmp_ln1039_87_fu_30556_p2;
[2025-10-21 18:08:54,671]       |                                   ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43720:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_900_fu_45676_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43720 | assign zext_ln1039_780_fu_45682_p1 = icmp_ln1039_900_fu_45676_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43722:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_901_fu_45686_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43722 | assign zext_ln1039_781_fu_45692_p1 = icmp_ln1039_901_fu_45686_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43724:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_902_fu_45696_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43724 | assign zext_ln1039_782_fu_45702_p1 = icmp_ln1039_902_fu_45696_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43726:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_903_fu_45706_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43726 | assign zext_ln1039_783_fu_45712_p1 = icmp_ln1039_903_fu_45706_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43728:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_904_fu_45716_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43728 | assign zext_ln1039_784_fu_45722_p1 = icmp_ln1039_904_fu_45716_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43730:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_905_fu_45726_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43730 | assign zext_ln1039_785_fu_45732_p1 = icmp_ln1039_905_fu_45726_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43732:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_906_fu_45736_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43732 | assign zext_ln1039_786_fu_45742_p1 = icmp_ln1039_906_fu_45736_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43734:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_907_fu_45746_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43734 | assign zext_ln1039_787_fu_45752_p1 = icmp_ln1039_907_fu_45746_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43736:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_908_fu_45756_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43736 | assign zext_ln1039_788_fu_45762_p1 = icmp_ln1039_908_fu_45756_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43738:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_909_fu_45766_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43738 | assign zext_ln1039_789_fu_45772_p1 = icmp_ln1039_909_fu_45766_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43740:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_90_fu_30710_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43740 | assign zext_ln1039_78_fu_30716_p1 = icmp_ln1039_90_fu_30710_p2;
[2025-10-21 18:08:54,671]       |                                   ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43742:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_910_fu_45776_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43742 | assign zext_ln1039_790_fu_45782_p1 = icmp_ln1039_910_fu_45776_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43744:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_911_fu_45786_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43744 | assign zext_ln1039_791_fu_45792_p1 = icmp_ln1039_911_fu_45786_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43746:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_912_fu_45796_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43746 | assign zext_ln1039_792_fu_45802_p1 = icmp_ln1039_912_fu_45796_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43748:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_915_fu_45950_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43748 | assign zext_ln1039_793_fu_45956_p1 = icmp_ln1039_915_fu_45950_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43750:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_916_fu_45960_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43750 | assign zext_ln1039_794_fu_45966_p1 = icmp_ln1039_916_fu_45960_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43752:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_917_fu_45970_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43752 | assign zext_ln1039_795_fu_45976_p1 = icmp_ln1039_917_fu_45970_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43754:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_918_fu_45980_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43754 | assign zext_ln1039_796_fu_45986_p1 = icmp_ln1039_918_fu_45980_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43756:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_919_fu_45990_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43756 | assign zext_ln1039_797_fu_45996_p1 = icmp_ln1039_919_fu_45990_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43758:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_920_fu_46000_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43758 | assign zext_ln1039_798_fu_46006_p1 = icmp_ln1039_920_fu_46000_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43760:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_921_fu_46010_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43760 | assign zext_ln1039_799_fu_46016_p1 = icmp_ln1039_921_fu_46010_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43762:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_91_fu_30720_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43762 | assign zext_ln1039_79_fu_30726_p1 = icmp_ln1039_91_fu_30720_p2;
[2025-10-21 18:08:54,671]       |                                   ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43764:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_7_fu_29116_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43764 | assign zext_ln1039_7_fu_29122_p1 = icmp_ln1039_7_fu_29116_p2;
[2025-10-21 18:08:54,671]       |                                  ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43766:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_922_fu_46020_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43766 | assign zext_ln1039_800_fu_46026_p1 = icmp_ln1039_922_fu_46020_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43768:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_923_fu_46030_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43768 | assign zext_ln1039_801_fu_46036_p1 = icmp_ln1039_923_fu_46030_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43770:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_924_fu_46040_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43770 | assign zext_ln1039_802_fu_46046_p1 = icmp_ln1039_924_fu_46040_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43772:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_925_fu_46050_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43772 | assign zext_ln1039_803_fu_46056_p1 = icmp_ln1039_925_fu_46050_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43774:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_926_fu_46060_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43774 | assign zext_ln1039_804_fu_46066_p1 = icmp_ln1039_926_fu_46060_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43776:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_929_fu_46080_p2' generates 1 bits.
[2025-10-21 18:08:54,671] 43776 | assign zext_ln1039_805_fu_46086_p1 = icmp_ln1039_929_fu_46080_p2;
[2025-10-21 18:08:54,671]       |                                    ^
[2025-10-21 18:08:54,671] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43778:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_930_fu_46234_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43778 | assign zext_ln1039_806_fu_46240_p1 = icmp_ln1039_930_fu_46234_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43780:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_931_fu_46244_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43780 | assign zext_ln1039_807_fu_46250_p1 = icmp_ln1039_931_fu_46244_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43782:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_932_fu_46254_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43782 | assign zext_ln1039_808_fu_46260_p1 = icmp_ln1039_932_fu_46254_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43784:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_933_fu_46264_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43784 | assign zext_ln1039_809_fu_46270_p1 = icmp_ln1039_933_fu_46264_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43786:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_92_fu_30730_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43786 | assign zext_ln1039_80_fu_30736_p1 = icmp_ln1039_92_fu_30730_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43788:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_934_fu_46274_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43788 | assign zext_ln1039_810_fu_46280_p1 = icmp_ln1039_934_fu_46274_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43790:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_935_fu_46284_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43790 | assign zext_ln1039_811_fu_46290_p1 = icmp_ln1039_935_fu_46284_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43792:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_944_fu_46304_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43792 | assign zext_ln1039_812_fu_46310_p1 = icmp_ln1039_944_fu_46304_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43794:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_937_fu_46314_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43794 | assign zext_ln1039_813_fu_46320_p1 = icmp_ln1039_937_fu_46314_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43796:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_938_fu_46324_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43796 | assign zext_ln1039_814_fu_46330_p1 = icmp_ln1039_938_fu_46324_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43798:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_939_fu_46334_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43798 | assign zext_ln1039_815_fu_46340_p1 = icmp_ln1039_939_fu_46334_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43800:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_940_fu_46344_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43800 | assign zext_ln1039_816_fu_46350_p1 = icmp_ln1039_940_fu_46344_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43802:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_941_fu_46354_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43802 | assign zext_ln1039_817_fu_46360_p1 = icmp_ln1039_941_fu_46354_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43804:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_942_fu_46364_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43804 | assign zext_ln1039_818_fu_46370_p1 = icmp_ln1039_942_fu_46364_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43806:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_945_fu_46518_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43806 | assign zext_ln1039_819_fu_46524_p1 = icmp_ln1039_945_fu_46518_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43808:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_93_fu_30740_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43808 | assign zext_ln1039_81_fu_30746_p1 = icmp_ln1039_93_fu_30740_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43810:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_959_fu_46538_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43810 | assign zext_ln1039_820_fu_46544_p1 = icmp_ln1039_959_fu_46538_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43812:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_947_fu_46548_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43812 | assign zext_ln1039_821_fu_46554_p1 = icmp_ln1039_947_fu_46548_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43814:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_948_fu_46558_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43814 | assign zext_ln1039_822_fu_46564_p1 = icmp_ln1039_948_fu_46558_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43816:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_949_fu_46568_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43816 | assign zext_ln1039_823_fu_46574_p1 = icmp_ln1039_949_fu_46568_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43818:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_950_fu_46578_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43818 | assign zext_ln1039_824_fu_46584_p1 = icmp_ln1039_950_fu_46578_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43820:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_951_fu_46588_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43820 | assign zext_ln1039_825_fu_46594_p1 = icmp_ln1039_951_fu_46588_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43822:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_952_fu_46598_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43822 | assign zext_ln1039_826_fu_46604_p1 = icmp_ln1039_952_fu_46598_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43824:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_953_fu_46608_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43824 | assign zext_ln1039_827_fu_46614_p1 = icmp_ln1039_953_fu_46608_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43826:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_954_fu_46618_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43826 | assign zext_ln1039_828_fu_46624_p1 = icmp_ln1039_954_fu_46618_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43828:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_955_fu_46628_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43828 | assign zext_ln1039_829_fu_46634_p1 = icmp_ln1039_955_fu_46628_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43830:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_94_fu_30750_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43830 | assign zext_ln1039_82_fu_30756_p1 = icmp_ln1039_94_fu_30750_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43832:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_956_fu_46638_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43832 | assign zext_ln1039_830_fu_46644_p1 = icmp_ln1039_956_fu_46638_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43834:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_957_fu_46648_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43834 | assign zext_ln1039_831_fu_46654_p1 = icmp_ln1039_957_fu_46648_p2;
[2025-10-21 18:08:54,672]       |                                    ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43836:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_95_fu_30760_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43836 | assign zext_ln1039_83_fu_30766_p1 = icmp_ln1039_95_fu_30760_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43838:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_96_fu_30770_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43838 | assign zext_ln1039_84_fu_30776_p1 = icmp_ln1039_96_fu_30770_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43840:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_97_fu_30780_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43840 | assign zext_ln1039_85_fu_30786_p1 = icmp_ln1039_97_fu_30780_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43842:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_98_fu_30790_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43842 | assign zext_ln1039_86_fu_30796_p1 = icmp_ln1039_98_fu_30790_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43844:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_99_fu_30800_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43844 | assign zext_ln1039_87_fu_30806_p1 = icmp_ln1039_99_fu_30800_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43846:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_100_fu_30810_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43846 | assign zext_ln1039_88_fu_30816_p1 = icmp_ln1039_100_fu_30810_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43848:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_101_fu_30820_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43848 | assign zext_ln1039_89_fu_30826_p1 = icmp_ln1039_101_fu_30820_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43850:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_8_fu_29126_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43850 | assign zext_ln1039_8_fu_29132_p1 = icmp_ln1039_8_fu_29126_p2;
[2025-10-21 18:08:54,672]       |                                  ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43852:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_102_fu_30830_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43852 | assign zext_ln1039_90_fu_30836_p1 = icmp_ln1039_102_fu_30830_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43854:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_105_fu_30984_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43854 | assign zext_ln1039_91_fu_30990_p1 = icmp_ln1039_105_fu_30984_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43856:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_106_fu_30994_p2' generates 1 bits.
[2025-10-21 18:08:54,672] 43856 | assign zext_ln1039_92_fu_31000_p1 = icmp_ln1039_106_fu_30994_p2;
[2025-10-21 18:08:54,672]       |                                   ^
[2025-10-21 18:08:54,672] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43858:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_119_fu_31014_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43858 | assign zext_ln1039_93_fu_31020_p1 = icmp_ln1039_119_fu_31014_p2;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43860:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_108_fu_31024_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43860 | assign zext_ln1039_94_fu_31030_p1 = icmp_ln1039_108_fu_31024_p2;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43862:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_109_fu_31034_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43862 | assign zext_ln1039_95_fu_31040_p1 = icmp_ln1039_109_fu_31034_p2;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43864:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_110_fu_31044_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43864 | assign zext_ln1039_96_fu_31050_p1 = icmp_ln1039_110_fu_31044_p2;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43866:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_111_fu_31054_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43866 | assign zext_ln1039_97_fu_31060_p1 = icmp_ln1039_111_fu_31054_p2;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43868:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_112_fu_31064_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43868 | assign zext_ln1039_98_fu_31070_p1 = icmp_ln1039_112_fu_31064_p2;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43870:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_113_fu_31074_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43870 | assign zext_ln1039_99_fu_31080_p1 = icmp_ln1039_113_fu_31074_p2;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43872:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_9_fu_29136_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43872 | assign zext_ln1039_9_fu_29142_p1 = icmp_ln1039_9_fu_29136_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43874:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_fu_29046_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43874 | assign zext_ln1039_fu_29052_p1 = icmp_ln1039_fu_29046_p2;
[2025-10-21 18:08:54,673]       |                                ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43876:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_reg_52908' generates 4 bits.
[2025-10-21 18:08:54,673] 43876 | assign zext_ln1494_10_fu_15720_p1 = r_V_10_reg_52908;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43878:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_52913_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:08:54,673] 43878 | assign zext_ln1494_11_fu_17521_p1 = r_V_11_reg_52913_pp0_iter2_reg;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43880:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_reg_52918' generates 4 bits.
[2025-10-21 18:08:54,673] 43880 | assign zext_ln1494_12_fu_15726_p1 = r_V_12_reg_52918;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43882:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_52923_pp0_iter1_reg' generates 4 bits.
[2025-10-21 18:08:54,673] 43882 | assign zext_ln1494_13_fu_16722_p1 = r_V_13_reg_52923_pp0_iter1_reg;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43884:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_reg_52928_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:08:54,673] 43884 | assign zext_ln1494_14_fu_17537_p1 = r_V_14_reg_52928_pp0_iter2_reg;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43886:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_52933' generates 4 bits.
[2025-10-21 18:08:54,673] 43886 | assign zext_ln1494_15_fu_15732_p1 = r_V_15_reg_52933;
[2025-10-21 18:08:54,673]       |                                   ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43888:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_52863' generates 4 bits.
[2025-10-21 18:08:54,673] 43888 | assign zext_ln1494_1_fu_15708_p1 = r_V_1_reg_52863;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43890:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_reg_52868_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:08:54,673] 43890 | assign zext_ln1494_2_fu_17457_p1 = r_V_2_reg_52868_pp0_iter2_reg;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43892:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_52873_pp0_iter1_reg' generates 4 bits.
[2025-10-21 18:08:54,673] 43892 | assign zext_ln1494_3_fu_16710_p1 = r_V_3_reg_52873_pp0_iter1_reg;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43894:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_reg_52878_pp0_iter3_reg' generates 4 bits.
[2025-10-21 18:08:54,673] 43894 | assign zext_ln1494_4_fu_22368_p1 = r_V_4_reg_52878_pp0_iter3_reg;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43896:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_52883_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:08:54,673] 43896 | assign zext_ln1494_5_fu_17473_p1 = r_V_5_reg_52883_pp0_iter2_reg;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43898:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_reg_52888_pp0_iter1_reg' generates 4 bits.
[2025-10-21 18:08:54,673] 43898 | assign zext_ln1494_6_fu_16716_p1 = r_V_6_reg_52888_pp0_iter1_reg;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43900:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_52893_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:08:54,673] 43900 | assign zext_ln1494_7_fu_17489_p1 = r_V_7_reg_52893_pp0_iter2_reg;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43902:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_reg_52898' generates 4 bits.
[2025-10-21 18:08:54,673] 43902 | assign zext_ln1494_8_fu_15714_p1 = r_V_8_reg_52898;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43904:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_52903_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:08:54,673] 43904 | assign zext_ln1494_9_fu_17505_p1 = r_V_9_reg_52903_pp0_iter2_reg;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43906:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_52858' generates 4 bits.
[2025-10-21 18:08:54,673] 43906 | assign zext_ln1494_fu_15702_p1 = r_V_reg_52858;
[2025-10-21 18:08:54,673]       |                                ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43908:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_20_fu_31806_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43908 | assign zext_ln215_10_fu_31812_p1 = result_V_20_fu_31806_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43910:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_22_fu_32090_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43910 | assign zext_ln215_11_fu_32096_p1 = result_V_22_fu_32090_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43912:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_24_fu_32364_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43912 | assign zext_ln215_12_fu_32370_p1 = result_V_24_fu_32364_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43914:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_26_fu_32638_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43914 | assign zext_ln215_13_fu_32644_p1 = result_V_26_fu_32638_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43916:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_28_fu_32912_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43916 | assign zext_ln215_14_fu_32918_p1 = result_V_28_fu_32912_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43918:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_30_fu_33186_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43918 | assign zext_ln215_15_fu_33192_p1 = result_V_30_fu_33186_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43920:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_32_fu_33460_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43920 | assign zext_ln215_16_fu_33466_p1 = result_V_32_fu_33460_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43922:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_34_fu_33744_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43922 | assign zext_ln215_17_fu_33750_p1 = result_V_34_fu_33744_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43924:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_36_fu_34018_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43924 | assign zext_ln215_18_fu_34024_p1 = result_V_36_fu_34018_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43926:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_38_fu_34292_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43926 | assign zext_ln215_19_fu_34298_p1 = result_V_38_fu_34292_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43928:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_29310_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43928 | assign zext_ln215_1_fu_29316_p1 = result_V_2_fu_29310_p2;
[2025-10-21 18:08:54,673]       |                                 ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43930:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_40_fu_34566_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43930 | assign zext_ln215_20_fu_34572_p1 = result_V_40_fu_34566_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43932:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_42_fu_34840_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43932 | assign zext_ln215_21_fu_34846_p1 = result_V_42_fu_34840_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43934:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_44_fu_35114_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43934 | assign zext_ln215_22_fu_35120_p1 = result_V_44_fu_35114_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,673] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43936:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_46_fu_35388_p2' generates 1 bits.
[2025-10-21 18:08:54,673] 43936 | assign zext_ln215_23_fu_35394_p1 = result_V_46_fu_35388_p2;
[2025-10-21 18:08:54,673]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43938:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_48_fu_35662_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43938 | assign zext_ln215_24_fu_35668_p1 = result_V_48_fu_35662_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43940:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_50_fu_35936_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43940 | assign zext_ln215_25_fu_35942_p1 = result_V_50_fu_35936_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43942:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_52_fu_36230_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43942 | assign zext_ln215_26_fu_36236_p1 = result_V_52_fu_36230_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43944:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_54_fu_36504_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43944 | assign zext_ln215_27_fu_36510_p1 = result_V_54_fu_36504_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43946:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_56_fu_36788_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43946 | assign zext_ln215_28_fu_36794_p1 = result_V_56_fu_36788_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43948:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_58_fu_37062_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43948 | assign zext_ln215_29_fu_37068_p1 = result_V_58_fu_37062_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43950:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_29584_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43950 | assign zext_ln215_2_fu_29590_p1 = result_V_4_fu_29584_p2;
[2025-10-21 18:08:54,674]       |                                 ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43952:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_60_fu_37346_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43952 | assign zext_ln215_30_fu_37352_p1 = result_V_60_fu_37346_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43954:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_62_fu_37620_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43954 | assign zext_ln215_31_fu_37626_p1 = result_V_62_fu_37620_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43956:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_64_fu_37894_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43956 | assign zext_ln215_32_fu_37900_p1 = result_V_64_fu_37894_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43958:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_66_fu_38168_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43958 | assign zext_ln215_33_fu_38174_p1 = result_V_66_fu_38168_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43960:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_68_fu_38442_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43960 | assign zext_ln215_34_fu_38448_p1 = result_V_68_fu_38442_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43962:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_70_fu_38716_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43962 | assign zext_ln215_35_fu_38722_p1 = result_V_70_fu_38716_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43964:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_72_fu_39010_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43964 | assign zext_ln215_36_fu_39016_p1 = result_V_72_fu_39010_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43966:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_74_fu_39294_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43966 | assign zext_ln215_37_fu_39300_p1 = result_V_74_fu_39294_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43968:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_76_fu_39568_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43968 | assign zext_ln215_38_fu_39574_p1 = result_V_76_fu_39568_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43970:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_78_fu_39842_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43970 | assign zext_ln215_39_fu_39848_p1 = result_V_78_fu_39842_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43972:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_29868_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43972 | assign zext_ln215_3_fu_29874_p1 = result_V_6_fu_29868_p2;
[2025-10-21 18:08:54,674]       |                                 ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43974:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_80_fu_40126_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43974 | assign zext_ln215_40_fu_40132_p1 = result_V_80_fu_40126_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43976:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_82_fu_40400_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43976 | assign zext_ln215_41_fu_40406_p1 = result_V_82_fu_40400_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43978:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_84_fu_40674_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43978 | assign zext_ln215_42_fu_40680_p1 = result_V_84_fu_40674_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43980:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_86_fu_40948_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43980 | assign zext_ln215_43_fu_40954_p1 = result_V_86_fu_40948_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43982:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_88_fu_41232_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43982 | assign zext_ln215_44_fu_41238_p1 = result_V_88_fu_41232_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43984:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_90_fu_41516_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43984 | assign zext_ln215_45_fu_41522_p1 = result_V_90_fu_41516_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43986:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_92_fu_41800_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43986 | assign zext_ln215_46_fu_41806_p1 = result_V_92_fu_41800_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43988:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_94_fu_42074_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43988 | assign zext_ln215_47_fu_42080_p1 = result_V_94_fu_42074_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43990:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_96_fu_42348_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43990 | assign zext_ln215_48_fu_42354_p1 = result_V_96_fu_42348_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43992:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_98_fu_42622_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43992 | assign zext_ln215_49_fu_42628_p1 = result_V_98_fu_42622_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43994:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_30142_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43994 | assign zext_ln215_4_fu_30148_p1 = result_V_8_fu_30142_p2;
[2025-10-21 18:08:54,674]       |                                 ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43996:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_100_fu_42896_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43996 | assign zext_ln215_50_fu_42902_p1 = result_V_100_fu_42896_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:43998:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_102_fu_43170_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 43998 | assign zext_ln215_51_fu_43176_p1 = result_V_102_fu_43170_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44000:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_104_fu_43444_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 44000 | assign zext_ln215_52_fu_43450_p1 = result_V_104_fu_43444_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44002:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_106_fu_43728_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 44002 | assign zext_ln215_53_fu_43734_p1 = result_V_106_fu_43728_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44004:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_108_fu_44002_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 44004 | assign zext_ln215_54_fu_44008_p1 = result_V_108_fu_44002_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44006:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_110_fu_44276_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 44006 | assign zext_ln215_55_fu_44282_p1 = result_V_110_fu_44276_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44008:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_112_fu_44550_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 44008 | assign zext_ln215_56_fu_44556_p1 = result_V_112_fu_44550_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44010:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_114_fu_44824_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 44010 | assign zext_ln215_57_fu_44830_p1 = result_V_114_fu_44824_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44012:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_116_fu_45098_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 44012 | assign zext_ln215_58_fu_45104_p1 = result_V_116_fu_45098_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44014:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_118_fu_45372_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 44014 | assign zext_ln215_59_fu_45378_p1 = result_V_118_fu_45372_p2;
[2025-10-21 18:08:54,674]       |                                  ^
[2025-10-21 18:08:54,674] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44016:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_30416_p2' generates 1 bits.
[2025-10-21 18:08:54,674] 44016 | assign zext_ln215_5_fu_30422_p1 = result_V_10_fu_30416_p2;
[2025-10-21 18:08:54,674]       |                                 ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44018:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_120_fu_45666_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44018 | assign zext_ln215_60_fu_45672_p1 = result_V_120_fu_45666_p2;
[2025-10-21 18:08:54,675]       |                                  ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44020:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_122_fu_45940_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44020 | assign zext_ln215_61_fu_45946_p1 = result_V_122_fu_45940_p2;
[2025-10-21 18:08:54,675]       |                                  ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44022:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_124_fu_46224_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44022 | assign zext_ln215_62_fu_46230_p1 = result_V_124_fu_46224_p2;
[2025-10-21 18:08:54,675]       |                                  ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44024:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_126_fu_46508_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44024 | assign zext_ln215_63_fu_46514_p1 = result_V_126_fu_46508_p2;
[2025-10-21 18:08:54,675]       |                                  ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44026:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_30700_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44026 | assign zext_ln215_6_fu_30706_p1 = result_V_12_fu_30700_p2;
[2025-10-21 18:08:54,675]       |                                 ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44028:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_30974_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44028 | assign zext_ln215_7_fu_30980_p1 = result_V_14_fu_30974_p2;
[2025-10-21 18:08:54,675]       |                                 ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44030:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_16_fu_31258_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44030 | assign zext_ln215_8_fu_31264_p1 = result_V_16_fu_31258_p2;
[2025-10-21 18:08:54,675]       |                                 ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44032:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_18_fu_31532_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44032 | assign zext_ln215_9_fu_31538_p1 = result_V_18_fu_31532_p2;
[2025-10-21 18:08:54,675]       |                                 ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44034:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_29036_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44034 | assign zext_ln215_fu_29042_p1 = result_V_fu_29036_p2;
[2025-10-21 18:08:54,675]       |                               ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44036:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1151_fu_31688_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44036 | assign zext_ln840_100_fu_31694_p1 = add_ln840_1151_fu_31688_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44038:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1152_fu_31698_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44038 | assign zext_ln840_101_fu_31704_p1 = add_ln840_1152_fu_31698_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44040:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1153_fu_31708_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44040 | assign zext_ln840_102_fu_31714_p1 = add_ln840_1153_fu_31708_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44042:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1155_fu_31724_p2' generates 3 bits.
[2025-10-21 18:08:54,675] 44042 | assign zext_ln840_103_fu_31730_p1 = add_ln840_1155_fu_31724_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44044:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1156_fu_31734_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44044 | assign zext_ln840_104_fu_31740_p1 = add_ln840_1156_fu_31734_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44046:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1157_fu_31744_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44046 | assign zext_ln840_105_fu_31750_p1 = add_ln840_1157_fu_31744_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44048:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1158_fu_31754_p2' generates 3 bits.
[2025-10-21 18:08:54,675] 44048 | assign zext_ln840_106_fu_31760_p1 = add_ln840_1158_fu_31754_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44050:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1159_fu_31764_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44050 | assign zext_ln840_107_fu_31770_p1 = add_ln840_1159_fu_31764_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44052:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1160_fu_31774_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44052 | assign zext_ln840_108_fu_31780_p1 = add_ln840_1160_fu_31774_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44054:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1161_fu_31784_p2' generates 3 bits.
[2025-10-21 18:08:54,675] 44054 | assign zext_ln840_109_fu_31790_p1 = add_ln840_1161_fu_31784_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44056:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1035_fu_29288_p2' generates 3 bits.
[2025-10-21 18:08:54,675] 44056 | assign zext_ln840_10_fu_29294_p1 = add_ln840_1035_fu_29288_p2;
[2025-10-21 18:08:54,675]       |                                  ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44058:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_163_fu_31946_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44058 | assign zext_ln840_110_fu_31952_p1 = icmp_ln1039_163_fu_31946_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44060:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1165_fu_31962_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44060 | assign zext_ln840_111_fu_31968_p1 = add_ln840_1165_fu_31962_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1166_fu_31972_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44062 | assign zext_ln840_112_fu_31978_p1 = add_ln840_1166_fu_31972_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1167_fu_31982_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44064 | assign zext_ln840_113_fu_31988_p1 = add_ln840_1167_fu_31982_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44066:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1169_fu_31998_p2' generates 3 bits.
[2025-10-21 18:08:54,675] 44066 | assign zext_ln840_114_fu_32004_p1 = add_ln840_1169_fu_31998_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44068:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1170_fu_32008_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44068 | assign zext_ln840_115_fu_32014_p1 = add_ln840_1170_fu_32008_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44070:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1171_fu_32018_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44070 | assign zext_ln840_116_fu_32024_p1 = add_ln840_1171_fu_32018_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44072:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1172_fu_32028_p2' generates 3 bits.
[2025-10-21 18:08:54,675] 44072 | assign zext_ln840_117_fu_32034_p1 = add_ln840_1172_fu_32028_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44074:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1173_fu_32038_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44074 | assign zext_ln840_118_fu_32044_p1 = add_ln840_1173_fu_32038_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44076:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1174_fu_32048_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44076 | assign zext_ln840_119_fu_32054_p1 = add_ln840_1174_fu_32048_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44078:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_28_fu_29450_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44078 | assign zext_ln840_11_fu_29456_p1 = icmp_ln1039_28_fu_29450_p2;
[2025-10-21 18:08:54,675]       |                                  ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44080:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1175_fu_32058_p2' generates 3 bits.
[2025-10-21 18:08:54,675] 44080 | assign zext_ln840_120_fu_32064_p1 = add_ln840_1175_fu_32058_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44082:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_178_fu_32230_p2' generates 1 bits.
[2025-10-21 18:08:54,675] 44082 | assign zext_ln840_121_fu_32236_p1 = icmp_ln1039_178_fu_32230_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44084:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1179_fu_32246_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44084 | assign zext_ln840_122_fu_32252_p1 = add_ln840_1179_fu_32246_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1180_fu_32256_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44086 | assign zext_ln840_123_fu_32262_p1 = add_ln840_1180_fu_32256_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44088:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1181_fu_32266_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44088 | assign zext_ln840_124_fu_32272_p1 = add_ln840_1181_fu_32266_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44090:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1183_fu_32282_p2' generates 3 bits.
[2025-10-21 18:08:54,675] 44090 | assign zext_ln840_125_fu_32288_p1 = add_ln840_1183_fu_32282_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44092:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1184_fu_32292_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44092 | assign zext_ln840_126_fu_32298_p1 = add_ln840_1184_fu_32292_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44094:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1185_fu_32302_p2' generates 2 bits.
[2025-10-21 18:08:54,675] 44094 | assign zext_ln840_127_fu_32308_p1 = add_ln840_1185_fu_32302_p2;
[2025-10-21 18:08:54,675]       |                                   ^
[2025-10-21 18:08:54,675] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44096:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1186_fu_32312_p2' generates 3 bits.
[2025-10-21 18:08:54,676] 44096 | assign zext_ln840_128_fu_32318_p1 = add_ln840_1186_fu_32312_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44098:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1187_fu_32322_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44098 | assign zext_ln840_129_fu_32328_p1 = add_ln840_1187_fu_32322_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44100:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1039_fu_29466_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44100 | assign zext_ln840_12_fu_29472_p1 = add_ln840_1039_fu_29466_p2;
[2025-10-21 18:08:54,676]       |                                  ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1188_fu_32332_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44102 | assign zext_ln840_130_fu_32338_p1 = add_ln840_1188_fu_32332_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44104:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1189_fu_32342_p2' generates 3 bits.
[2025-10-21 18:08:54,676] 44104 | assign zext_ln840_131_fu_32348_p1 = add_ln840_1189_fu_32342_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44106:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_193_fu_32504_p2' generates 1 bits.
[2025-10-21 18:08:54,676] 44106 | assign zext_ln840_132_fu_32510_p1 = icmp_ln1039_193_fu_32504_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44108:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1193_fu_32520_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44108 | assign zext_ln840_133_fu_32526_p1 = add_ln840_1193_fu_32520_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44110:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1194_fu_32530_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44110 | assign zext_ln840_134_fu_32536_p1 = add_ln840_1194_fu_32530_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1195_fu_32540_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44112 | assign zext_ln840_135_fu_32546_p1 = add_ln840_1195_fu_32540_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44114:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1197_fu_32556_p2' generates 3 bits.
[2025-10-21 18:08:54,676] 44114 | assign zext_ln840_136_fu_32562_p1 = add_ln840_1197_fu_32556_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44116:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1198_fu_32566_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44116 | assign zext_ln840_137_fu_32572_p1 = add_ln840_1198_fu_32566_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44118:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1199_fu_32576_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44118 | assign zext_ln840_138_fu_32582_p1 = add_ln840_1199_fu_32576_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44120:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1200_fu_32586_p2' generates 3 bits.
[2025-10-21 18:08:54,676] 44120 | assign zext_ln840_139_fu_32592_p1 = add_ln840_1200_fu_32586_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44122:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1040_fu_29476_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44122 | assign zext_ln840_13_fu_29482_p1 = add_ln840_1040_fu_29476_p2;
[2025-10-21 18:08:54,676]       |                                  ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44124:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1201_fu_32596_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44124 | assign zext_ln840_140_fu_32602_p1 = add_ln840_1201_fu_32596_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44126:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1202_fu_32606_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44126 | assign zext_ln840_141_fu_32612_p1 = add_ln840_1202_fu_32606_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44128:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1203_fu_32616_p2' generates 3 bits.
[2025-10-21 18:08:54,676] 44128 | assign zext_ln840_142_fu_32622_p1 = add_ln840_1203_fu_32616_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44130:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_208_fu_32778_p2' generates 1 bits.
[2025-10-21 18:08:54,676] 44130 | assign zext_ln840_143_fu_32784_p1 = icmp_ln1039_208_fu_32778_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44132:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1207_fu_32794_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44132 | assign zext_ln840_144_fu_32800_p1 = add_ln840_1207_fu_32794_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44134:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1208_fu_32804_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44134 | assign zext_ln840_145_fu_32810_p1 = add_ln840_1208_fu_32804_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44136:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1209_fu_32814_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44136 | assign zext_ln840_146_fu_32820_p1 = add_ln840_1209_fu_32814_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44138:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1211_fu_32830_p2' generates 3 bits.
[2025-10-21 18:08:54,676] 44138 | assign zext_ln840_147_fu_32836_p1 = add_ln840_1211_fu_32830_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44140:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1212_fu_32840_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44140 | assign zext_ln840_148_fu_32846_p1 = add_ln840_1212_fu_32840_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44142:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1213_fu_32850_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44142 | assign zext_ln840_149_fu_32856_p1 = add_ln840_1213_fu_32850_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44144:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1041_fu_29486_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44144 | assign zext_ln840_14_fu_29492_p1 = add_ln840_1041_fu_29486_p2;
[2025-10-21 18:08:54,676]       |                                  ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44146:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1214_fu_32860_p2' generates 3 bits.
[2025-10-21 18:08:54,676] 44146 | assign zext_ln840_150_fu_32866_p1 = add_ln840_1214_fu_32860_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44148:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1215_fu_32870_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44148 | assign zext_ln840_151_fu_32876_p1 = add_ln840_1215_fu_32870_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44150:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1216_fu_32880_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44150 | assign zext_ln840_152_fu_32886_p1 = add_ln840_1216_fu_32880_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44152:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1217_fu_32890_p2' generates 3 bits.
[2025-10-21 18:08:54,676] 44152 | assign zext_ln840_153_fu_32896_p1 = add_ln840_1217_fu_32890_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44154:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_223_fu_33052_p2' generates 1 bits.
[2025-10-21 18:08:54,676] 44154 | assign zext_ln840_154_fu_33058_p1 = icmp_ln1039_223_fu_33052_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44156:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1221_fu_33068_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44156 | assign zext_ln840_155_fu_33074_p1 = add_ln840_1221_fu_33068_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44158:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1222_fu_33078_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44158 | assign zext_ln840_156_fu_33084_p1 = add_ln840_1222_fu_33078_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44160:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1223_fu_33088_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44160 | assign zext_ln840_157_fu_33094_p1 = add_ln840_1223_fu_33088_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44162:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1225_fu_33104_p2' generates 3 bits.
[2025-10-21 18:08:54,676] 44162 | assign zext_ln840_158_fu_33110_p1 = add_ln840_1225_fu_33104_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44164:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1226_fu_33114_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44164 | assign zext_ln840_159_fu_33120_p1 = add_ln840_1226_fu_33114_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44166:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1043_fu_29502_p2' generates 3 bits.
[2025-10-21 18:08:54,676] 44166 | assign zext_ln840_15_fu_29508_p1 = add_ln840_1043_fu_29502_p2;
[2025-10-21 18:08:54,676]       |                                  ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44168:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1227_fu_33124_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44168 | assign zext_ln840_160_fu_33130_p1 = add_ln840_1227_fu_33124_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44170:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1228_fu_33134_p2' generates 3 bits.
[2025-10-21 18:08:54,676] 44170 | assign zext_ln840_161_fu_33140_p1 = add_ln840_1228_fu_33134_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44172:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1229_fu_33144_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44172 | assign zext_ln840_162_fu_33150_p1 = add_ln840_1229_fu_33144_p2;
[2025-10-21 18:08:54,676]       |                                   ^
[2025-10-21 18:08:54,676] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44174:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1230_fu_33154_p2' generates 2 bits.
[2025-10-21 18:08:54,676] 44174 | assign zext_ln840_163_fu_33160_p1 = add_ln840_1230_fu_33154_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44176:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1231_fu_33164_p2' generates 3 bits.
[2025-10-21 18:08:54,677] 44176 | assign zext_ln840_164_fu_33170_p1 = add_ln840_1231_fu_33164_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44178:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_238_fu_33326_p2' generates 1 bits.
[2025-10-21 18:08:54,677] 44178 | assign zext_ln840_165_fu_33332_p1 = icmp_ln1039_238_fu_33326_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1235_fu_33342_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44180 | assign zext_ln840_166_fu_33348_p1 = add_ln840_1235_fu_33342_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44182:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1236_fu_33352_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44182 | assign zext_ln840_167_fu_33358_p1 = add_ln840_1236_fu_33352_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44184:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1237_fu_33362_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44184 | assign zext_ln840_168_fu_33368_p1 = add_ln840_1237_fu_33362_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44186:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1239_fu_33378_p2' generates 3 bits.
[2025-10-21 18:08:54,677] 44186 | assign zext_ln840_169_fu_33384_p1 = add_ln840_1239_fu_33378_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44188:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1044_fu_29512_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44188 | assign zext_ln840_16_fu_29518_p1 = add_ln840_1044_fu_29512_p2;
[2025-10-21 18:08:54,677]       |                                  ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44190:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1240_fu_33388_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44190 | assign zext_ln840_170_fu_33394_p1 = add_ln840_1240_fu_33388_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44192:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1241_fu_33398_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44192 | assign zext_ln840_171_fu_33404_p1 = add_ln840_1241_fu_33398_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44194:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1242_fu_33408_p2' generates 3 bits.
[2025-10-21 18:08:54,677] 44194 | assign zext_ln840_172_fu_33414_p1 = add_ln840_1242_fu_33408_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44196:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1243_fu_33418_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44196 | assign zext_ln840_173_fu_33424_p1 = add_ln840_1243_fu_33418_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44198:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1244_fu_33428_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44198 | assign zext_ln840_174_fu_33434_p1 = add_ln840_1244_fu_33428_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44200:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1245_fu_33438_p2' generates 3 bits.
[2025-10-21 18:08:54,677] 44200 | assign zext_ln840_175_fu_33444_p1 = add_ln840_1245_fu_33438_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44202:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_253_fu_33610_p2' generates 1 bits.
[2025-10-21 18:08:54,677] 44202 | assign zext_ln840_176_fu_33616_p1 = icmp_ln1039_253_fu_33610_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44204:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1249_fu_33626_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44204 | assign zext_ln840_177_fu_33632_p1 = add_ln840_1249_fu_33626_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44206:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1250_fu_33636_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44206 | assign zext_ln840_178_fu_33642_p1 = add_ln840_1250_fu_33636_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44208:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1251_fu_33646_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44208 | assign zext_ln840_179_fu_33652_p1 = add_ln840_1251_fu_33646_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44210:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1045_fu_29522_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44210 | assign zext_ln840_17_fu_29528_p1 = add_ln840_1045_fu_29522_p2;
[2025-10-21 18:08:54,677]       |                                  ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44212:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1253_fu_33662_p2' generates 3 bits.
[2025-10-21 18:08:54,677] 44212 | assign zext_ln840_180_fu_33668_p1 = add_ln840_1253_fu_33662_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44214:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1254_fu_33672_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44214 | assign zext_ln840_181_fu_33678_p1 = add_ln840_1254_fu_33672_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1255_fu_33682_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44216 | assign zext_ln840_182_fu_33688_p1 = add_ln840_1255_fu_33682_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44218:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1256_fu_33692_p2' generates 3 bits.
[2025-10-21 18:08:54,677] 44218 | assign zext_ln840_183_fu_33698_p1 = add_ln840_1256_fu_33692_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44220:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1257_fu_33702_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44220 | assign zext_ln840_184_fu_33708_p1 = add_ln840_1257_fu_33702_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44222:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1258_fu_33712_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44222 | assign zext_ln840_185_fu_33718_p1 = add_ln840_1258_fu_33712_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44224:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1259_fu_33722_p2' generates 3 bits.
[2025-10-21 18:08:54,677] 44224 | assign zext_ln840_186_fu_33728_p1 = add_ln840_1259_fu_33722_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44226:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_268_fu_33884_p2' generates 1 bits.
[2025-10-21 18:08:54,677] 44226 | assign zext_ln840_187_fu_33890_p1 = icmp_ln1039_268_fu_33884_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44228:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1263_fu_33900_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44228 | assign zext_ln840_188_fu_33906_p1 = add_ln840_1263_fu_33900_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44230:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1264_fu_33910_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44230 | assign zext_ln840_189_fu_33916_p1 = add_ln840_1264_fu_33910_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44232:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1046_fu_29532_p2' generates 3 bits.
[2025-10-21 18:08:54,677] 44232 | assign zext_ln840_18_fu_29538_p1 = add_ln840_1046_fu_29532_p2;
[2025-10-21 18:08:54,677]       |                                  ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44234:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1265_fu_33920_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44234 | assign zext_ln840_190_fu_33926_p1 = add_ln840_1265_fu_33920_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44236:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1267_fu_33936_p2' generates 3 bits.
[2025-10-21 18:08:54,677] 44236 | assign zext_ln840_191_fu_33942_p1 = add_ln840_1267_fu_33936_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44238:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1268_fu_33946_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44238 | assign zext_ln840_192_fu_33952_p1 = add_ln840_1268_fu_33946_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44240:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1269_fu_33956_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44240 | assign zext_ln840_193_fu_33962_p1 = add_ln840_1269_fu_33956_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44242:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1270_fu_33966_p2' generates 3 bits.
[2025-10-21 18:08:54,677] 44242 | assign zext_ln840_194_fu_33972_p1 = add_ln840_1270_fu_33966_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44244:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1271_fu_33976_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44244 | assign zext_ln840_195_fu_33982_p1 = add_ln840_1271_fu_33976_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44246:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1272_fu_33986_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44246 | assign zext_ln840_196_fu_33992_p1 = add_ln840_1272_fu_33986_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44248:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1273_fu_33996_p2' generates 3 bits.
[2025-10-21 18:08:54,677] 44248 | assign zext_ln840_197_fu_34002_p1 = add_ln840_1273_fu_33996_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44250:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_283_fu_34158_p2' generates 1 bits.
[2025-10-21 18:08:54,677] 44250 | assign zext_ln840_198_fu_34164_p1 = icmp_ln1039_283_fu_34158_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,677] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44252:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1277_fu_34174_p2' generates 2 bits.
[2025-10-21 18:08:54,677] 44252 | assign zext_ln840_199_fu_34180_p1 = add_ln840_1277_fu_34174_p2;
[2025-10-21 18:08:54,677]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44254:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1047_fu_29542_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44254 | assign zext_ln840_19_fu_29548_p1 = add_ln840_1047_fu_29542_p2;
[2025-10-21 18:08:54,678]       |                                  ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44256:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1025_fu_29192_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44256 | assign zext_ln840_1_fu_29198_p1 = add_ln840_1025_fu_29192_p2;
[2025-10-21 18:08:54,678]       |                                 ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44258:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1278_fu_34184_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44258 | assign zext_ln840_200_fu_34190_p1 = add_ln840_1278_fu_34184_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44260:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1279_fu_34194_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44260 | assign zext_ln840_201_fu_34200_p1 = add_ln840_1279_fu_34194_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44262:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1281_fu_34210_p2' generates 3 bits.
[2025-10-21 18:08:54,678] 44262 | assign zext_ln840_202_fu_34216_p1 = add_ln840_1281_fu_34210_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44264:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1282_fu_34220_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44264 | assign zext_ln840_203_fu_34226_p1 = add_ln840_1282_fu_34220_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44266:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1283_fu_34230_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44266 | assign zext_ln840_204_fu_34236_p1 = add_ln840_1283_fu_34230_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44268:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1284_fu_34240_p2' generates 3 bits.
[2025-10-21 18:08:54,678] 44268 | assign zext_ln840_205_fu_34246_p1 = add_ln840_1284_fu_34240_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44270:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1285_fu_34250_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44270 | assign zext_ln840_206_fu_34256_p1 = add_ln840_1285_fu_34250_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44272:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1286_fu_34260_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44272 | assign zext_ln840_207_fu_34266_p1 = add_ln840_1286_fu_34260_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44274:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1287_fu_34270_p2' generates 3 bits.
[2025-10-21 18:08:54,678] 44274 | assign zext_ln840_208_fu_34276_p1 = add_ln840_1287_fu_34270_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44276:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_298_fu_34432_p2' generates 1 bits.
[2025-10-21 18:08:54,678] 44276 | assign zext_ln840_209_fu_34438_p1 = icmp_ln1039_298_fu_34432_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44278:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1048_fu_29552_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44278 | assign zext_ln840_20_fu_29558_p1 = add_ln840_1048_fu_29552_p2;
[2025-10-21 18:08:54,678]       |                                  ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44280:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1291_fu_34448_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44280 | assign zext_ln840_210_fu_34454_p1 = add_ln840_1291_fu_34448_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44282:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1292_fu_34458_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44282 | assign zext_ln840_211_fu_34464_p1 = add_ln840_1292_fu_34458_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44284:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1293_fu_34468_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44284 | assign zext_ln840_212_fu_34474_p1 = add_ln840_1293_fu_34468_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44286:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1295_fu_34484_p2' generates 3 bits.
[2025-10-21 18:08:54,678] 44286 | assign zext_ln840_213_fu_34490_p1 = add_ln840_1295_fu_34484_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44288:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1296_fu_34494_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44288 | assign zext_ln840_214_fu_34500_p1 = add_ln840_1296_fu_34494_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44290:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1297_fu_34504_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44290 | assign zext_ln840_215_fu_34510_p1 = add_ln840_1297_fu_34504_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44292:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1298_fu_34514_p2' generates 3 bits.
[2025-10-21 18:08:54,678] 44292 | assign zext_ln840_216_fu_34520_p1 = add_ln840_1298_fu_34514_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44294:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1299_fu_34524_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44294 | assign zext_ln840_217_fu_34530_p1 = add_ln840_1299_fu_34524_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44296:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1300_fu_34534_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44296 | assign zext_ln840_218_fu_34540_p1 = add_ln840_1300_fu_34534_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44298:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1301_fu_34544_p2' generates 3 bits.
[2025-10-21 18:08:54,678] 44298 | assign zext_ln840_219_fu_34550_p1 = add_ln840_1301_fu_34544_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44300:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1049_fu_29562_p2' generates 3 bits.
[2025-10-21 18:08:54,678] 44300 | assign zext_ln840_21_fu_29568_p1 = add_ln840_1049_fu_29562_p2;
[2025-10-21 18:08:54,678]       |                                  ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44302:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_313_fu_34706_p2' generates 1 bits.
[2025-10-21 18:08:54,678] 44302 | assign zext_ln840_220_fu_34712_p1 = icmp_ln1039_313_fu_34706_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44304:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1305_fu_34722_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44304 | assign zext_ln840_221_fu_34728_p1 = add_ln840_1305_fu_34722_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44306:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1306_fu_34732_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44306 | assign zext_ln840_222_fu_34738_p1 = add_ln840_1306_fu_34732_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44308:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1307_fu_34742_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44308 | assign zext_ln840_223_fu_34748_p1 = add_ln840_1307_fu_34742_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44310:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1309_fu_34758_p2' generates 3 bits.
[2025-10-21 18:08:54,678] 44310 | assign zext_ln840_224_fu_34764_p1 = add_ln840_1309_fu_34758_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44312:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1310_fu_34768_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44312 | assign zext_ln840_225_fu_34774_p1 = add_ln840_1310_fu_34768_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44314:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1311_fu_34778_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44314 | assign zext_ln840_226_fu_34784_p1 = add_ln840_1311_fu_34778_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44316:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1312_fu_34788_p2' generates 3 bits.
[2025-10-21 18:08:54,678] 44316 | assign zext_ln840_227_fu_34794_p1 = add_ln840_1312_fu_34788_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44318:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1313_fu_34798_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44318 | assign zext_ln840_228_fu_34804_p1 = add_ln840_1313_fu_34798_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44320:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1314_fu_34808_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44320 | assign zext_ln840_229_fu_34814_p1 = add_ln840_1314_fu_34808_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44322:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_43_fu_29724_p2' generates 1 bits.
[2025-10-21 18:08:54,678] 44322 | assign zext_ln840_22_fu_29730_p1 = icmp_ln1039_43_fu_29724_p2;
[2025-10-21 18:08:54,678]       |                                  ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44324:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1315_fu_34818_p2' generates 3 bits.
[2025-10-21 18:08:54,678] 44324 | assign zext_ln840_230_fu_34824_p1 = add_ln840_1315_fu_34818_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44326:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_328_fu_34980_p2' generates 1 bits.
[2025-10-21 18:08:54,678] 44326 | assign zext_ln840_231_fu_34986_p1 = icmp_ln1039_328_fu_34980_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44328:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1319_fu_34996_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44328 | assign zext_ln840_232_fu_35002_p1 = add_ln840_1319_fu_34996_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44330:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1320_fu_35006_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44330 | assign zext_ln840_233_fu_35012_p1 = add_ln840_1320_fu_35006_p2;
[2025-10-21 18:08:54,678]       |                                   ^
[2025-10-21 18:08:54,678] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44332:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1321_fu_35016_p2' generates 2 bits.
[2025-10-21 18:08:54,678] 44332 | assign zext_ln840_234_fu_35022_p1 = add_ln840_1321_fu_35016_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44334:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1323_fu_35032_p2' generates 3 bits.
[2025-10-21 18:08:54,679] 44334 | assign zext_ln840_235_fu_35038_p1 = add_ln840_1323_fu_35032_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44336:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1324_fu_35042_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44336 | assign zext_ln840_236_fu_35048_p1 = add_ln840_1324_fu_35042_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44338:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1325_fu_35052_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44338 | assign zext_ln840_237_fu_35058_p1 = add_ln840_1325_fu_35052_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44340:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1326_fu_35062_p2' generates 3 bits.
[2025-10-21 18:08:54,679] 44340 | assign zext_ln840_238_fu_35068_p1 = add_ln840_1326_fu_35062_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44342:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1327_fu_35072_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44342 | assign zext_ln840_239_fu_35078_p1 = add_ln840_1327_fu_35072_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44344:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1053_fu_29740_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44344 | assign zext_ln840_23_fu_29746_p1 = add_ln840_1053_fu_29740_p2;
[2025-10-21 18:08:54,679]       |                                  ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44346:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1328_fu_35082_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44346 | assign zext_ln840_240_fu_35088_p1 = add_ln840_1328_fu_35082_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44348:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1329_fu_35092_p2' generates 3 bits.
[2025-10-21 18:08:54,679] 44348 | assign zext_ln840_241_fu_35098_p1 = add_ln840_1329_fu_35092_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44350:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_343_fu_35254_p2' generates 1 bits.
[2025-10-21 18:08:54,679] 44350 | assign zext_ln840_242_fu_35260_p1 = icmp_ln1039_343_fu_35254_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44352:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1333_fu_35270_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44352 | assign zext_ln840_243_fu_35276_p1 = add_ln840_1333_fu_35270_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44354:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1334_fu_35280_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44354 | assign zext_ln840_244_fu_35286_p1 = add_ln840_1334_fu_35280_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44356:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1335_fu_35290_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44356 | assign zext_ln840_245_fu_35296_p1 = add_ln840_1335_fu_35290_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44358:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1337_fu_35306_p2' generates 3 bits.
[2025-10-21 18:08:54,679] 44358 | assign zext_ln840_246_fu_35312_p1 = add_ln840_1337_fu_35306_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44360:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1338_fu_35316_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44360 | assign zext_ln840_247_fu_35322_p1 = add_ln840_1338_fu_35316_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44362:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1339_fu_35326_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44362 | assign zext_ln840_248_fu_35332_p1 = add_ln840_1339_fu_35326_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44364:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1340_fu_35336_p2' generates 3 bits.
[2025-10-21 18:08:54,679] 44364 | assign zext_ln840_249_fu_35342_p1 = add_ln840_1340_fu_35336_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44366:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1054_fu_29750_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44366 | assign zext_ln840_24_fu_29756_p1 = add_ln840_1054_fu_29750_p2;
[2025-10-21 18:08:54,679]       |                                  ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44368:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1341_fu_35346_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44368 | assign zext_ln840_250_fu_35352_p1 = add_ln840_1341_fu_35346_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44370:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1342_fu_35356_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44370 | assign zext_ln840_251_fu_35362_p1 = add_ln840_1342_fu_35356_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44372:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1343_fu_35366_p2' generates 3 bits.
[2025-10-21 18:08:54,679] 44372 | assign zext_ln840_252_fu_35372_p1 = add_ln840_1343_fu_35366_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44374:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_358_fu_35528_p2' generates 1 bits.
[2025-10-21 18:08:54,679] 44374 | assign zext_ln840_253_fu_35534_p1 = icmp_ln1039_358_fu_35528_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44376:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1347_fu_35544_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44376 | assign zext_ln840_254_fu_35550_p1 = add_ln840_1347_fu_35544_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44378:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1348_fu_35554_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44378 | assign zext_ln840_255_fu_35560_p1 = add_ln840_1348_fu_35554_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44380:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1349_fu_35564_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44380 | assign zext_ln840_256_fu_35570_p1 = add_ln840_1349_fu_35564_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44382:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1351_fu_35580_p2' generates 3 bits.
[2025-10-21 18:08:54,679] 44382 | assign zext_ln840_257_fu_35586_p1 = add_ln840_1351_fu_35580_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44384:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1352_fu_35590_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44384 | assign zext_ln840_258_fu_35596_p1 = add_ln840_1352_fu_35590_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44386:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1353_fu_35600_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44386 | assign zext_ln840_259_fu_35606_p1 = add_ln840_1353_fu_35600_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44388:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1055_fu_29760_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44388 | assign zext_ln840_25_fu_29766_p1 = add_ln840_1055_fu_29760_p2;
[2025-10-21 18:08:54,679]       |                                  ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44390:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1354_fu_35610_p2' generates 3 bits.
[2025-10-21 18:08:54,679] 44390 | assign zext_ln840_260_fu_35616_p1 = add_ln840_1354_fu_35610_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44392:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1355_fu_35620_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44392 | assign zext_ln840_261_fu_35626_p1 = add_ln840_1355_fu_35620_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44394:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1356_fu_35630_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44394 | assign zext_ln840_262_fu_35636_p1 = add_ln840_1356_fu_35630_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44396:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1357_fu_35640_p2' generates 3 bits.
[2025-10-21 18:08:54,679] 44396 | assign zext_ln840_263_fu_35646_p1 = add_ln840_1357_fu_35640_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44398:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_373_fu_35802_p2' generates 1 bits.
[2025-10-21 18:08:54,679] 44398 | assign zext_ln840_264_fu_35808_p1 = icmp_ln1039_373_fu_35802_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44400:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1361_fu_35818_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44400 | assign zext_ln840_265_fu_35824_p1 = add_ln840_1361_fu_35818_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44402:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1362_fu_35828_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44402 | assign zext_ln840_266_fu_35834_p1 = add_ln840_1362_fu_35828_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44404:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1363_fu_35838_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44404 | assign zext_ln840_267_fu_35844_p1 = add_ln840_1363_fu_35838_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44406:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1365_fu_35854_p2' generates 3 bits.
[2025-10-21 18:08:54,679] 44406 | assign zext_ln840_268_fu_35860_p1 = add_ln840_1365_fu_35854_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44408:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1366_fu_35864_p2' generates 2 bits.
[2025-10-21 18:08:54,679] 44408 | assign zext_ln840_269_fu_35870_p1 = add_ln840_1366_fu_35864_p2;
[2025-10-21 18:08:54,679]       |                                   ^
[2025-10-21 18:08:54,679] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44410:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1057_fu_29776_p2' generates 3 bits.
[2025-10-21 18:08:54,679] 44410 | assign zext_ln840_26_fu_29782_p1 = add_ln840_1057_fu_29776_p2;
[2025-10-21 18:08:54,680]       |                                  ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44412:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1367_fu_35874_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44412 | assign zext_ln840_270_fu_35880_p1 = add_ln840_1367_fu_35874_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44414:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1368_fu_35884_p2' generates 3 bits.
[2025-10-21 18:08:54,680] 44414 | assign zext_ln840_271_fu_35890_p1 = add_ln840_1368_fu_35884_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44416:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1369_fu_35894_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44416 | assign zext_ln840_272_fu_35900_p1 = add_ln840_1369_fu_35894_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44418:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1370_fu_35904_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44418 | assign zext_ln840_273_fu_35910_p1 = add_ln840_1370_fu_35904_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44420:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1371_fu_35914_p2' generates 3 bits.
[2025-10-21 18:08:54,680] 44420 | assign zext_ln840_274_fu_35920_p1 = add_ln840_1371_fu_35914_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44422:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_388_fu_36096_p2' generates 1 bits.
[2025-10-21 18:08:54,680] 44422 | assign zext_ln840_275_fu_36102_p1 = icmp_ln1039_388_fu_36096_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44424:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1375_fu_36112_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44424 | assign zext_ln840_276_fu_36118_p1 = add_ln840_1375_fu_36112_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44426:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1376_fu_36122_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44426 | assign zext_ln840_277_fu_36128_p1 = add_ln840_1376_fu_36122_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44428:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1377_fu_36132_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44428 | assign zext_ln840_278_fu_36138_p1 = add_ln840_1377_fu_36132_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44430:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1379_fu_36148_p2' generates 3 bits.
[2025-10-21 18:08:54,680] 44430 | assign zext_ln840_279_fu_36154_p1 = add_ln840_1379_fu_36148_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44432:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1058_fu_29786_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44432 | assign zext_ln840_27_fu_29792_p1 = add_ln840_1058_fu_29786_p2;
[2025-10-21 18:08:54,680]       |                                  ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44434:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1380_fu_36158_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44434 | assign zext_ln840_280_fu_36164_p1 = add_ln840_1380_fu_36158_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44436:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1381_fu_36168_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44436 | assign zext_ln840_281_fu_36174_p1 = add_ln840_1381_fu_36168_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44438:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1382_fu_36178_p2' generates 3 bits.
[2025-10-21 18:08:54,680] 44438 | assign zext_ln840_282_fu_36184_p1 = add_ln840_1382_fu_36178_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44440:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1383_fu_36188_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44440 | assign zext_ln840_283_fu_36194_p1 = add_ln840_1383_fu_36188_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44442:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1384_fu_36198_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44442 | assign zext_ln840_284_fu_36204_p1 = add_ln840_1384_fu_36198_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44444:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1385_fu_36208_p2' generates 3 bits.
[2025-10-21 18:08:54,680] 44444 | assign zext_ln840_285_fu_36214_p1 = add_ln840_1385_fu_36208_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44446:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_403_fu_36370_p2' generates 1 bits.
[2025-10-21 18:08:54,680] 44446 | assign zext_ln840_286_fu_36376_p1 = icmp_ln1039_403_fu_36370_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44448:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1389_fu_36386_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44448 | assign zext_ln840_287_fu_36392_p1 = add_ln840_1389_fu_36386_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44450:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1390_fu_36396_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44450 | assign zext_ln840_288_fu_36402_p1 = add_ln840_1390_fu_36396_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44452:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1391_fu_36406_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44452 | assign zext_ln840_289_fu_36412_p1 = add_ln840_1391_fu_36406_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44454:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1059_fu_29796_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44454 | assign zext_ln840_28_fu_29802_p1 = add_ln840_1059_fu_29796_p2;
[2025-10-21 18:08:54,680]       |                                  ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44456:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1393_fu_36422_p2' generates 3 bits.
[2025-10-21 18:08:54,680] 44456 | assign zext_ln840_290_fu_36428_p1 = add_ln840_1393_fu_36422_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44458:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1394_fu_36432_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44458 | assign zext_ln840_291_fu_36438_p1 = add_ln840_1394_fu_36432_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44460:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1395_fu_36442_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44460 | assign zext_ln840_292_fu_36448_p1 = add_ln840_1395_fu_36442_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44462:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1396_fu_36452_p2' generates 3 bits.
[2025-10-21 18:08:54,680] 44462 | assign zext_ln840_293_fu_36458_p1 = add_ln840_1396_fu_36452_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44464:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1397_fu_36462_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44464 | assign zext_ln840_294_fu_36468_p1 = add_ln840_1397_fu_36462_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44466:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1398_fu_36472_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44466 | assign zext_ln840_295_fu_36478_p1 = add_ln840_1398_fu_36472_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44468:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1399_fu_36482_p2' generates 3 bits.
[2025-10-21 18:08:54,680] 44468 | assign zext_ln840_296_fu_36488_p1 = add_ln840_1399_fu_36482_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44470:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_418_fu_36654_p2' generates 1 bits.
[2025-10-21 18:08:54,680] 44470 | assign zext_ln840_297_fu_36660_p1 = icmp_ln1039_418_fu_36654_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44472:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1403_fu_36670_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44472 | assign zext_ln840_298_fu_36676_p1 = add_ln840_1403_fu_36670_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44474:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1404_fu_36680_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44474 | assign zext_ln840_299_fu_36686_p1 = add_ln840_1404_fu_36680_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44476:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1060_fu_29806_p2' generates 3 bits.
[2025-10-21 18:08:54,680] 44476 | assign zext_ln840_29_fu_29812_p1 = add_ln840_1060_fu_29806_p2;
[2025-10-21 18:08:54,680]       |                                  ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44478:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1026_fu_29202_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44478 | assign zext_ln840_2_fu_29208_p1 = add_ln840_1026_fu_29202_p2;
[2025-10-21 18:08:54,680]       |                                 ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44480:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1405_fu_36690_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44480 | assign zext_ln840_300_fu_36696_p1 = add_ln840_1405_fu_36690_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44482:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1407_fu_36706_p2' generates 3 bits.
[2025-10-21 18:08:54,680] 44482 | assign zext_ln840_301_fu_36712_p1 = add_ln840_1407_fu_36706_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,680] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44484:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1408_fu_36716_p2' generates 2 bits.
[2025-10-21 18:08:54,680] 44484 | assign zext_ln840_302_fu_36722_p1 = add_ln840_1408_fu_36716_p2;
[2025-10-21 18:08:54,680]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44486:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1409_fu_36726_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44486 | assign zext_ln840_303_fu_36732_p1 = add_ln840_1409_fu_36726_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44488:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1410_fu_36736_p2' generates 3 bits.
[2025-10-21 18:08:54,681] 44488 | assign zext_ln840_304_fu_36742_p1 = add_ln840_1410_fu_36736_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44490:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1411_fu_36746_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44490 | assign zext_ln840_305_fu_36752_p1 = add_ln840_1411_fu_36746_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44492:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1412_fu_36756_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44492 | assign zext_ln840_306_fu_36762_p1 = add_ln840_1412_fu_36756_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44494:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1413_fu_36766_p2' generates 3 bits.
[2025-10-21 18:08:54,681] 44494 | assign zext_ln840_307_fu_36772_p1 = add_ln840_1413_fu_36766_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44496:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_433_fu_36928_p2' generates 1 bits.
[2025-10-21 18:08:54,681] 44496 | assign zext_ln840_308_fu_36934_p1 = icmp_ln1039_433_fu_36928_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44498:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1417_fu_36944_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44498 | assign zext_ln840_309_fu_36950_p1 = add_ln840_1417_fu_36944_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44500:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1061_fu_29816_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44500 | assign zext_ln840_30_fu_29822_p1 = add_ln840_1061_fu_29816_p2;
[2025-10-21 18:08:54,681]       |                                  ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44502:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1418_fu_36954_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44502 | assign zext_ln840_310_fu_36960_p1 = add_ln840_1418_fu_36954_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44504:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1419_fu_36964_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44504 | assign zext_ln840_311_fu_36970_p1 = add_ln840_1419_fu_36964_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44506:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1421_fu_36980_p2' generates 3 bits.
[2025-10-21 18:08:54,681] 44506 | assign zext_ln840_312_fu_36986_p1 = add_ln840_1421_fu_36980_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44508:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1422_fu_36990_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44508 | assign zext_ln840_313_fu_36996_p1 = add_ln840_1422_fu_36990_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44510:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1423_fu_37000_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44510 | assign zext_ln840_314_fu_37006_p1 = add_ln840_1423_fu_37000_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44512:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1424_fu_37010_p2' generates 3 bits.
[2025-10-21 18:08:54,681] 44512 | assign zext_ln840_315_fu_37016_p1 = add_ln840_1424_fu_37010_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44514:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1425_fu_37020_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44514 | assign zext_ln840_316_fu_37026_p1 = add_ln840_1425_fu_37020_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44516:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1426_fu_37030_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44516 | assign zext_ln840_317_fu_37036_p1 = add_ln840_1426_fu_37030_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44518:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1427_fu_37040_p2' generates 3 bits.
[2025-10-21 18:08:54,681] 44518 | assign zext_ln840_318_fu_37046_p1 = add_ln840_1427_fu_37040_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44520:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_448_fu_37202_p2' generates 1 bits.
[2025-10-21 18:08:54,681] 44520 | assign zext_ln840_319_fu_37208_p1 = icmp_ln1039_448_fu_37202_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44522:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1062_fu_29826_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44522 | assign zext_ln840_31_fu_29832_p1 = add_ln840_1062_fu_29826_p2;
[2025-10-21 18:08:54,681]       |                                  ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44524:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1431_fu_37218_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44524 | assign zext_ln840_320_fu_37224_p1 = add_ln840_1431_fu_37218_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44526:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1432_fu_37228_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44526 | assign zext_ln840_321_fu_37234_p1 = add_ln840_1432_fu_37228_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44528:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1433_fu_37238_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44528 | assign zext_ln840_322_fu_37244_p1 = add_ln840_1433_fu_37238_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44530:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1435_fu_37254_p2' generates 3 bits.
[2025-10-21 18:08:54,681] 44530 | assign zext_ln840_323_fu_37260_p1 = add_ln840_1435_fu_37254_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44532:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1436_fu_37264_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44532 | assign zext_ln840_324_fu_37270_p1 = add_ln840_1436_fu_37264_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44534:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1437_fu_37274_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44534 | assign zext_ln840_325_fu_37280_p1 = add_ln840_1437_fu_37274_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44536:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1438_fu_37284_p2' generates 3 bits.
[2025-10-21 18:08:54,681] 44536 | assign zext_ln840_326_fu_37290_p1 = add_ln840_1438_fu_37284_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44538:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1439_fu_37294_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44538 | assign zext_ln840_327_fu_37300_p1 = add_ln840_1439_fu_37294_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44540:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1440_fu_37304_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44540 | assign zext_ln840_328_fu_37310_p1 = add_ln840_1440_fu_37304_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44542:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1441_fu_37314_p2' generates 3 bits.
[2025-10-21 18:08:54,681] 44542 | assign zext_ln840_329_fu_37320_p1 = add_ln840_1441_fu_37314_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44544:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1063_fu_29836_p2' generates 3 bits.
[2025-10-21 18:08:54,681] 44544 | assign zext_ln840_32_fu_29842_p1 = add_ln840_1063_fu_29836_p2;
[2025-10-21 18:08:54,681]       |                                  ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44546:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_463_fu_37486_p2' generates 1 bits.
[2025-10-21 18:08:54,681] 44546 | assign zext_ln840_330_fu_37492_p1 = icmp_ln1039_463_fu_37486_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44548:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1445_fu_37502_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44548 | assign zext_ln840_331_fu_37508_p1 = add_ln840_1445_fu_37502_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44550:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1446_fu_37512_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44550 | assign zext_ln840_332_fu_37518_p1 = add_ln840_1446_fu_37512_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44552:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1447_fu_37522_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44552 | assign zext_ln840_333_fu_37528_p1 = add_ln840_1447_fu_37522_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44554:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1449_fu_37538_p2' generates 3 bits.
[2025-10-21 18:08:54,681] 44554 | assign zext_ln840_334_fu_37544_p1 = add_ln840_1449_fu_37538_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44556:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1450_fu_37548_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44556 | assign zext_ln840_335_fu_37554_p1 = add_ln840_1450_fu_37548_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44558:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1451_fu_37558_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44558 | assign zext_ln840_336_fu_37564_p1 = add_ln840_1451_fu_37558_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44560:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1452_fu_37568_p2' generates 3 bits.
[2025-10-21 18:08:54,681] 44560 | assign zext_ln840_337_fu_37574_p1 = add_ln840_1452_fu_37568_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,681] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44562:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1453_fu_37578_p2' generates 2 bits.
[2025-10-21 18:08:54,681] 44562 | assign zext_ln840_338_fu_37584_p1 = add_ln840_1453_fu_37578_p2;
[2025-10-21 18:08:54,681]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44564:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1454_fu_37588_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44564 | assign zext_ln840_339_fu_37594_p1 = add_ln840_1454_fu_37588_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44566:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_58_fu_30008_p2' generates 1 bits.
[2025-10-21 18:08:54,682] 44566 | assign zext_ln840_33_fu_30014_p1 = icmp_ln1039_58_fu_30008_p2;
[2025-10-21 18:08:54,682]       |                                  ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44568:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1455_fu_37598_p2' generates 3 bits.
[2025-10-21 18:08:54,682] 44568 | assign zext_ln840_340_fu_37604_p1 = add_ln840_1455_fu_37598_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44570:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_478_fu_37760_p2' generates 1 bits.
[2025-10-21 18:08:54,682] 44570 | assign zext_ln840_341_fu_37766_p1 = icmp_ln1039_478_fu_37760_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44572:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1459_fu_37776_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44572 | assign zext_ln840_342_fu_37782_p1 = add_ln840_1459_fu_37776_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44574:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1460_fu_37786_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44574 | assign zext_ln840_343_fu_37792_p1 = add_ln840_1460_fu_37786_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44576:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1461_fu_37796_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44576 | assign zext_ln840_344_fu_37802_p1 = add_ln840_1461_fu_37796_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44578:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1463_fu_37812_p2' generates 3 bits.
[2025-10-21 18:08:54,682] 44578 | assign zext_ln840_345_fu_37818_p1 = add_ln840_1463_fu_37812_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44580:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1464_fu_37822_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44580 | assign zext_ln840_346_fu_37828_p1 = add_ln840_1464_fu_37822_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44582:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1465_fu_37832_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44582 | assign zext_ln840_347_fu_37838_p1 = add_ln840_1465_fu_37832_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44584:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1466_fu_37842_p2' generates 3 bits.
[2025-10-21 18:08:54,682] 44584 | assign zext_ln840_348_fu_37848_p1 = add_ln840_1466_fu_37842_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44586:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1467_fu_37852_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44586 | assign zext_ln840_349_fu_37858_p1 = add_ln840_1467_fu_37852_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44588:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1067_fu_30024_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44588 | assign zext_ln840_34_fu_30030_p1 = add_ln840_1067_fu_30024_p2;
[2025-10-21 18:08:54,682]       |                                  ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1468_fu_37862_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44590 | assign zext_ln840_350_fu_37868_p1 = add_ln840_1468_fu_37862_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44592:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1469_fu_37872_p2' generates 3 bits.
[2025-10-21 18:08:54,682] 44592 | assign zext_ln840_351_fu_37878_p1 = add_ln840_1469_fu_37872_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44594:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_493_fu_38034_p2' generates 1 bits.
[2025-10-21 18:08:54,682] 44594 | assign zext_ln840_352_fu_38040_p1 = icmp_ln1039_493_fu_38034_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44596:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1473_fu_38050_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44596 | assign zext_ln840_353_fu_38056_p1 = add_ln840_1473_fu_38050_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1474_fu_38060_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44598 | assign zext_ln840_354_fu_38066_p1 = add_ln840_1474_fu_38060_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44600:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1475_fu_38070_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44600 | assign zext_ln840_355_fu_38076_p1 = add_ln840_1475_fu_38070_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44602:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1477_fu_38086_p2' generates 3 bits.
[2025-10-21 18:08:54,682] 44602 | assign zext_ln840_356_fu_38092_p1 = add_ln840_1477_fu_38086_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44604:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1478_fu_38096_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44604 | assign zext_ln840_357_fu_38102_p1 = add_ln840_1478_fu_38096_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44606:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1479_fu_38106_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44606 | assign zext_ln840_358_fu_38112_p1 = add_ln840_1479_fu_38106_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44608:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1480_fu_38116_p2' generates 3 bits.
[2025-10-21 18:08:54,682] 44608 | assign zext_ln840_359_fu_38122_p1 = add_ln840_1480_fu_38116_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44610:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1068_fu_30034_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44610 | assign zext_ln840_35_fu_30040_p1 = add_ln840_1068_fu_30034_p2;
[2025-10-21 18:08:54,682]       |                                  ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44612:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1481_fu_38126_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44612 | assign zext_ln840_360_fu_38132_p1 = add_ln840_1481_fu_38126_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1482_fu_38136_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44614 | assign zext_ln840_361_fu_38142_p1 = add_ln840_1482_fu_38136_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44616:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1483_fu_38146_p2' generates 3 bits.
[2025-10-21 18:08:54,682] 44616 | assign zext_ln840_362_fu_38152_p1 = add_ln840_1483_fu_38146_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44618:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_508_fu_38308_p2' generates 1 bits.
[2025-10-21 18:08:54,682] 44618 | assign zext_ln840_363_fu_38314_p1 = icmp_ln1039_508_fu_38308_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44620:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1487_fu_38324_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44620 | assign zext_ln840_364_fu_38330_p1 = add_ln840_1487_fu_38324_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44622:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1488_fu_38334_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44622 | assign zext_ln840_365_fu_38340_p1 = add_ln840_1488_fu_38334_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44624:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1489_fu_38344_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44624 | assign zext_ln840_366_fu_38350_p1 = add_ln840_1489_fu_38344_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44626:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1491_fu_38360_p2' generates 3 bits.
[2025-10-21 18:08:54,682] 44626 | assign zext_ln840_367_fu_38366_p1 = add_ln840_1491_fu_38360_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44628:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1492_fu_38370_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44628 | assign zext_ln840_368_fu_38376_p1 = add_ln840_1492_fu_38370_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44630:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1493_fu_38380_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44630 | assign zext_ln840_369_fu_38386_p1 = add_ln840_1493_fu_38380_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44632:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1069_fu_30044_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44632 | assign zext_ln840_36_fu_30050_p1 = add_ln840_1069_fu_30044_p2;
[2025-10-21 18:08:54,682]       |                                  ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44634:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1494_fu_38390_p2' generates 3 bits.
[2025-10-21 18:08:54,682] 44634 | assign zext_ln840_370_fu_38396_p1 = add_ln840_1494_fu_38390_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44636:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1495_fu_38400_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44636 | assign zext_ln840_371_fu_38406_p1 = add_ln840_1495_fu_38400_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1496_fu_38410_p2' generates 2 bits.
[2025-10-21 18:08:54,682] 44638 | assign zext_ln840_372_fu_38416_p1 = add_ln840_1496_fu_38410_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44640:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1497_fu_38420_p2' generates 3 bits.
[2025-10-21 18:08:54,682] 44640 | assign zext_ln840_373_fu_38426_p1 = add_ln840_1497_fu_38420_p2;
[2025-10-21 18:08:54,682]       |                                   ^
[2025-10-21 18:08:54,682] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44642:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_523_fu_38582_p2' generates 1 bits.
[2025-10-21 18:08:54,683] 44642 | assign zext_ln840_374_fu_38588_p1 = icmp_ln1039_523_fu_38582_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44644:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1501_fu_38598_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44644 | assign zext_ln840_375_fu_38604_p1 = add_ln840_1501_fu_38598_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44646:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1502_fu_38608_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44646 | assign zext_ln840_376_fu_38614_p1 = add_ln840_1502_fu_38608_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44648:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1503_fu_38618_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44648 | assign zext_ln840_377_fu_38624_p1 = add_ln840_1503_fu_38618_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44650:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1505_fu_38634_p2' generates 3 bits.
[2025-10-21 18:08:54,683] 44650 | assign zext_ln840_378_fu_38640_p1 = add_ln840_1505_fu_38634_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44652:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1506_fu_38644_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44652 | assign zext_ln840_379_fu_38650_p1 = add_ln840_1506_fu_38644_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44654:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1071_fu_30060_p2' generates 3 bits.
[2025-10-21 18:08:54,683] 44654 | assign zext_ln840_37_fu_30066_p1 = add_ln840_1071_fu_30060_p2;
[2025-10-21 18:08:54,683]       |                                  ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44656:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1507_fu_38654_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44656 | assign zext_ln840_380_fu_38660_p1 = add_ln840_1507_fu_38654_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44658:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1508_fu_38664_p2' generates 3 bits.
[2025-10-21 18:08:54,683] 44658 | assign zext_ln840_381_fu_38670_p1 = add_ln840_1508_fu_38664_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44660:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1509_fu_38674_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44660 | assign zext_ln840_382_fu_38680_p1 = add_ln840_1509_fu_38674_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44662:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1510_fu_38684_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44662 | assign zext_ln840_383_fu_38690_p1 = add_ln840_1510_fu_38684_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44664:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1511_fu_38694_p2' generates 3 bits.
[2025-10-21 18:08:54,683] 44664 | assign zext_ln840_384_fu_38700_p1 = add_ln840_1511_fu_38694_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44666:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_538_fu_38876_p2' generates 1 bits.
[2025-10-21 18:08:54,683] 44666 | assign zext_ln840_385_fu_38882_p1 = icmp_ln1039_538_fu_38876_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44668:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1515_fu_38892_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44668 | assign zext_ln840_386_fu_38898_p1 = add_ln840_1515_fu_38892_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44670:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1516_fu_38902_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44670 | assign zext_ln840_387_fu_38908_p1 = add_ln840_1516_fu_38902_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44672:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1517_fu_38912_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44672 | assign zext_ln840_388_fu_38918_p1 = add_ln840_1517_fu_38912_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44674:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1519_fu_38928_p2' generates 3 bits.
[2025-10-21 18:08:54,683] 44674 | assign zext_ln840_389_fu_38934_p1 = add_ln840_1519_fu_38928_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44676:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1072_fu_30070_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44676 | assign zext_ln840_38_fu_30076_p1 = add_ln840_1072_fu_30070_p2;
[2025-10-21 18:08:54,683]       |                                  ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44678:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1520_fu_38938_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44678 | assign zext_ln840_390_fu_38944_p1 = add_ln840_1520_fu_38938_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44680:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1521_fu_38948_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44680 | assign zext_ln840_391_fu_38954_p1 = add_ln840_1521_fu_38948_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44682:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1522_fu_38958_p2' generates 3 bits.
[2025-10-21 18:08:54,683] 44682 | assign zext_ln840_392_fu_38964_p1 = add_ln840_1522_fu_38958_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44684:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1523_fu_38968_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44684 | assign zext_ln840_393_fu_38974_p1 = add_ln840_1523_fu_38968_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44686:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1524_fu_38978_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44686 | assign zext_ln840_394_fu_38984_p1 = add_ln840_1524_fu_38978_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44688:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1525_fu_38988_p2' generates 3 bits.
[2025-10-21 18:08:54,683] 44688 | assign zext_ln840_395_fu_38994_p1 = add_ln840_1525_fu_38988_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44690:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_553_fu_39160_p2' generates 1 bits.
[2025-10-21 18:08:54,683] 44690 | assign zext_ln840_396_fu_39166_p1 = icmp_ln1039_553_fu_39160_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44692:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1529_fu_39176_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44692 | assign zext_ln840_397_fu_39182_p1 = add_ln840_1529_fu_39176_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44694:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1530_fu_39186_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44694 | assign zext_ln840_398_fu_39192_p1 = add_ln840_1530_fu_39186_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44696:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1531_fu_39196_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44696 | assign zext_ln840_399_fu_39202_p1 = add_ln840_1531_fu_39196_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44698:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1073_fu_30080_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44698 | assign zext_ln840_39_fu_30086_p1 = add_ln840_1073_fu_30080_p2;
[2025-10-21 18:08:54,683]       |                                  ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44700:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1027_fu_29212_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44700 | assign zext_ln840_3_fu_29218_p1 = add_ln840_1027_fu_29212_p2;
[2025-10-21 18:08:54,683]       |                                 ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44702:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1533_fu_39212_p2' generates 3 bits.
[2025-10-21 18:08:54,683] 44702 | assign zext_ln840_400_fu_39218_p1 = add_ln840_1533_fu_39212_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44704:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1534_fu_39222_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44704 | assign zext_ln840_401_fu_39228_p1 = add_ln840_1534_fu_39222_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1535_fu_39232_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44706 | assign zext_ln840_402_fu_39238_p1 = add_ln840_1535_fu_39232_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44708:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1536_fu_39242_p2' generates 3 bits.
[2025-10-21 18:08:54,683] 44708 | assign zext_ln840_403_fu_39248_p1 = add_ln840_1536_fu_39242_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44710:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1537_fu_39252_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44710 | assign zext_ln840_404_fu_39258_p1 = add_ln840_1537_fu_39252_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44712:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1538_fu_39262_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44712 | assign zext_ln840_405_fu_39268_p1 = add_ln840_1538_fu_39262_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44714:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1539_fu_39272_p2' generates 3 bits.
[2025-10-21 18:08:54,683] 44714 | assign zext_ln840_406_fu_39278_p1 = add_ln840_1539_fu_39272_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44716:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_568_fu_39434_p2' generates 1 bits.
[2025-10-21 18:08:54,683] 44716 | assign zext_ln840_407_fu_39440_p1 = icmp_ln1039_568_fu_39434_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44718:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1543_fu_39450_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44718 | assign zext_ln840_408_fu_39456_p1 = add_ln840_1543_fu_39450_p2;
[2025-10-21 18:08:54,683]       |                                   ^
[2025-10-21 18:08:54,683] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44720:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1544_fu_39460_p2' generates 2 bits.
[2025-10-21 18:08:54,683] 44720 | assign zext_ln840_409_fu_39466_p1 = add_ln840_1544_fu_39460_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44722:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1074_fu_30090_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44722 | assign zext_ln840_40_fu_30096_p1 = add_ln840_1074_fu_30090_p2;
[2025-10-21 18:08:54,684]       |                                  ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44724:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1545_fu_39470_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44724 | assign zext_ln840_410_fu_39476_p1 = add_ln840_1545_fu_39470_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44726:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1547_fu_39486_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44726 | assign zext_ln840_411_fu_39492_p1 = add_ln840_1547_fu_39486_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1548_fu_39496_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44728 | assign zext_ln840_412_fu_39502_p1 = add_ln840_1548_fu_39496_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44730:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1549_fu_39506_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44730 | assign zext_ln840_413_fu_39512_p1 = add_ln840_1549_fu_39506_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44732:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1550_fu_39516_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44732 | assign zext_ln840_414_fu_39522_p1 = add_ln840_1550_fu_39516_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44734:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1551_fu_39526_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44734 | assign zext_ln840_415_fu_39532_p1 = add_ln840_1551_fu_39526_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44736:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1552_fu_39536_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44736 | assign zext_ln840_416_fu_39542_p1 = add_ln840_1552_fu_39536_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44738:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1553_fu_39546_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44738 | assign zext_ln840_417_fu_39552_p1 = add_ln840_1553_fu_39546_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44740:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_583_fu_39708_p2' generates 1 bits.
[2025-10-21 18:08:54,684] 44740 | assign zext_ln840_418_fu_39714_p1 = icmp_ln1039_583_fu_39708_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44742:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1557_fu_39724_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44742 | assign zext_ln840_419_fu_39730_p1 = add_ln840_1557_fu_39724_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44744:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1075_fu_30100_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44744 | assign zext_ln840_41_fu_30106_p1 = add_ln840_1075_fu_30100_p2;
[2025-10-21 18:08:54,684]       |                                  ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44746:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1558_fu_39734_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44746 | assign zext_ln840_420_fu_39740_p1 = add_ln840_1558_fu_39734_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44748:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1559_fu_39744_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44748 | assign zext_ln840_421_fu_39750_p1 = add_ln840_1559_fu_39744_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44750:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1561_fu_39760_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44750 | assign zext_ln840_422_fu_39766_p1 = add_ln840_1561_fu_39760_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44752:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1562_fu_39770_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44752 | assign zext_ln840_423_fu_39776_p1 = add_ln840_1562_fu_39770_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44754:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1563_fu_39780_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44754 | assign zext_ln840_424_fu_39786_p1 = add_ln840_1563_fu_39780_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44756:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1564_fu_39790_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44756 | assign zext_ln840_425_fu_39796_p1 = add_ln840_1564_fu_39790_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44758:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1565_fu_39800_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44758 | assign zext_ln840_426_fu_39806_p1 = add_ln840_1565_fu_39800_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44760:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1566_fu_39810_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44760 | assign zext_ln840_427_fu_39816_p1 = add_ln840_1566_fu_39810_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44762:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1567_fu_39820_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44762 | assign zext_ln840_428_fu_39826_p1 = add_ln840_1567_fu_39820_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44764:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_598_fu_39992_p2' generates 1 bits.
[2025-10-21 18:08:54,684] 44764 | assign zext_ln840_429_fu_39998_p1 = icmp_ln1039_598_fu_39992_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44766:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1076_fu_30110_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44766 | assign zext_ln840_42_fu_30116_p1 = add_ln840_1076_fu_30110_p2;
[2025-10-21 18:08:54,684]       |                                  ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44768:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1571_fu_40008_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44768 | assign zext_ln840_430_fu_40014_p1 = add_ln840_1571_fu_40008_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44770:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1572_fu_40018_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44770 | assign zext_ln840_431_fu_40024_p1 = add_ln840_1572_fu_40018_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44772:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1573_fu_40028_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44772 | assign zext_ln840_432_fu_40034_p1 = add_ln840_1573_fu_40028_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44774:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1575_fu_40044_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44774 | assign zext_ln840_433_fu_40050_p1 = add_ln840_1575_fu_40044_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44776:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1576_fu_40054_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44776 | assign zext_ln840_434_fu_40060_p1 = add_ln840_1576_fu_40054_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44778:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1577_fu_40064_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44778 | assign zext_ln840_435_fu_40070_p1 = add_ln840_1577_fu_40064_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44780:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1578_fu_40074_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44780 | assign zext_ln840_436_fu_40080_p1 = add_ln840_1578_fu_40074_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44782:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1579_fu_40084_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44782 | assign zext_ln840_437_fu_40090_p1 = add_ln840_1579_fu_40084_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44784:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1580_fu_40094_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44784 | assign zext_ln840_438_fu_40100_p1 = add_ln840_1580_fu_40094_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44786:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1581_fu_40104_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44786 | assign zext_ln840_439_fu_40110_p1 = add_ln840_1581_fu_40104_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44788:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1077_fu_30120_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44788 | assign zext_ln840_43_fu_30126_p1 = add_ln840_1077_fu_30120_p2;
[2025-10-21 18:08:54,684]       |                                  ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44790:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_613_fu_40266_p2' generates 1 bits.
[2025-10-21 18:08:54,684] 44790 | assign zext_ln840_440_fu_40272_p1 = icmp_ln1039_613_fu_40266_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44792:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1585_fu_40282_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44792 | assign zext_ln840_441_fu_40288_p1 = add_ln840_1585_fu_40282_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44794:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1586_fu_40292_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44794 | assign zext_ln840_442_fu_40298_p1 = add_ln840_1586_fu_40292_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44796:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1587_fu_40302_p2' generates 2 bits.
[2025-10-21 18:08:54,684] 44796 | assign zext_ln840_443_fu_40308_p1 = add_ln840_1587_fu_40302_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,684] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44798:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1589_fu_40318_p2' generates 3 bits.
[2025-10-21 18:08:54,684] 44798 | assign zext_ln840_444_fu_40324_p1 = add_ln840_1589_fu_40318_p2;
[2025-10-21 18:08:54,684]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44800:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1590_fu_40328_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44800 | assign zext_ln840_445_fu_40334_p1 = add_ln840_1590_fu_40328_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44802:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1591_fu_40338_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44802 | assign zext_ln840_446_fu_40344_p1 = add_ln840_1591_fu_40338_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44804:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1592_fu_40348_p2' generates 3 bits.
[2025-10-21 18:08:54,685] 44804 | assign zext_ln840_447_fu_40354_p1 = add_ln840_1592_fu_40348_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44806:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1593_fu_40358_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44806 | assign zext_ln840_448_fu_40364_p1 = add_ln840_1593_fu_40358_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44808:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1594_fu_40368_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44808 | assign zext_ln840_449_fu_40374_p1 = add_ln840_1594_fu_40368_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44810:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_73_fu_30282_p2' generates 1 bits.
[2025-10-21 18:08:54,685] 44810 | assign zext_ln840_44_fu_30288_p1 = icmp_ln1039_73_fu_30282_p2;
[2025-10-21 18:08:54,685]       |                                  ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44812:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1595_fu_40378_p2' generates 3 bits.
[2025-10-21 18:08:54,685] 44812 | assign zext_ln840_450_fu_40384_p1 = add_ln840_1595_fu_40378_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44814:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_628_fu_40540_p2' generates 1 bits.
[2025-10-21 18:08:54,685] 44814 | assign zext_ln840_451_fu_40546_p1 = icmp_ln1039_628_fu_40540_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44816:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1599_fu_40556_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44816 | assign zext_ln840_452_fu_40562_p1 = add_ln840_1599_fu_40556_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44818:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1600_fu_40566_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44818 | assign zext_ln840_453_fu_40572_p1 = add_ln840_1600_fu_40566_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44820:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1601_fu_40576_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44820 | assign zext_ln840_454_fu_40582_p1 = add_ln840_1601_fu_40576_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44822:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1603_fu_40592_p2' generates 3 bits.
[2025-10-21 18:08:54,685] 44822 | assign zext_ln840_455_fu_40598_p1 = add_ln840_1603_fu_40592_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44824:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1604_fu_40602_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44824 | assign zext_ln840_456_fu_40608_p1 = add_ln840_1604_fu_40602_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44826:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1605_fu_40612_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44826 | assign zext_ln840_457_fu_40618_p1 = add_ln840_1605_fu_40612_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44828:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1606_fu_40622_p2' generates 3 bits.
[2025-10-21 18:08:54,685] 44828 | assign zext_ln840_458_fu_40628_p1 = add_ln840_1606_fu_40622_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44830:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1607_fu_40632_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44830 | assign zext_ln840_459_fu_40638_p1 = add_ln840_1607_fu_40632_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44832:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1081_fu_30298_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44832 | assign zext_ln840_45_fu_30304_p1 = add_ln840_1081_fu_30298_p2;
[2025-10-21 18:08:54,685]       |                                  ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44834:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1608_fu_40642_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44834 | assign zext_ln840_460_fu_40648_p1 = add_ln840_1608_fu_40642_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44836:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1609_fu_40652_p2' generates 3 bits.
[2025-10-21 18:08:54,685] 44836 | assign zext_ln840_461_fu_40658_p1 = add_ln840_1609_fu_40652_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44838:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_643_fu_40814_p2' generates 1 bits.
[2025-10-21 18:08:54,685] 44838 | assign zext_ln840_462_fu_40820_p1 = icmp_ln1039_643_fu_40814_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44840:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1613_fu_40830_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44840 | assign zext_ln840_463_fu_40836_p1 = add_ln840_1613_fu_40830_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44842:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1614_fu_40840_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44842 | assign zext_ln840_464_fu_40846_p1 = add_ln840_1614_fu_40840_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44844:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1615_fu_40850_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44844 | assign zext_ln840_465_fu_40856_p1 = add_ln840_1615_fu_40850_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44846:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1617_fu_40866_p2' generates 3 bits.
[2025-10-21 18:08:54,685] 44846 | assign zext_ln840_466_fu_40872_p1 = add_ln840_1617_fu_40866_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44848:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1618_fu_40876_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44848 | assign zext_ln840_467_fu_40882_p1 = add_ln840_1618_fu_40876_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44850:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1619_fu_40886_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44850 | assign zext_ln840_468_fu_40892_p1 = add_ln840_1619_fu_40886_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44852:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1620_fu_40896_p2' generates 3 bits.
[2025-10-21 18:08:54,685] 44852 | assign zext_ln840_469_fu_40902_p1 = add_ln840_1620_fu_40896_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44854:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1082_fu_30308_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44854 | assign zext_ln840_46_fu_30314_p1 = add_ln840_1082_fu_30308_p2;
[2025-10-21 18:08:54,685]       |                                  ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44856:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1621_fu_40906_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44856 | assign zext_ln840_470_fu_40912_p1 = add_ln840_1621_fu_40906_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44858:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1622_fu_40916_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44858 | assign zext_ln840_471_fu_40922_p1 = add_ln840_1622_fu_40916_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44860:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1623_fu_40926_p2' generates 3 bits.
[2025-10-21 18:08:54,685] 44860 | assign zext_ln840_472_fu_40932_p1 = add_ln840_1623_fu_40926_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44862:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_658_fu_41098_p2' generates 1 bits.
[2025-10-21 18:08:54,685] 44862 | assign zext_ln840_473_fu_41104_p1 = icmp_ln1039_658_fu_41098_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44864:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1627_fu_41114_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44864 | assign zext_ln840_474_fu_41120_p1 = add_ln840_1627_fu_41114_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44866:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1628_fu_41124_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44866 | assign zext_ln840_475_fu_41130_p1 = add_ln840_1628_fu_41124_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44868:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1629_fu_41134_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44868 | assign zext_ln840_476_fu_41140_p1 = add_ln840_1629_fu_41134_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44870:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1631_fu_41150_p2' generates 3 bits.
[2025-10-21 18:08:54,685] 44870 | assign zext_ln840_477_fu_41156_p1 = add_ln840_1631_fu_41150_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44872:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1632_fu_41160_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44872 | assign zext_ln840_478_fu_41166_p1 = add_ln840_1632_fu_41160_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44874:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1633_fu_41170_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44874 | assign zext_ln840_479_fu_41176_p1 = add_ln840_1633_fu_41170_p2;
[2025-10-21 18:08:54,685]       |                                   ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44876:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1083_fu_30318_p2' generates 2 bits.
[2025-10-21 18:08:54,685] 44876 | assign zext_ln840_47_fu_30324_p1 = add_ln840_1083_fu_30318_p2;
[2025-10-21 18:08:54,685]       |                                  ^
[2025-10-21 18:08:54,685] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44878:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1634_fu_41180_p2' generates 3 bits.
[2025-10-21 18:08:54,685] 44878 | assign zext_ln840_480_fu_41186_p1 = add_ln840_1634_fu_41180_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44880:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1635_fu_41190_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44880 | assign zext_ln840_481_fu_41196_p1 = add_ln840_1635_fu_41190_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44882:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1636_fu_41200_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44882 | assign zext_ln840_482_fu_41206_p1 = add_ln840_1636_fu_41200_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44884:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1637_fu_41210_p2' generates 3 bits.
[2025-10-21 18:08:54,686] 44884 | assign zext_ln840_483_fu_41216_p1 = add_ln840_1637_fu_41210_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44886:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_673_fu_41382_p2' generates 1 bits.
[2025-10-21 18:08:54,686] 44886 | assign zext_ln840_484_fu_41388_p1 = icmp_ln1039_673_fu_41382_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44888:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1641_fu_41398_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44888 | assign zext_ln840_485_fu_41404_p1 = add_ln840_1641_fu_41398_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44890:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1642_fu_41408_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44890 | assign zext_ln840_486_fu_41414_p1 = add_ln840_1642_fu_41408_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44892:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1643_fu_41418_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44892 | assign zext_ln840_487_fu_41424_p1 = add_ln840_1643_fu_41418_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44894:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1645_fu_41434_p2' generates 3 bits.
[2025-10-21 18:08:54,686] 44894 | assign zext_ln840_488_fu_41440_p1 = add_ln840_1645_fu_41434_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44896:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1646_fu_41444_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44896 | assign zext_ln840_489_fu_41450_p1 = add_ln840_1646_fu_41444_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44898:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1085_fu_30334_p2' generates 3 bits.
[2025-10-21 18:08:54,686] 44898 | assign zext_ln840_48_fu_30340_p1 = add_ln840_1085_fu_30334_p2;
[2025-10-21 18:08:54,686]       |                                  ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44900:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1647_fu_41454_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44900 | assign zext_ln840_490_fu_41460_p1 = add_ln840_1647_fu_41454_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44902:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1648_fu_41464_p2' generates 3 bits.
[2025-10-21 18:08:54,686] 44902 | assign zext_ln840_491_fu_41470_p1 = add_ln840_1648_fu_41464_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44904:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1649_fu_41474_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44904 | assign zext_ln840_492_fu_41480_p1 = add_ln840_1649_fu_41474_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44906:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1650_fu_41484_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44906 | assign zext_ln840_493_fu_41490_p1 = add_ln840_1650_fu_41484_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44908:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1651_fu_41494_p2' generates 3 bits.
[2025-10-21 18:08:54,686] 44908 | assign zext_ln840_494_fu_41500_p1 = add_ln840_1651_fu_41494_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44910:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_688_fu_41666_p2' generates 1 bits.
[2025-10-21 18:08:54,686] 44910 | assign zext_ln840_495_fu_41672_p1 = icmp_ln1039_688_fu_41666_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44912:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1655_fu_41682_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44912 | assign zext_ln840_496_fu_41688_p1 = add_ln840_1655_fu_41682_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44914:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1656_fu_41692_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44914 | assign zext_ln840_497_fu_41698_p1 = add_ln840_1656_fu_41692_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44916:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1657_fu_41702_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44916 | assign zext_ln840_498_fu_41708_p1 = add_ln840_1657_fu_41702_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44918:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1659_fu_41718_p2' generates 3 bits.
[2025-10-21 18:08:54,686] 44918 | assign zext_ln840_499_fu_41724_p1 = add_ln840_1659_fu_41718_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44920:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1086_fu_30344_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44920 | assign zext_ln840_49_fu_30350_p1 = add_ln840_1086_fu_30344_p2;
[2025-10-21 18:08:54,686]       |                                  ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44922:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1029_fu_29228_p2' generates 3 bits.
[2025-10-21 18:08:54,686] 44922 | assign zext_ln840_4_fu_29234_p1 = add_ln840_1029_fu_29228_p2;
[2025-10-21 18:08:54,686]       |                                 ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44924:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1660_fu_41728_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44924 | assign zext_ln840_500_fu_41734_p1 = add_ln840_1660_fu_41728_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44926:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1661_fu_41738_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44926 | assign zext_ln840_501_fu_41744_p1 = add_ln840_1661_fu_41738_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44928:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1662_fu_41748_p2' generates 3 bits.
[2025-10-21 18:08:54,686] 44928 | assign zext_ln840_502_fu_41754_p1 = add_ln840_1662_fu_41748_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44930:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1663_fu_41758_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44930 | assign zext_ln840_503_fu_41764_p1 = add_ln840_1663_fu_41758_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44932:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1664_fu_41768_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44932 | assign zext_ln840_504_fu_41774_p1 = add_ln840_1664_fu_41768_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44934:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1665_fu_41778_p2' generates 3 bits.
[2025-10-21 18:08:54,686] 44934 | assign zext_ln840_505_fu_41784_p1 = add_ln840_1665_fu_41778_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44936:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_703_fu_41940_p2' generates 1 bits.
[2025-10-21 18:08:54,686] 44936 | assign zext_ln840_506_fu_41946_p1 = icmp_ln1039_703_fu_41940_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44938:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1669_fu_41956_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44938 | assign zext_ln840_507_fu_41962_p1 = add_ln840_1669_fu_41956_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44940:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1670_fu_41966_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44940 | assign zext_ln840_508_fu_41972_p1 = add_ln840_1670_fu_41966_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44942:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1671_fu_41976_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44942 | assign zext_ln840_509_fu_41982_p1 = add_ln840_1671_fu_41976_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44944:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1087_fu_30354_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44944 | assign zext_ln840_50_fu_30360_p1 = add_ln840_1087_fu_30354_p2;
[2025-10-21 18:08:54,686]       |                                  ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44946:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1673_fu_41992_p2' generates 3 bits.
[2025-10-21 18:08:54,686] 44946 | assign zext_ln840_510_fu_41998_p1 = add_ln840_1673_fu_41992_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44948:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1674_fu_42002_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44948 | assign zext_ln840_511_fu_42008_p1 = add_ln840_1674_fu_42002_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44950:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1675_fu_42012_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44950 | assign zext_ln840_512_fu_42018_p1 = add_ln840_1675_fu_42012_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44952:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1676_fu_42022_p2' generates 3 bits.
[2025-10-21 18:08:54,686] 44952 | assign zext_ln840_513_fu_42028_p1 = add_ln840_1676_fu_42022_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,686] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44954:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1677_fu_42032_p2' generates 2 bits.
[2025-10-21 18:08:54,686] 44954 | assign zext_ln840_514_fu_42038_p1 = add_ln840_1677_fu_42032_p2;
[2025-10-21 18:08:54,686]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44956:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1678_fu_42042_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44956 | assign zext_ln840_515_fu_42048_p1 = add_ln840_1678_fu_42042_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44958:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1679_fu_42052_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 44958 | assign zext_ln840_516_fu_42058_p1 = add_ln840_1679_fu_42052_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44960:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_718_fu_42214_p2' generates 1 bits.
[2025-10-21 18:08:54,687] 44960 | assign zext_ln840_517_fu_42220_p1 = icmp_ln1039_718_fu_42214_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44962:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1683_fu_42230_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44962 | assign zext_ln840_518_fu_42236_p1 = add_ln840_1683_fu_42230_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44964:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1684_fu_42240_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44964 | assign zext_ln840_519_fu_42246_p1 = add_ln840_1684_fu_42240_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44966:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1088_fu_30364_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 44966 | assign zext_ln840_51_fu_30370_p1 = add_ln840_1088_fu_30364_p2;
[2025-10-21 18:08:54,687]       |                                  ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44968:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1685_fu_42250_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44968 | assign zext_ln840_520_fu_42256_p1 = add_ln840_1685_fu_42250_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44970:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1687_fu_42266_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 44970 | assign zext_ln840_521_fu_42272_p1 = add_ln840_1687_fu_42266_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44972:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1688_fu_42276_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44972 | assign zext_ln840_522_fu_42282_p1 = add_ln840_1688_fu_42276_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44974:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1689_fu_42286_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44974 | assign zext_ln840_523_fu_42292_p1 = add_ln840_1689_fu_42286_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44976:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1690_fu_42296_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 44976 | assign zext_ln840_524_fu_42302_p1 = add_ln840_1690_fu_42296_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44978:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1691_fu_42306_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44978 | assign zext_ln840_525_fu_42312_p1 = add_ln840_1691_fu_42306_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44980:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1692_fu_42316_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44980 | assign zext_ln840_526_fu_42322_p1 = add_ln840_1692_fu_42316_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44982:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1693_fu_42326_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 44982 | assign zext_ln840_527_fu_42332_p1 = add_ln840_1693_fu_42326_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44984:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_733_fu_42488_p2' generates 1 bits.
[2025-10-21 18:08:54,687] 44984 | assign zext_ln840_528_fu_42494_p1 = icmp_ln1039_733_fu_42488_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44986:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1697_fu_42504_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44986 | assign zext_ln840_529_fu_42510_p1 = add_ln840_1697_fu_42504_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44988:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1089_fu_30374_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44988 | assign zext_ln840_52_fu_30380_p1 = add_ln840_1089_fu_30374_p2;
[2025-10-21 18:08:54,687]       |                                  ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44990:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1698_fu_42514_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44990 | assign zext_ln840_530_fu_42520_p1 = add_ln840_1698_fu_42514_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44992:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1699_fu_42524_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44992 | assign zext_ln840_531_fu_42530_p1 = add_ln840_1699_fu_42524_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44994:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1701_fu_42540_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 44994 | assign zext_ln840_532_fu_42546_p1 = add_ln840_1701_fu_42540_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44996:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1702_fu_42550_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44996 | assign zext_ln840_533_fu_42556_p1 = add_ln840_1702_fu_42550_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:44998:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1703_fu_42560_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 44998 | assign zext_ln840_534_fu_42566_p1 = add_ln840_1703_fu_42560_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45000:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1704_fu_42570_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 45000 | assign zext_ln840_535_fu_42576_p1 = add_ln840_1704_fu_42570_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45002:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1705_fu_42580_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 45002 | assign zext_ln840_536_fu_42586_p1 = add_ln840_1705_fu_42580_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45004:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1706_fu_42590_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 45004 | assign zext_ln840_537_fu_42596_p1 = add_ln840_1706_fu_42590_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45006:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1707_fu_42600_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 45006 | assign zext_ln840_538_fu_42606_p1 = add_ln840_1707_fu_42600_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45008:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_748_fu_42762_p2' generates 1 bits.
[2025-10-21 18:08:54,687] 45008 | assign zext_ln840_539_fu_42768_p1 = icmp_ln1039_748_fu_42762_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45010:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1090_fu_30384_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 45010 | assign zext_ln840_53_fu_30390_p1 = add_ln840_1090_fu_30384_p2;
[2025-10-21 18:08:54,687]       |                                  ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45012:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1711_fu_42778_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 45012 | assign zext_ln840_540_fu_42784_p1 = add_ln840_1711_fu_42778_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45014:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1712_fu_42788_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 45014 | assign zext_ln840_541_fu_42794_p1 = add_ln840_1712_fu_42788_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45016:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1713_fu_42798_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 45016 | assign zext_ln840_542_fu_42804_p1 = add_ln840_1713_fu_42798_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45018:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1715_fu_42814_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 45018 | assign zext_ln840_543_fu_42820_p1 = add_ln840_1715_fu_42814_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45020:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1716_fu_42824_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 45020 | assign zext_ln840_544_fu_42830_p1 = add_ln840_1716_fu_42824_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45022:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1717_fu_42834_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 45022 | assign zext_ln840_545_fu_42840_p1 = add_ln840_1717_fu_42834_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45024:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1718_fu_42844_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 45024 | assign zext_ln840_546_fu_42850_p1 = add_ln840_1718_fu_42844_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45026:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1719_fu_42854_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 45026 | assign zext_ln840_547_fu_42860_p1 = add_ln840_1719_fu_42854_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45028:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1720_fu_42864_p2' generates 2 bits.
[2025-10-21 18:08:54,687] 45028 | assign zext_ln840_548_fu_42870_p1 = add_ln840_1720_fu_42864_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45030:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1721_fu_42874_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 45030 | assign zext_ln840_549_fu_42880_p1 = add_ln840_1721_fu_42874_p2;
[2025-10-21 18:08:54,687]       |                                   ^
[2025-10-21 18:08:54,687] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45032:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1091_fu_30394_p2' generates 3 bits.
[2025-10-21 18:08:54,687] 45032 | assign zext_ln840_54_fu_30400_p1 = add_ln840_1091_fu_30394_p2;
[2025-10-21 18:08:54,687]       |                                  ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45034:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_763_fu_43036_p2' generates 1 bits.
[2025-10-21 18:08:54,688] 45034 | assign zext_ln840_550_fu_43042_p1 = icmp_ln1039_763_fu_43036_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45036:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1725_fu_43052_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45036 | assign zext_ln840_551_fu_43058_p1 = add_ln840_1725_fu_43052_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45038:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1726_fu_43062_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45038 | assign zext_ln840_552_fu_43068_p1 = add_ln840_1726_fu_43062_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45040:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1727_fu_43072_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45040 | assign zext_ln840_553_fu_43078_p1 = add_ln840_1727_fu_43072_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45042:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1729_fu_43088_p2' generates 3 bits.
[2025-10-21 18:08:54,688] 45042 | assign zext_ln840_554_fu_43094_p1 = add_ln840_1729_fu_43088_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45044:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1730_fu_43098_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45044 | assign zext_ln840_555_fu_43104_p1 = add_ln840_1730_fu_43098_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45046:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1731_fu_43108_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45046 | assign zext_ln840_556_fu_43114_p1 = add_ln840_1731_fu_43108_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45048:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1732_fu_43118_p2' generates 3 bits.
[2025-10-21 18:08:54,688] 45048 | assign zext_ln840_557_fu_43124_p1 = add_ln840_1732_fu_43118_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45050:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1733_fu_43128_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45050 | assign zext_ln840_558_fu_43134_p1 = add_ln840_1733_fu_43128_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45052:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1734_fu_43138_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45052 | assign zext_ln840_559_fu_43144_p1 = add_ln840_1734_fu_43138_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45054:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_88_fu_30566_p2' generates 1 bits.
[2025-10-21 18:08:54,688] 45054 | assign zext_ln840_55_fu_30572_p1 = icmp_ln1039_88_fu_30566_p2;
[2025-10-21 18:08:54,688]       |                                  ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45056:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1735_fu_43148_p2' generates 3 bits.
[2025-10-21 18:08:54,688] 45056 | assign zext_ln840_560_fu_43154_p1 = add_ln840_1735_fu_43148_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45058:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_778_fu_43310_p2' generates 1 bits.
[2025-10-21 18:08:54,688] 45058 | assign zext_ln840_561_fu_43316_p1 = icmp_ln1039_778_fu_43310_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45060:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1739_fu_43326_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45060 | assign zext_ln840_562_fu_43332_p1 = add_ln840_1739_fu_43326_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1740_fu_43336_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45062 | assign zext_ln840_563_fu_43342_p1 = add_ln840_1740_fu_43336_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1741_fu_43346_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45064 | assign zext_ln840_564_fu_43352_p1 = add_ln840_1741_fu_43346_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45066:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1743_fu_43362_p2' generates 3 bits.
[2025-10-21 18:08:54,688] 45066 | assign zext_ln840_565_fu_43368_p1 = add_ln840_1743_fu_43362_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45068:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1744_fu_43372_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45068 | assign zext_ln840_566_fu_43378_p1 = add_ln840_1744_fu_43372_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45070:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1745_fu_43382_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45070 | assign zext_ln840_567_fu_43388_p1 = add_ln840_1745_fu_43382_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45072:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1746_fu_43392_p2' generates 3 bits.
[2025-10-21 18:08:54,688] 45072 | assign zext_ln840_568_fu_43398_p1 = add_ln840_1746_fu_43392_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45074:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1747_fu_43402_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45074 | assign zext_ln840_569_fu_43408_p1 = add_ln840_1747_fu_43402_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45076:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1095_fu_30582_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45076 | assign zext_ln840_56_fu_30588_p1 = add_ln840_1095_fu_30582_p2;
[2025-10-21 18:08:54,688]       |                                  ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45078:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1748_fu_43412_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45078 | assign zext_ln840_570_fu_43418_p1 = add_ln840_1748_fu_43412_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45080:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1749_fu_43422_p2' generates 3 bits.
[2025-10-21 18:08:54,688] 45080 | assign zext_ln840_571_fu_43428_p1 = add_ln840_1749_fu_43422_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45082:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_793_fu_43594_p2' generates 1 bits.
[2025-10-21 18:08:54,688] 45082 | assign zext_ln840_572_fu_43600_p1 = icmp_ln1039_793_fu_43594_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45084:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1753_fu_43610_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45084 | assign zext_ln840_573_fu_43616_p1 = add_ln840_1753_fu_43610_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1754_fu_43620_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45086 | assign zext_ln840_574_fu_43626_p1 = add_ln840_1754_fu_43620_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45088:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1755_fu_43630_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45088 | assign zext_ln840_575_fu_43636_p1 = add_ln840_1755_fu_43630_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45090:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1757_fu_43646_p2' generates 3 bits.
[2025-10-21 18:08:54,688] 45090 | assign zext_ln840_576_fu_43652_p1 = add_ln840_1757_fu_43646_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45092:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1758_fu_43656_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45092 | assign zext_ln840_577_fu_43662_p1 = add_ln840_1758_fu_43656_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45094:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1759_fu_43666_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45094 | assign zext_ln840_578_fu_43672_p1 = add_ln840_1759_fu_43666_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45096:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1760_fu_43676_p2' generates 3 bits.
[2025-10-21 18:08:54,688] 45096 | assign zext_ln840_579_fu_43682_p1 = add_ln840_1760_fu_43676_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45098:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1096_fu_30592_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45098 | assign zext_ln840_57_fu_30598_p1 = add_ln840_1096_fu_30592_p2;
[2025-10-21 18:08:54,688]       |                                  ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45100:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1761_fu_43686_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45100 | assign zext_ln840_580_fu_43692_p1 = add_ln840_1761_fu_43686_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1762_fu_43696_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45102 | assign zext_ln840_581_fu_43702_p1 = add_ln840_1762_fu_43696_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45104:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1763_fu_43706_p2' generates 3 bits.
[2025-10-21 18:08:54,688] 45104 | assign zext_ln840_582_fu_43712_p1 = add_ln840_1763_fu_43706_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45106:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_808_fu_43868_p2' generates 1 bits.
[2025-10-21 18:08:54,688] 45106 | assign zext_ln840_583_fu_43874_p1 = icmp_ln1039_808_fu_43868_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45108:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1767_fu_43884_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45108 | assign zext_ln840_584_fu_43890_p1 = add_ln840_1767_fu_43884_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45110:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1768_fu_43894_p2' generates 2 bits.
[2025-10-21 18:08:54,688] 45110 | assign zext_ln840_585_fu_43900_p1 = add_ln840_1768_fu_43894_p2;
[2025-10-21 18:08:54,688]       |                                   ^
[2025-10-21 18:08:54,688] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1769_fu_43904_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45112 | assign zext_ln840_586_fu_43910_p1 = add_ln840_1769_fu_43904_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45114:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1771_fu_43920_p2' generates 3 bits.
[2025-10-21 18:08:54,689] 45114 | assign zext_ln840_587_fu_43926_p1 = add_ln840_1771_fu_43920_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45116:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1772_fu_43930_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45116 | assign zext_ln840_588_fu_43936_p1 = add_ln840_1772_fu_43930_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45118:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1773_fu_43940_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45118 | assign zext_ln840_589_fu_43946_p1 = add_ln840_1773_fu_43940_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45120:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1097_fu_30602_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45120 | assign zext_ln840_58_fu_30608_p1 = add_ln840_1097_fu_30602_p2;
[2025-10-21 18:08:54,689]       |                                  ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45122:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1774_fu_43950_p2' generates 3 bits.
[2025-10-21 18:08:54,689] 45122 | assign zext_ln840_590_fu_43956_p1 = add_ln840_1774_fu_43950_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45124:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1775_fu_43960_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45124 | assign zext_ln840_591_fu_43966_p1 = add_ln840_1775_fu_43960_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45126:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1776_fu_43970_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45126 | assign zext_ln840_592_fu_43976_p1 = add_ln840_1776_fu_43970_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45128:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1777_fu_43980_p2' generates 3 bits.
[2025-10-21 18:08:54,689] 45128 | assign zext_ln840_593_fu_43986_p1 = add_ln840_1777_fu_43980_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45130:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_823_fu_44142_p2' generates 1 bits.
[2025-10-21 18:08:54,689] 45130 | assign zext_ln840_594_fu_44148_p1 = icmp_ln1039_823_fu_44142_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45132:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1781_fu_44158_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45132 | assign zext_ln840_595_fu_44164_p1 = add_ln840_1781_fu_44158_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45134:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1782_fu_44168_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45134 | assign zext_ln840_596_fu_44174_p1 = add_ln840_1782_fu_44168_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45136:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1783_fu_44178_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45136 | assign zext_ln840_597_fu_44184_p1 = add_ln840_1783_fu_44178_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45138:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1785_fu_44194_p2' generates 3 bits.
[2025-10-21 18:08:54,689] 45138 | assign zext_ln840_598_fu_44200_p1 = add_ln840_1785_fu_44194_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45140:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1786_fu_44204_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45140 | assign zext_ln840_599_fu_44210_p1 = add_ln840_1786_fu_44204_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45142:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1099_fu_30618_p2' generates 3 bits.
[2025-10-21 18:08:54,689] 45142 | assign zext_ln840_59_fu_30624_p1 = add_ln840_1099_fu_30618_p2;
[2025-10-21 18:08:54,689]       |                                  ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45144:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1030_fu_29238_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45144 | assign zext_ln840_5_fu_29244_p1 = add_ln840_1030_fu_29238_p2;
[2025-10-21 18:08:54,689]       |                                 ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45146:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1787_fu_44214_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45146 | assign zext_ln840_600_fu_44220_p1 = add_ln840_1787_fu_44214_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45148:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1788_fu_44224_p2' generates 3 bits.
[2025-10-21 18:08:54,689] 45148 | assign zext_ln840_601_fu_44230_p1 = add_ln840_1788_fu_44224_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45150:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1789_fu_44234_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45150 | assign zext_ln840_602_fu_44240_p1 = add_ln840_1789_fu_44234_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45152:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1790_fu_44244_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45152 | assign zext_ln840_603_fu_44250_p1 = add_ln840_1790_fu_44244_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45154:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1791_fu_44254_p2' generates 3 bits.
[2025-10-21 18:08:54,689] 45154 | assign zext_ln840_604_fu_44260_p1 = add_ln840_1791_fu_44254_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45156:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_838_fu_44416_p2' generates 1 bits.
[2025-10-21 18:08:54,689] 45156 | assign zext_ln840_605_fu_44422_p1 = icmp_ln1039_838_fu_44416_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45158:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1795_fu_44432_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45158 | assign zext_ln840_606_fu_44438_p1 = add_ln840_1795_fu_44432_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45160:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1796_fu_44442_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45160 | assign zext_ln840_607_fu_44448_p1 = add_ln840_1796_fu_44442_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45162:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1797_fu_44452_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45162 | assign zext_ln840_608_fu_44458_p1 = add_ln840_1797_fu_44452_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45164:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1799_fu_44468_p2' generates 3 bits.
[2025-10-21 18:08:54,689] 45164 | assign zext_ln840_609_fu_44474_p1 = add_ln840_1799_fu_44468_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45166:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1100_fu_30628_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45166 | assign zext_ln840_60_fu_30634_p1 = add_ln840_1100_fu_30628_p2;
[2025-10-21 18:08:54,689]       |                                  ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45168:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1800_fu_44478_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45168 | assign zext_ln840_610_fu_44484_p1 = add_ln840_1800_fu_44478_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45170:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1801_fu_44488_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45170 | assign zext_ln840_611_fu_44494_p1 = add_ln840_1801_fu_44488_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45172:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1802_fu_44498_p2' generates 3 bits.
[2025-10-21 18:08:54,689] 45172 | assign zext_ln840_612_fu_44504_p1 = add_ln840_1802_fu_44498_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45174:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1803_fu_44508_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45174 | assign zext_ln840_613_fu_44514_p1 = add_ln840_1803_fu_44508_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45176:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1804_fu_44518_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45176 | assign zext_ln840_614_fu_44524_p1 = add_ln840_1804_fu_44518_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45178:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1805_fu_44528_p2' generates 3 bits.
[2025-10-21 18:08:54,689] 45178 | assign zext_ln840_615_fu_44534_p1 = add_ln840_1805_fu_44528_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45180:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_853_fu_44690_p2' generates 1 bits.
[2025-10-21 18:08:54,689] 45180 | assign zext_ln840_616_fu_44696_p1 = icmp_ln1039_853_fu_44690_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45182:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1809_fu_44706_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45182 | assign zext_ln840_617_fu_44712_p1 = add_ln840_1809_fu_44706_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45184:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1810_fu_44716_p2' generates 2 bits.
[2025-10-21 18:08:54,689] 45184 | assign zext_ln840_618_fu_44722_p1 = add_ln840_1810_fu_44716_p2;
[2025-10-21 18:08:54,689]       |                                   ^
[2025-10-21 18:08:54,689] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45186:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1811_fu_44726_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45186 | assign zext_ln840_619_fu_44732_p1 = add_ln840_1811_fu_44726_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45188:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1101_fu_30638_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45188 | assign zext_ln840_61_fu_30644_p1 = add_ln840_1101_fu_30638_p2;
[2025-10-21 18:08:54,690]       |                                  ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45190:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1813_fu_44742_p2' generates 3 bits.
[2025-10-21 18:08:54,690] 45190 | assign zext_ln840_620_fu_44748_p1 = add_ln840_1813_fu_44742_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45192:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1814_fu_44752_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45192 | assign zext_ln840_621_fu_44758_p1 = add_ln840_1814_fu_44752_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1815_fu_44762_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45194 | assign zext_ln840_622_fu_44768_p1 = add_ln840_1815_fu_44762_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45196:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1816_fu_44772_p2' generates 3 bits.
[2025-10-21 18:08:54,690] 45196 | assign zext_ln840_623_fu_44778_p1 = add_ln840_1816_fu_44772_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45198:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1817_fu_44782_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45198 | assign zext_ln840_624_fu_44788_p1 = add_ln840_1817_fu_44782_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45200:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1818_fu_44792_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45200 | assign zext_ln840_625_fu_44798_p1 = add_ln840_1818_fu_44792_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45202:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1819_fu_44802_p2' generates 3 bits.
[2025-10-21 18:08:54,690] 45202 | assign zext_ln840_626_fu_44808_p1 = add_ln840_1819_fu_44802_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45204:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_868_fu_44964_p2' generates 1 bits.
[2025-10-21 18:08:54,690] 45204 | assign zext_ln840_627_fu_44970_p1 = icmp_ln1039_868_fu_44964_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45206:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1823_fu_44980_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45206 | assign zext_ln840_628_fu_44986_p1 = add_ln840_1823_fu_44980_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45208:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1824_fu_44990_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45208 | assign zext_ln840_629_fu_44996_p1 = add_ln840_1824_fu_44990_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45210:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1102_fu_30648_p2' generates 3 bits.
[2025-10-21 18:08:54,690] 45210 | assign zext_ln840_62_fu_30654_p1 = add_ln840_1102_fu_30648_p2;
[2025-10-21 18:08:54,690]       |                                  ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45212:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1825_fu_45000_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45212 | assign zext_ln840_630_fu_45006_p1 = add_ln840_1825_fu_45000_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45214:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1827_fu_45016_p2' generates 3 bits.
[2025-10-21 18:08:54,690] 45214 | assign zext_ln840_631_fu_45022_p1 = add_ln840_1827_fu_45016_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1828_fu_45026_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45216 | assign zext_ln840_632_fu_45032_p1 = add_ln840_1828_fu_45026_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45218:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1829_fu_45036_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45218 | assign zext_ln840_633_fu_45042_p1 = add_ln840_1829_fu_45036_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45220:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1830_fu_45046_p2' generates 3 bits.
[2025-10-21 18:08:54,690] 45220 | assign zext_ln840_634_fu_45052_p1 = add_ln840_1830_fu_45046_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45222:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1831_fu_45056_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45222 | assign zext_ln840_635_fu_45062_p1 = add_ln840_1831_fu_45056_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45224:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1832_fu_45066_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45224 | assign zext_ln840_636_fu_45072_p1 = add_ln840_1832_fu_45066_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45226:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1833_fu_45076_p2' generates 3 bits.
[2025-10-21 18:08:54,690] 45226 | assign zext_ln840_637_fu_45082_p1 = add_ln840_1833_fu_45076_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45228:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_883_fu_45238_p2' generates 1 bits.
[2025-10-21 18:08:54,690] 45228 | assign zext_ln840_638_fu_45244_p1 = icmp_ln1039_883_fu_45238_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45230:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1837_fu_45254_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45230 | assign zext_ln840_639_fu_45260_p1 = add_ln840_1837_fu_45254_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45232:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1103_fu_30658_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45232 | assign zext_ln840_63_fu_30664_p1 = add_ln840_1103_fu_30658_p2;
[2025-10-21 18:08:54,690]       |                                  ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45234:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1838_fu_45264_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45234 | assign zext_ln840_640_fu_45270_p1 = add_ln840_1838_fu_45264_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45236:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1839_fu_45274_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45236 | assign zext_ln840_641_fu_45280_p1 = add_ln840_1839_fu_45274_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45238:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1841_fu_45290_p2' generates 3 bits.
[2025-10-21 18:08:54,690] 45238 | assign zext_ln840_642_fu_45296_p1 = add_ln840_1841_fu_45290_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45240:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1842_fu_45300_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45240 | assign zext_ln840_643_fu_45306_p1 = add_ln840_1842_fu_45300_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45242:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1843_fu_45310_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45242 | assign zext_ln840_644_fu_45316_p1 = add_ln840_1843_fu_45310_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45244:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1844_fu_45320_p2' generates 3 bits.
[2025-10-21 18:08:54,690] 45244 | assign zext_ln840_645_fu_45326_p1 = add_ln840_1844_fu_45320_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45246:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1845_fu_45330_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45246 | assign zext_ln840_646_fu_45336_p1 = add_ln840_1845_fu_45330_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45248:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1846_fu_45340_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45248 | assign zext_ln840_647_fu_45346_p1 = add_ln840_1846_fu_45340_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45250:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1847_fu_45350_p2' generates 3 bits.
[2025-10-21 18:08:54,690] 45250 | assign zext_ln840_648_fu_45356_p1 = add_ln840_1847_fu_45350_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45252:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_898_fu_45522_p2' generates 1 bits.
[2025-10-21 18:08:54,690] 45252 | assign zext_ln840_649_fu_45528_p1 = icmp_ln1039_898_fu_45522_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45254:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1104_fu_30668_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45254 | assign zext_ln840_64_fu_30674_p1 = add_ln840_1104_fu_30668_p2;
[2025-10-21 18:08:54,690]       |                                  ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45256:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1851_fu_45538_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45256 | assign zext_ln840_650_fu_45544_p1 = add_ln840_1851_fu_45538_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45258:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1852_fu_45548_p2' generates 2 bits.
[2025-10-21 18:08:54,690] 45258 | assign zext_ln840_651_fu_45554_p1 = add_ln840_1852_fu_45548_p2;
[2025-10-21 18:08:54,690]       |                                   ^
[2025-10-21 18:08:54,690] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45260:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1853_fu_45558_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45260 | assign zext_ln840_652_fu_45564_p1 = add_ln840_1853_fu_45558_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45262:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1855_fu_45574_p2' generates 3 bits.
[2025-10-21 18:08:54,691] 45262 | assign zext_ln840_653_fu_45580_p1 = add_ln840_1855_fu_45574_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45264:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1856_fu_45584_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45264 | assign zext_ln840_654_fu_45590_p1 = add_ln840_1856_fu_45584_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45266:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1857_fu_45594_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45266 | assign zext_ln840_655_fu_45600_p1 = add_ln840_1857_fu_45594_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45268:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1858_fu_45604_p2' generates 3 bits.
[2025-10-21 18:08:54,691] 45268 | assign zext_ln840_656_fu_45610_p1 = add_ln840_1858_fu_45604_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45270:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1859_fu_45614_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45270 | assign zext_ln840_657_fu_45620_p1 = add_ln840_1859_fu_45614_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45272:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1860_fu_45624_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45272 | assign zext_ln840_658_fu_45630_p1 = add_ln840_1860_fu_45624_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45274:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1861_fu_45634_p2' generates 3 bits.
[2025-10-21 18:08:54,691] 45274 | assign zext_ln840_659_fu_45640_p1 = add_ln840_1861_fu_45634_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45276:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1105_fu_30678_p2' generates 3 bits.
[2025-10-21 18:08:54,691] 45276 | assign zext_ln840_65_fu_30684_p1 = add_ln840_1105_fu_30678_p2;
[2025-10-21 18:08:54,691]       |                                  ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45278:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_913_fu_45806_p2' generates 1 bits.
[2025-10-21 18:08:54,691] 45278 | assign zext_ln840_660_fu_45812_p1 = icmp_ln1039_913_fu_45806_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45280:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1865_fu_45822_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45280 | assign zext_ln840_661_fu_45828_p1 = add_ln840_1865_fu_45822_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45282:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1866_fu_45832_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45282 | assign zext_ln840_662_fu_45838_p1 = add_ln840_1866_fu_45832_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45284:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1867_fu_45842_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45284 | assign zext_ln840_663_fu_45848_p1 = add_ln840_1867_fu_45842_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45286:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1869_fu_45858_p2' generates 3 bits.
[2025-10-21 18:08:54,691] 45286 | assign zext_ln840_664_fu_45864_p1 = add_ln840_1869_fu_45858_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45288:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1870_fu_45868_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45288 | assign zext_ln840_665_fu_45874_p1 = add_ln840_1870_fu_45868_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45290:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1871_fu_45878_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45290 | assign zext_ln840_666_fu_45884_p1 = add_ln840_1871_fu_45878_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45292:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1872_fu_45888_p2' generates 3 bits.
[2025-10-21 18:08:54,691] 45292 | assign zext_ln840_667_fu_45894_p1 = add_ln840_1872_fu_45888_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45294:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1873_fu_45898_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45294 | assign zext_ln840_668_fu_45904_p1 = add_ln840_1873_fu_45898_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45296:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1874_fu_45908_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45296 | assign zext_ln840_669_fu_45914_p1 = add_ln840_1874_fu_45908_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45298:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_103_fu_30840_p2' generates 1 bits.
[2025-10-21 18:08:54,691] 45298 | assign zext_ln840_66_fu_30846_p1 = icmp_ln1039_103_fu_30840_p2;
[2025-10-21 18:08:54,691]       |                                  ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45300:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1875_fu_45918_p2' generates 3 bits.
[2025-10-21 18:08:54,691] 45300 | assign zext_ln840_670_fu_45924_p1 = add_ln840_1875_fu_45918_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45302:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_928_fu_46090_p2' generates 1 bits.
[2025-10-21 18:08:54,691] 45302 | assign zext_ln840_671_fu_46096_p1 = icmp_ln1039_928_fu_46090_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45304:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1879_fu_46106_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45304 | assign zext_ln840_672_fu_46112_p1 = add_ln840_1879_fu_46106_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45306:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1880_fu_46116_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45306 | assign zext_ln840_673_fu_46122_p1 = add_ln840_1880_fu_46116_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45308:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1881_fu_46126_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45308 | assign zext_ln840_674_fu_46132_p1 = add_ln840_1881_fu_46126_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45310:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1883_fu_46142_p2' generates 3 bits.
[2025-10-21 18:08:54,691] 45310 | assign zext_ln840_675_fu_46148_p1 = add_ln840_1883_fu_46142_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45312:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1884_fu_46152_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45312 | assign zext_ln840_676_fu_46158_p1 = add_ln840_1884_fu_46152_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45314:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1885_fu_46162_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45314 | assign zext_ln840_677_fu_46168_p1 = add_ln840_1885_fu_46162_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45316:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1886_fu_46172_p2' generates 3 bits.
[2025-10-21 18:08:54,691] 45316 | assign zext_ln840_678_fu_46178_p1 = add_ln840_1886_fu_46172_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45318:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1887_fu_46182_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45318 | assign zext_ln840_679_fu_46188_p1 = add_ln840_1887_fu_46182_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45320:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1109_fu_30856_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45320 | assign zext_ln840_67_fu_30862_p1 = add_ln840_1109_fu_30856_p2;
[2025-10-21 18:08:54,691]       |                                  ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45322:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1888_fu_46192_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45322 | assign zext_ln840_680_fu_46198_p1 = add_ln840_1888_fu_46192_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45324:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1889_fu_46202_p2' generates 3 bits.
[2025-10-21 18:08:54,691] 45324 | assign zext_ln840_681_fu_46208_p1 = add_ln840_1889_fu_46202_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45326:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_943_fu_46374_p2' generates 1 bits.
[2025-10-21 18:08:54,691] 45326 | assign zext_ln840_682_fu_46380_p1 = icmp_ln1039_943_fu_46374_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45328:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1893_fu_46390_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45328 | assign zext_ln840_683_fu_46396_p1 = add_ln840_1893_fu_46390_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45330:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1894_fu_46400_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45330 | assign zext_ln840_684_fu_46406_p1 = add_ln840_1894_fu_46400_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45332:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1895_fu_46410_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45332 | assign zext_ln840_685_fu_46416_p1 = add_ln840_1895_fu_46410_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45334:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1897_fu_46426_p2' generates 3 bits.
[2025-10-21 18:08:54,691] 45334 | assign zext_ln840_686_fu_46432_p1 = add_ln840_1897_fu_46426_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45336:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1898_fu_46436_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45336 | assign zext_ln840_687_fu_46442_p1 = add_ln840_1898_fu_46436_p2;
[2025-10-21 18:08:54,691]       |                                   ^
[2025-10-21 18:08:54,691] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45338:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1899_fu_46446_p2' generates 2 bits.
[2025-10-21 18:08:54,691] 45338 | assign zext_ln840_688_fu_46452_p1 = add_ln840_1899_fu_46446_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45340:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1900_fu_46456_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45340 | assign zext_ln840_689_fu_46462_p1 = add_ln840_1900_fu_46456_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45342:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1110_fu_30866_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45342 | assign zext_ln840_68_fu_30872_p1 = add_ln840_1110_fu_30866_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45344:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1901_fu_46466_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45344 | assign zext_ln840_690_fu_46472_p1 = add_ln840_1901_fu_46466_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45346:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1902_fu_46476_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45346 | assign zext_ln840_691_fu_46482_p1 = add_ln840_1902_fu_46476_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45348:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1903_fu_46486_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45348 | assign zext_ln840_692_fu_46492_p1 = add_ln840_1903_fu_46486_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45350:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_958_fu_46658_p2' generates 1 bits.
[2025-10-21 18:08:54,692] 45350 | assign zext_ln840_693_fu_46664_p1 = icmp_ln1039_958_fu_46658_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45352:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1907_fu_46674_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45352 | assign zext_ln840_694_fu_46680_p1 = add_ln840_1907_fu_46674_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45354:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1908_fu_46684_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45354 | assign zext_ln840_695_fu_46690_p1 = add_ln840_1908_fu_46684_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45356:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1909_fu_46694_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45356 | assign zext_ln840_696_fu_46700_p1 = add_ln840_1909_fu_46694_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45358:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1911_fu_46710_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45358 | assign zext_ln840_697_fu_46716_p1 = add_ln840_1911_fu_46710_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45360:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1912_fu_46720_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45360 | assign zext_ln840_698_fu_46726_p1 = add_ln840_1912_fu_46720_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45362:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1913_fu_46730_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45362 | assign zext_ln840_699_fu_46736_p1 = add_ln840_1913_fu_46730_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45364:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1111_fu_30876_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45364 | assign zext_ln840_69_fu_30882_p1 = add_ln840_1111_fu_30876_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45366:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1031_fu_29248_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45366 | assign zext_ln840_6_fu_29254_p1 = add_ln840_1031_fu_29248_p2;
[2025-10-21 18:08:54,692]       |                                 ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45368:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1914_fu_46740_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45368 | assign zext_ln840_700_fu_46746_p1 = add_ln840_1914_fu_46740_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45370:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1915_fu_46750_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45370 | assign zext_ln840_701_fu_46756_p1 = add_ln840_1915_fu_46750_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45372:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1916_fu_46760_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45372 | assign zext_ln840_702_fu_46766_p1 = add_ln840_1916_fu_46760_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45374:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1917_fu_46770_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45374 | assign zext_ln840_703_fu_46776_p1 = add_ln840_1917_fu_46770_p2;
[2025-10-21 18:08:54,692]       |                                   ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45376:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1113_fu_30892_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45376 | assign zext_ln840_70_fu_30898_p1 = add_ln840_1113_fu_30892_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45378:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1114_fu_30902_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45378 | assign zext_ln840_71_fu_30908_p1 = add_ln840_1114_fu_30902_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45380:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1115_fu_30912_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45380 | assign zext_ln840_72_fu_30918_p1 = add_ln840_1115_fu_30912_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45382:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1116_fu_30922_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45382 | assign zext_ln840_73_fu_30928_p1 = add_ln840_1116_fu_30922_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45384:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1117_fu_30932_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45384 | assign zext_ln840_74_fu_30938_p1 = add_ln840_1117_fu_30932_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45386:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1118_fu_30942_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45386 | assign zext_ln840_75_fu_30948_p1 = add_ln840_1118_fu_30942_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45388:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1119_fu_30952_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45388 | assign zext_ln840_76_fu_30958_p1 = add_ln840_1119_fu_30952_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45390:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_118_fu_31124_p2' generates 1 bits.
[2025-10-21 18:08:54,692] 45390 | assign zext_ln840_77_fu_31130_p1 = icmp_ln1039_118_fu_31124_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45392:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1123_fu_31140_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45392 | assign zext_ln840_78_fu_31146_p1 = add_ln840_1123_fu_31140_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45394:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1124_fu_31150_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45394 | assign zext_ln840_79_fu_31156_p1 = add_ln840_1124_fu_31150_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45396:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1032_fu_29258_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45396 | assign zext_ln840_7_fu_29264_p1 = add_ln840_1032_fu_29258_p2;
[2025-10-21 18:08:54,692]       |                                 ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45398:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1125_fu_31160_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45398 | assign zext_ln840_80_fu_31166_p1 = add_ln840_1125_fu_31160_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45400:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1127_fu_31176_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45400 | assign zext_ln840_81_fu_31182_p1 = add_ln840_1127_fu_31176_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45402:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1128_fu_31186_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45402 | assign zext_ln840_82_fu_31192_p1 = add_ln840_1128_fu_31186_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45404:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1129_fu_31196_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45404 | assign zext_ln840_83_fu_31202_p1 = add_ln840_1129_fu_31196_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45406:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1130_fu_31206_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45406 | assign zext_ln840_84_fu_31212_p1 = add_ln840_1130_fu_31206_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45408:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1131_fu_31216_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45408 | assign zext_ln840_85_fu_31222_p1 = add_ln840_1131_fu_31216_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45410:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1132_fu_31226_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45410 | assign zext_ln840_86_fu_31232_p1 = add_ln840_1132_fu_31226_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45412:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1133_fu_31236_p2' generates 3 bits.
[2025-10-21 18:08:54,692] 45412 | assign zext_ln840_87_fu_31242_p1 = add_ln840_1133_fu_31236_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45414:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_133_fu_31398_p2' generates 1 bits.
[2025-10-21 18:08:54,692] 45414 | assign zext_ln840_88_fu_31404_p1 = icmp_ln1039_133_fu_31398_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45416:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1137_fu_31414_p2' generates 2 bits.
[2025-10-21 18:08:54,692] 45416 | assign zext_ln840_89_fu_31420_p1 = add_ln840_1137_fu_31414_p2;
[2025-10-21 18:08:54,692]       |                                  ^
[2025-10-21 18:08:54,692] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45418:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1033_fu_29268_p2' generates 2 bits.
[2025-10-21 18:08:54,693] 45418 | assign zext_ln840_8_fu_29274_p1 = add_ln840_1033_fu_29268_p2;
[2025-10-21 18:08:54,693]       |                                 ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45420:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1138_fu_31424_p2' generates 2 bits.
[2025-10-21 18:08:54,693] 45420 | assign zext_ln840_90_fu_31430_p1 = add_ln840_1138_fu_31424_p2;
[2025-10-21 18:08:54,693]       |                                  ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45422:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1139_fu_31434_p2' generates 2 bits.
[2025-10-21 18:08:54,693] 45422 | assign zext_ln840_91_fu_31440_p1 = add_ln840_1139_fu_31434_p2;
[2025-10-21 18:08:54,693]       |                                  ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45424:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1141_fu_31450_p2' generates 3 bits.
[2025-10-21 18:08:54,693] 45424 | assign zext_ln840_92_fu_31456_p1 = add_ln840_1141_fu_31450_p2;
[2025-10-21 18:08:54,693]       |                                  ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45426:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1142_fu_31460_p2' generates 2 bits.
[2025-10-21 18:08:54,693] 45426 | assign zext_ln840_93_fu_31466_p1 = add_ln840_1142_fu_31460_p2;
[2025-10-21 18:08:54,693]       |                                  ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45428:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1143_fu_31470_p2' generates 2 bits.
[2025-10-21 18:08:54,693] 45428 | assign zext_ln840_94_fu_31476_p1 = add_ln840_1143_fu_31470_p2;
[2025-10-21 18:08:54,693]       |                                  ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45430:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1144_fu_31480_p2' generates 3 bits.
[2025-10-21 18:08:54,693] 45430 | assign zext_ln840_95_fu_31486_p1 = add_ln840_1144_fu_31480_p2;
[2025-10-21 18:08:54,693]       |                                  ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45432:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1145_fu_31490_p2' generates 2 bits.
[2025-10-21 18:08:54,693] 45432 | assign zext_ln840_96_fu_31496_p1 = add_ln840_1145_fu_31490_p2;
[2025-10-21 18:08:54,693]       |                                  ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45434:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1146_fu_31500_p2' generates 2 bits.
[2025-10-21 18:08:54,693] 45434 | assign zext_ln840_97_fu_31506_p1 = add_ln840_1146_fu_31500_p2;
[2025-10-21 18:08:54,693]       |                                  ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45436:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1147_fu_31510_p2' generates 3 bits.
[2025-10-21 18:08:54,693] 45436 | assign zext_ln840_98_fu_31516_p1 = add_ln840_1147_fu_31510_p2;
[2025-10-21 18:08:54,693]       |                                  ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45438:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_148_fu_31672_p2' generates 1 bits.
[2025-10-21 18:08:54,693] 45438 | assign zext_ln840_99_fu_31678_p1 = icmp_ln1039_148_fu_31672_p2;
[2025-10-21 18:08:54,693]       |                                  ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45440:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1034_fu_29278_p2' generates 2 bits.
[2025-10-21 18:08:54,693] 45440 | assign zext_ln840_9_fu_29284_p1 = add_ln840_1034_fu_29278_p2;
[2025-10-21 18:08:54,693]       |                                 ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45442:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_13_fu_29176_p2' generates 1 bits.
[2025-10-21 18:08:54,693] 45442 | assign zext_ln840_fu_29182_p1 = icmp_ln1039_13_fu_29176_p2;
[2025-10-21 18:08:54,693]       |                               ^
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52303:25: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:08:54,693] 52303 |         srlo_       <=  'bx;
[2025-10-21 18:08:54,693]       |                         ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52306:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:08:54,693] 52306 |         addr_       <=  'bx;
[2025-10-21 18:08:54,693]       |                     ^~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52319:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:08:54,693] 52319 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52329:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:08:54,693] 52329 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52343:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:08:54,693] 52343 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52350:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:08:54,693] 52350 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52363:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:08:54,693] 52363 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52381:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:08:54,693] 52381 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52395:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:08:54,693] 52395 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52412:20: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:08:54,693] 52412 |    srlo_       <=  'bx;
[2025-10-21 18:08:54,693]       |                    ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52415:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:08:54,693] 52415 |    addr_       <=  'bx;
[2025-10-21 18:08:54,693]       |                ^~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52303:25: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:08:54,693] 52303 |         srlo_       <=  'bx;
[2025-10-21 18:08:54,693]       |                         ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52306:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:08:54,693] 52306 |         addr_       <=  'bx;
[2025-10-21 18:08:54,693]       |                     ^~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52319:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:08:54,693] 52319 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52329:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:08:54,693] 52329 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52343:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:08:54,693] 52343 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52350:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:08:54,693] 52350 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52363:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:08:54,693] 52363 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52381:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:08:54,693] 52381 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,693]       |                   ^~~
[2025-10-21 18:08:54,693] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52395:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,693]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:08:54,693] 52395 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                   ^~~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52412:20: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:08:54,694] 52412 |    srlo_       <=  'bx;
[2025-10-21 18:08:54,694]       |                    ^~~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52415:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:08:54,694] 52415 |    addr_       <=  'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52303:25: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:08:54,694] 52303 |         srlo_       <=  'bx;
[2025-10-21 18:08:54,694]       |                         ^~~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52306:21: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:08:54,694] 52306 |         addr_       <=  'bx;
[2025-10-21 18:08:54,694]       |                     ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52319:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:08:54,694] 52319 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                   ^~~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52329:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:08:54,694] 52329 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                   ^~~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52343:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:08:54,694] 52343 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                   ^~~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52350:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:08:54,694] 52350 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                   ^~~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52363:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:08:54,694] 52363 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                   ^~~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52381:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:08:54,694] 52381 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                   ^~~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52395:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:08:54,694] 52395 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                   ^~~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52412:20: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:08:54,694] 52412 |    srlo_       <=  'bx;
[2025-10-21 18:08:54,694]       |                    ^~~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52415:16: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:08:54,694] 52415 |    addr_       <=  'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52303:21: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:08:54,694] 52303 |         srlo_       <=  'bx;
[2025-10-21 18:08:54,694]       |                     ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52319:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:08:54,694] 52319 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52329:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:08:54,694] 52329 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52343:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:08:54,694] 52343 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52350:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:08:54,694] 52350 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52363:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:08:54,694] 52363 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52381:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:08:54,694] 52381 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52395:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:08:54,694] 52395 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52412:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:08:54,694] 52412 |    srlo_       <=  'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52303:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:08:54,694] 52303 |         srlo_       <=  'bx;
[2025-10-21 18:08:54,694]       |                     ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52319:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:08:54,694] 52319 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52329:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:08:54,694] 52329 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52343:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:08:54,694] 52343 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52350:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:08:54,694] 52350 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52363:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:08:54,694] 52363 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,694]       |                ^~
[2025-10-21 18:08:54,694] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52381:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,694]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:08:54,694] 52381 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,695]       |                ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52395:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 52395 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,695]       |                ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52412:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 52412 |    srlo_       <=  'bx;
[2025-10-21 18:08:54,695]       |                ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52238:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-21 18:08:54,695] 52238 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-10-21 18:08:54,695]       |                                                      ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52295:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-21 18:08:54,695] 52295 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-10-21 18:08:54,695]       |          ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55963:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 55963 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-10-21 18:08:54,695]       |                                                ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55967:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 55967 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-10-21 18:08:54,695]       |                                                ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55967:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 55967 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-10-21 18:08:54,695]       |                                                                          ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55968:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 55968 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-10-21 18:08:54,695]       |                                                ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55968:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 55968 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-10-21 18:08:54,695]       |                                                                          ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:55975:37: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 3 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 55975 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-10-21 18:08:54,695]       |                                     ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56001:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 2 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 56001 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-10-21 18:08:54,695]       |                                                                               ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56004:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 56004 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-10-21 18:08:54,695]       |                                          ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56008:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 56008 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-10-21 18:08:54,695]       |                                           ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56027:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 4 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 56027 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-10-21 18:08:54,695]       |                         ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56027:43: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 56027 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-10-21 18:08:54,695]       |                                           ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56029:45: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 4 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 56029 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-10-21 18:08:54,695]       |                                             ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56032:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 2 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 56032 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-10-21 18:08:54,695]       |                                                           ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56036:70: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'tail_incr' generates 3 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 56036 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-10-21 18:08:54,695]       |                                                                      ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56042:59: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'addr_incr' generates 3 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 56042 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-10-21 18:08:54,695]       |                                                           ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56039:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 56039 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-10-21 18:08:54,695]       |                                  ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:56056:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:08:54,695] 56056 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-10-21 18:08:54,695]       |                                                                       ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60166:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,695] 60166 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-10-21 18:08:54,695]       |                                                ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60170:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,695] 60170 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-10-21 18:08:54,695]       |                                                ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60170:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,695] 60170 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-10-21 18:08:54,695]       |                                                                          ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60171:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,695] 60171 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-10-21 18:08:54,695]       |                                                ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60171:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,695] 60171 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-10-21 18:08:54,695]       |                                                                          ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60178:37: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 3 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,695] 60178 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-10-21 18:08:54,695]       |                                     ^
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60204:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 2 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,695] 60204 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-10-21 18:08:54,695]       |                                                                               ^~
[2025-10-21 18:08:54,695] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60207:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,695]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,695] 60207 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-10-21 18:08:54,695]       |                                          ^~
[2025-10-21 18:08:54,696] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60211:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,696]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,696] 60211 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-10-21 18:08:54,696]       |                                           ^~
[2025-10-21 18:08:54,696] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60230:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 4 bits.
[2025-10-21 18:08:54,696]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,696] 60230 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-10-21 18:08:54,696]       |                         ^~
[2025-10-21 18:08:54,696] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60230:43: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-21 18:08:54,696]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,696] 60230 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-10-21 18:08:54,696]       |                                           ^
[2025-10-21 18:08:54,696] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60232:45: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 4 bits.
[2025-10-21 18:08:54,696]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,696] 60232 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-10-21 18:08:54,696]       |                                             ^~
[2025-10-21 18:08:54,696] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60235:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 2 bits.
[2025-10-21 18:08:54,696]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,696] 60235 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-10-21 18:08:54,696]       |                                                           ^~
[2025-10-21 18:08:54,696] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60239:70: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'tail_incr' generates 3 bits.
[2025-10-21 18:08:54,696]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,696] 60239 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-10-21 18:08:54,696]       |                                                                      ^
[2025-10-21 18:08:54,696] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60245:59: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'addr_incr' generates 3 bits.
[2025-10-21 18:08:54,696]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,696] 60245 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-10-21 18:08:54,696]       |                                                           ^
[2025-10-21 18:08:54,696] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60242:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 6 bits.
[2025-10-21 18:08:54,696]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,696] 60242 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-10-21 18:08:54,696]       |                                  ^~
[2025-10-21 18:08:54,696] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:60259:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:08:54,696]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:08:54,696] 60259 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-10-21 18:08:54,696]       |                                                                       ^~
[2025-10-21 18:08:54,696] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46278:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,696]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-21 18:08:54,696] 46278 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-10-21 18:08:54,696]       |  ^
[2025-10-21 18:08:54,696] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46279:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,696]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-21 18:08:54,696] 46279 | #0 ap_CS_fsm = 4'd1;
[2025-10-21 18:08:54,696]       |  ^
[2025-10-21 18:08:54,696] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46421:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,696]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-21 18:08:54,696] 46421 |             ap_NS_fsm = 'bx;
[2025-10-21 18:08:54,696]       |                       ^
[2025-10-21 18:08:54,696] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45857:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,696]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-21 18:08:54,696] 45857 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-10-21 18:08:54,696]       |  ^
[2025-10-21 18:08:54,696] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45858:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:08:54,696]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-21 18:08:54,696] 45858 | #0 ap_CS_fsm = 4'd1;
[2025-10-21 18:08:54,696]       |  ^
[2025-10-21 18:08:54,696] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:46000:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:08:54,696]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-21 18:08:54,696] 46000 |             ap_NS_fsm = 'bx;
[2025-10-21 18:08:54,696]       |                       ^
[2025-10-21 18:08:54,696] %Warning-CASEINCOMPLETE: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:45529:16: Case values incompletely covered (example pattern 0x6)
[2025-10-21 18:08:54,696] 45529 |         unique case (State)
[2025-10-21 18:08:54,696]       |                ^~~~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52303:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52303 |         srlo_       <=  'bx;
[2025-10-21 18:08:54,696]       |                     ^~
[2025-10-21 18:08:54,696]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-10-21 18:08:54,696]                   else you may end up with different sim results.
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52304:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52304 |         shift_en_o_ <= 1'bx;
[2025-10-21 18:08:54,696]       |                     ^~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52305:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52305 |         shift_en_   <= 1'bx;
[2025-10-21 18:08:54,696]       |                     ^~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52306:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52306 |         addr_       <=  'bx;
[2025-10-21 18:08:54,696]       |                     ^~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52307:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52307 |         state_      <= 2'bx;
[2025-10-21 18:08:54,696]       |                     ^~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52312:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52312 |    srlo_       <= i_d;
[2025-10-21 18:08:54,696]       |                ^~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52313:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52313 |    shift_en_o_ <= 1;
[2025-10-21 18:08:54,696]       |                ^~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52314:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52314 |    shift_en_   <= 1'bx;
[2025-10-21 18:08:54,696]       |                ^~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52315:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52315 |    addr_       <= 0;
[2025-10-21 18:08:54,696]       |                ^~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52316:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52316 |    state_      <= state_one;
[2025-10-21 18:08:54,696]       |                ^~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52319:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52319 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,696]       |                ^~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52320:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52320 |    shift_en_o_ <= 0;
[2025-10-21 18:08:54,696]       |                ^~
[2025-10-21 18:08:54,696] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52321:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,696]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,696] 52321 |    shift_en_   <= 1'bx;
[2025-10-21 18:08:54,696]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52322:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52322 |    addr_       <= 0;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52323:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52323 |    state_      <= state_empty;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52329:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52329 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52330:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52330 |    shift_en_o_ <= 0;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52331:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52331 |    shift_en_   <= 1;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52332:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52332 |    addr_       <= 0;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52333:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52333 |    state_      <= state_more;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52336:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52336 |    srlo_       <= i_d;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52337:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52337 |    shift_en_o_ <= 1;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52338:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52338 |    shift_en_   <= 1;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52339:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52339 |    addr_       <= 0;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52340:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52340 |    state_      <= state_one;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52343:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52343 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52344:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52344 |    shift_en_o_ <= 0;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52345:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52345 |    shift_en_   <= 1'bx;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52346:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52346 |    addr_       <= 0;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52347:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52347 |    state_      <= state_one;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52350:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52350 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52351:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52351 |    shift_en_o_ <= 0;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52352:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52352 |    shift_en_   <= 1'bx;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52353:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52353 |    addr_       <= 0;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52354:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52354 |    state_      <= state_empty;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52363:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52363 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52364:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52364 |    shift_en_o_ <= 0;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52365:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52365 |    shift_en_   <= 0;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52366:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52366 |    addr_       <= addr;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52367:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52367 |    state_      <= state_more;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52370:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52370 |    srlo_       <= srl[addr];
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,697] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52371:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,697]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,697] 52371 |    shift_en_o_ <= 1;
[2025-10-21 18:08:54,697]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52372:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52372 |    shift_en_   <= 0;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52375:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52375 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52376:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52376 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52381:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52381 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52382:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52382 |    shift_en_o_ <= 0;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52383:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52383 |    shift_en_   <= 1;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52384:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52384 |    addr_       <= addr+1;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52385:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52385 |    state_      <= state_more;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52388:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52388 |    srlo_       <= srl[addr];
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52389:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52389 |    shift_en_o_ <= 1;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52390:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52390 |    shift_en_   <= 1;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52391:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52391 |    addr_       <= addr;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52392:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52392 |    state_      <= state_more;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52395:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52395 |    srlo_       <= 'bx;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52396:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52396 |    shift_en_o_ <= 0;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52397:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52397 |    shift_en_   <= 0;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52398:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52398 |    addr_       <= addr;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52399:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52399 |    state_      <= state_more;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52402:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52402 |    srlo_       <= srl[addr];
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52403:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52403 |    shift_en_o_ <= 1;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52404:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52404 |    shift_en_   <= 0;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52405:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52405 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52406:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52406 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52412:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52412 |    srlo_       <=  'bx;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52413:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52413 |    shift_en_o_ <= 1'bx;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52414:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52414 |    shift_en_   <= 1'bx;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52415:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52415 |    addr_       <=  'bx;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:54,698] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ic0jtak9/finn_design_wrapper.v:52416:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:08:54,698]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:08:54,698] 52416 |    state_      <= 2'bx;
[2025-10-21 18:08:54,698]       |                ^~
[2025-10-21 18:08:58,193] make: Entering directory '/tmp/finn_dev_root/verilator_fifosim_2qul3spx'
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2025-10-21 18:08:58,193] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-10-21 18:08:58,193] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-21 18:08:58,193] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper__Syms.o
[2025-10-21 18:08:58,193] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-10-21 18:08:58,193] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-21 18:08:58,193] make: Leaving directory '/tmp/finn_dev_root/verilator_fifosim_2qul3spx'
[2025-10-21 18:08:58,201] Simulation starting
[2025-10-21 18:08:58,201] Number of inputs to write 64
[2025-10-21 18:08:58,201] Number of outputs to expect 56
[2025-10-21 18:08:58,201] No-output timeout clock cycles 100000000
[2025-10-21 18:08:58,201] All inputs written at cycle 94
[2025-10-21 18:08:58,201] Simulation finished
[2025-10-21 18:08:58,201] Number of inputs consumed 64
[2025-10-21 18:08:58,201] Number of outputs produced 56
[2025-10-21 18:08:58,201] Number of clock cycles 383
[2025-10-21 18:08:58,210] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2025-10-21 18:08:58,210]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-21 18:08:58,211] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2025-10-21 18:08:58,211]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-21 18:08:58,211] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-10-21 18:08:58,211]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-21 18:08:58,211] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2025-10-21 18:08:58,211]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-21 18:08:58,212] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2025-10-21 18:08:58,212]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-21 18:08:58,212] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_2
[2025-10-21 18:08:58,212]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-21 18:08:58,212] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-10-21 18:08:58,213]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-21 18:08:58,227] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-10-21 18:08:58,227]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-21 18:08:58,229] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-10-21 18:08:58,229]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-21 18:08:58,237] Running step: step_create_stitched_ip [14/19]
[2025-10-21 18:09:29,632] creating rtlsim_output/model_generation_test2/stitched_ip
[2025-10-21 18:09:29,633] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.cache
[2025-10-21 18:09:29,633] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-10-21 18:09:29,633] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.cache/wt/project.wpc -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-10-21 18:09:29,633] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.hw
[2025-10-21 18:09:29,633] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.hw/finn_vivado_stitch_proj.lpr -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.hw
[2025-10-21 18:09:29,633] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.ip_user_files
[2025-10-21 18:09:29,633] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen
[2025-10-21 18:09:29,633] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1
[2025-10-21 18:09:29,633] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd
[2025-10-21 18:09:29,633] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref
[2025-10-21 18:09:29,633] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-10-21 18:09:29,633] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-10-21 18:09:29,633] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-10-21 18:09:29,633] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui/StreamingFIFO_rtl_1_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-10-21 18:09:29,634] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-10-21 18:09:29,634] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-10-21 18:09:29,634] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-10-21 18:09:29,634] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui/StreamingFIFO_rtl_4_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-10-21 18:09:29,634] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2
[2025-10-21 18:09:29,634] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2
[2025-10-21 18:09:29,634] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui
[2025-10-21 18:09:29,634] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui/StreamingDataWidthConverter_rtl_2_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui
[2025-10-21 18:09:29,634] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2025-10-21 18:09:29,634] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2025-10-21 18:09:29,634] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2025-10-21 18:09:29,634] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui/StreamingFIFO_rtl_7_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2025-10-21 18:09:29,634] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-10-21 18:09:29,634] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-10-21 18:09:29,634] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-10-21 18:09:29,634] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui/StreamingFIFO_rtl_3_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-10-21 18:09:29,634] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-10-21 18:09:29,635] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-10-21 18:09:29,635] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-10-21 18:09:29,635] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui/StreamingDataWidthConverter_rtl_0_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-10-21 18:09:29,635] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-10-21 18:09:29,635] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-10-21 18:09:29,635] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-10-21 18:09:29,635] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui/StreamingDataWidthConverter_rtl_1_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-10-21 18:09:29,635] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1
[2025-10-21 18:09:29,635] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1
[2025-10-21 18:09:29,635] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui
[2025-10-21 18:09:29,635] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui/ConvolutionInputGenerator_rtl_1_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui
[2025-10-21 18:09:29,635] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-10-21 18:09:29,635] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-10-21 18:09:29,635] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-10-21 18:09:29,635] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui/StreamingFIFO_rtl_5_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-10-21 18:09:29,635] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-10-21 18:09:29,635] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-10-21 18:09:29,635] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-10-21 18:09:29,636] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui/StreamingFIFO_rtl_0_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-10-21 18:09:29,636] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2
[2025-10-21 18:09:29,636] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2
[2025-10-21 18:09:29,636] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui
[2025-10-21 18:09:29,636] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui/StreamingFIFO_rtl_2_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui
[2025-10-21 18:09:29,636] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-10-21 18:09:29,636] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-10-21 18:09:29,636] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-10-21 18:09:29,636] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui/StreamingFIFO_rtl_6_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-10-21 18:09:29,636] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0
[2025-10-21 18:09:29,636] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0
[2025-10-21 18:09:29,636] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui
[2025-10-21 18:09:29,636] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui/ConvolutionInputGenerator_rtl_0_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui
[2025-10-21 18:09:29,636] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-21 18:09:29,636] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bxml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-21 18:09:29,636] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-10-21 18:09:29,637] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.hwdef -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-10-21 18:09:29,637] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-10-21 18:09:29,637] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design_ooc.xdc -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-21 18:09:29,637] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-10-21 18:09:29,637] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff/finn_design.hwh -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-10-21 18:09:29,637] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip
[2025-10-21 18:09:29,637] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-21 18:09:29,637] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-10-21 18:09:29,637] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-10-21 18:09:29,637] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-21 18:09:29,637] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-10-21 18:09:29,637] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim/finn_design_MVAU_hls_1_wstrm_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-10-21 18:09:29,637] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-10-21 18:09:29,637] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth
[2025-10-21 18:09:29,637] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth
[2025-10-21 18:09:29,638] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim
[2025-10-21 18:09:29,638] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim
[2025-10-21 18:09:29,638] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-10-21 18:09:29,638] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-10-21 18:09:29,638] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2025-10-21 18:09:29,638] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth/finn_design_StreamingFIFO_rtl_7_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2025-10-21 18:09:29,638] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2025-10-21 18:09:29,638] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim/finn_design_StreamingFIFO_rtl_7_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2025-10-21 18:09:29,638] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-10-21 18:09:29,638] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-21 18:09:29,638] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-10-21 18:09:29,638] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-10-21 18:09:29,638] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-21 18:09:29,638] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-10-21 18:09:29,638] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-10-21 18:09:29,638] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-21 18:09:29,639] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth
[2025-10-21 18:09:29,639] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth
[2025-10-21 18:09:29,639] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim
[2025-10-21 18:09:29,639] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim/finn_design_StreamingFIFO_rtl_2_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim
[2025-10-21 18:09:29,639] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-21 18:09:29,639] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-21 18:09:29,639] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-10-21 18:09:29,639] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-10-21 18:09:29,639] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-10-21 18:09:29,639] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-10-21 18:09:29,639] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-21 18:09:29,639] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-21 18:09:29,639] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-10-21 18:09:29,639] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-10-21 18:09:29,639] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-10-21 18:09:29,640] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim/finn_design_MVAU_hls_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-10-21 18:09:29,640] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-21 18:09:29,640] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-10-21 18:09:29,640] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints/MVAU_hls_0_ooc.xdc -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-10-21 18:09:29,640] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-21 18:09:29,640] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-10-21 18:09:29,640] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-10-21 18:09:29,640] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-21 18:09:29,640] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-10-21 18:09:29,640] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-10-21 18:09:29,640] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-21 18:09:29,640] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-21 18:09:29,640] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-10-21 18:09:29,640] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-10-21 18:09:29,640] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-10-21 18:09:29,640] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim/finn_design_StreamingFIFO_rtl_5_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-10-21 18:09:29,641] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-21 18:09:29,641] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-10-21 18:09:29,641] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-10-21 18:09:29,641] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-10-21 18:09:29,641] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim/finn_design_StreamingFIFO_rtl_6_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-10-21 18:09:29,641] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-21 18:09:29,641] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-21 18:09:29,641] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-10-21 18:09:29,641] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-10-21 18:09:29,641] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-10-21 18:09:29,641] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim/finn_design_MVAU_hls_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-10-21 18:09:29,641] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-10-21 18:09:29,641] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints/MVAU_hls_1_ooc.xdc -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-10-21 18:09:29,641] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-21 18:09:29,641] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-10-21 18:09:29,642] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth
[2025-10-21 18:09:29,642] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth
[2025-10-21 18:09:29,642] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-10-21 18:09:29,642] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim
[2025-10-21 18:09:29,642] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim
[2025-10-21 18:09:29,642] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-21 18:09:29,642] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-10-21 18:09:29,642] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-10-21 18:09:29,642] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-21 18:09:29,642] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-10-21 18:09:29,642] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim/finn_design_StreamingFIFO_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-10-21 18:09:29,642] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-21 18:09:29,642] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-10-21 18:09:29,642] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-10-21 18:09:29,642] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-21 18:09:29,643] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-10-21 18:09:29,643] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim/finn_design_StreamingFIFO_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-10-21 18:09:29,643] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-21 18:09:29,643] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-10-21 18:09:29,643] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-10-21 18:09:29,643] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-21 18:09:29,643] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-10-21 18:09:29,643] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-10-21 18:09:29,643] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-21 18:09:29,643] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-10-21 18:09:29,643] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-10-21 18:09:29,643] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-21 18:09:29,643] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-10-21 18:09:29,644] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim/finn_design_StreamingFIFO_rtl_3_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-10-21 18:09:29,644] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-10-21 18:09:29,644] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth
[2025-10-21 18:09:29,644] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth
[2025-10-21 18:09:29,644] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0.xml -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-10-21 18:09:29,644] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim
[2025-10-21 18:09:29,644] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim
[2025-10-21 18:09:29,644] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-10-21 18:09:29,644] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-10-21 18:09:29,644] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-10-21 18:09:29,644] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.protoinst -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-10-21 18:09:29,644] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-10-21 18:09:29,644] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared
[2025-10-21 18:09:29,644] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1
[2025-10-21 18:09:29,644] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-21 18:09:29,644] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-21 18:09:29,645] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-21 18:09:29,645] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-21 18:09:29,645] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-21 18:09:29,645] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937
[2025-10-21 18:09:29,645] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl
[2025-10-21 18:09:29,645] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,645] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,645] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog/MVAU_hls_0_regslice_both.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,645] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,645] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,645] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog/MVAU_hls_0_hls_deadlock_kernel_monitor_top.vh -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,645] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,645] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,645] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog/MVAU_hls_0.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,646] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,646] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog/MVAU_hls_0_mux_42_13_1_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,646] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9937/hdl/verilog
[2025-10-21 18:09:29,646] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f
[2025-10-21 18:09:29,646] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl
[2025-10-21 18:09:29,646] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,646] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,646] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,646] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,646] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,646] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,647] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_hls_deadlock_kernel_monitor_top.vh -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,647] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_regslice_both.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,647] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,647] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,647] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,647] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,648] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,648] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,648] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,648] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,648] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8a4f/hdl/verilog
[2025-10-21 18:09:29,648] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bda -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-21 18:09:29,648] creating rtlsim_output/model_generation_test2/stitched_ip/data
[2025-10-21 18:09:29,648] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/data/finn_design.tcl -> rtlsim_output/model_generation_test2/stitched_ip/data
[2025-10-21 18:09:29,648] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/data/finn_design.mdd -> rtlsim_output/model_generation_test2/stitched_ip/data
[2025-10-21 18:09:29,648] creating rtlsim_output/model_generation_test2/stitched_ip/ip
[2025-10-21 18:09:29,648] creating rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,648] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_StreamingFIFO_rtl_7_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,648] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_StreamingFIFO_rtl_3_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,648] creating rtlsim_output/model_generation_test2/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-10-21 18:09:29,648] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_StreamingFIFO_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_StreamingFIFO_rtl_2_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/StreamingFIFO_rtl_5.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,649] creating rtlsim_output/model_generation_test2/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_ooc.xdc -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,649] creating rtlsim_output/model_generation_test2/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_StreamingFIFO_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_StreamingFIFO_rtl_6_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_StreamingFIFO_rtl_5_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/StreamingFIFO_rtl_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/StreamingFIFO_rtl_3.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,649] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/ConvolutionInputGenerator_rtl_1_impl.sv -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/StreamingFIFO_rtl_6.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] creating rtlsim_output/model_generation_test2/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_StreamingFIFO_rtl_4_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/swg_common.sv -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/swg_pkg.sv -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/ConvolutionInputGenerator_rtl_0_wrapper.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/StreamingFIFO_rtl_7.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/Q_srl.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/StreamingDataWidthConverter_rtl_1.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/ConvolutionInputGenerator_rtl_0_impl.sv -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/dwc_axi.sv -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/dwc.sv -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,650] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/StreamingFIFO_rtl_2.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/StreamingFIFO_rtl_4.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/StreamingDataWidthConverter_rtl_2.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/finn_design.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/ConvolutionInputGenerator_rtl_1_wrapper.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/StreamingFIFO_rtl_1.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/src/StreamingDataWidthConverter_rtl_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/src
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/component.xml -> rtlsim_output/model_generation_test2/stitched_ip/ip
[2025-10-21 18:09:29,651] creating rtlsim_output/model_generation_test2/stitched_ip/ip/data
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/data/finn_design.tcl -> rtlsim_output/model_generation_test2/stitched_ip/ip/data
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/data/finn_design.mdd -> rtlsim_output/model_generation_test2/stitched_ip/ip/data
[2025-10-21 18:09:29,651] creating rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_StreamingFIFO_rtl_7_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_StreamingFIFO_rtl_3_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,651] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_StreamingFIFO_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_StreamingFIFO_rtl_2_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_StreamingFIFO_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_StreamingFIFO_rtl_6_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_StreamingFIFO_rtl_5_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_StreamingFIFO_rtl_4_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/sim/finn_design.v -> rtlsim_output/model_generation_test2/stitched_ip/ip/sim
[2025-10-21 18:09:29,652] creating rtlsim_output/model_generation_test2/stitched_ip/ip/xgui
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/xgui/finn_design_v1_0.tcl -> rtlsim_output/model_generation_test2/stitched_ip/ip/xgui
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/ip/component.bak -> rtlsim_output/model_generation_test2/stitched_ip/ip
[2025-10-21 18:09:29,652] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/all_verilog_srcs.txt -> rtlsim_output/model_generation_test2/stitched_ip
[2025-10-21 18:09:29,653] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/make_project.sh -> rtlsim_output/model_generation_test2/stitched_ip
[2025-10-21 18:09:29,653] creating rtlsim_output/model_generation_test2/stitched_ip/.Xil
[2025-10-21 18:09:29,653] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/vivado.log -> rtlsim_output/model_generation_test2/stitched_ip
[2025-10-21 18:09:29,653] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.xpr -> rtlsim_output/model_generation_test2/stitched_ip
[2025-10-21 18:09:29,653] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs
[2025-10-21 18:09:29,653] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1
[2025-10-21 18:09:29,653] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd
[2025-10-21 18:09:29,653] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-10-21 18:09:29,653] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip
[2025-10-21 18:09:29,653] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-21 18:09:29,653] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-21 18:09:29,653] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-10-21 18:09:29,653] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-10-21 18:09:29,653] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-10-21 18:09:29,653] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-10-21 18:09:29,654] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-21 18:09:29,654] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-21 18:09:29,654] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-21 18:09:29,654] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-21 18:09:29,654] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-21 18:09:29,654] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-21 18:09:29,654] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-21 18:09:29,654] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-21 18:09:29,654] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-21 18:09:29,654] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-21 18:09:29,654] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-21 18:09:29,654] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-21 18:09:29,654] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-21 18:09:29,654] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-21 18:09:29,655] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-21 18:09:29,655] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-21 18:09:29,655] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-10-21 18:09:29,655] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-10-21 18:09:29,655] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-21 18:09:29,655] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-21 18:09:29,655] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-21 18:09:29,655] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-21 18:09:29,655] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-21 18:09:29,655] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-21 18:09:29,655] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-21 18:09:29,655] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-21 18:09:29,655] creating rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-10-21 18:09:29,655] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0.xci -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-10-21 18:09:29,655] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bda -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-10-21 18:09:29,656] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd -> rtlsim_output/model_generation_test2/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-10-21 18:09:29,656] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/make_project.tcl -> rtlsim_output/model_generation_test2/stitched_ip
[2025-10-21 18:09:29,656] copying /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/vivado.jou -> rtlsim_output/model_generation_test2/stitched_ip
[2025-10-21 18:09:29,656] Vivado stitched IP written into rtlsim_output/model_generation_test2/stitched_ip
[2025-10-21 18:09:29,657] Running step: step_measure_rtlsim_performance [15/19]
[2025-10-21 18:09:29,657] rtlsim_use_vivado_comps is enabled, may yield incorrect results
[2025-10-21 18:09:33,283] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2759:8: Duplicate declaration of module: 'swg_controller'
[2025-10-21 18:09:33,283]  2759 | module swg_controller
[2025-10-21 18:09:33,283]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:09:33,283]                  /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:450:8: ... Location of original declaration
[2025-10-21 18:09:33,283]   450 | module swg_controller
[2025-10-21 18:09:33,283]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:09:33,283]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-10-21 18:09:33,283]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-10-21 18:09:33,283] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2874:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-10-21 18:09:33,283]  2874 | module swg_cyclic_buffer_addressable #(
[2025-10-21 18:09:33,283]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283]                  /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:565:8: ... Location of original declaration
[2025-10-21 18:09:33,283]   565 | module swg_cyclic_buffer_addressable #(
[2025-10-21 18:09:33,283]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2901:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-10-21 18:09:33,283]  2901 | module swg_reg_buffer
[2025-10-21 18:09:33,283]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:09:33,283]                  /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:592:8: ... Location of original declaration
[2025-10-21 18:09:33,283]   592 | module swg_reg_buffer
[2025-10-21 18:09:33,283]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2930:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-10-21 18:09:33,283]  2930 | module swg_ram_buffer
[2025-10-21 18:09:33,283]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:09:33,283]                  /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:621:8: ... Location of original declaration
[2025-10-21 18:09:33,283]   621 | module swg_ram_buffer
[2025-10-21 18:09:33,283]       |        ^~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11979:8: Duplicate declaration of module: 'dwc'
[2025-10-21 18:09:33,283] 11979 | module dwc #(
[2025-10-21 18:09:33,283]       |        ^~~
[2025-10-21 18:09:33,283]                  /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11743:8: ... Location of original declaration
[2025-10-21 18:09:33,283] 11743 | module dwc #(
[2025-10-21 18:09:33,283]       |        ^~~
[2025-10-21 18:09:33,283] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:12140:8: Duplicate declaration of module: 'dwc_axi'
[2025-10-21 18:09:33,283] 12140 | module dwc_axi #(
[2025-10-21 18:09:33,283]       |        ^~~~~~~
[2025-10-21 18:09:33,283]                  /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5405:8: ... Location of original declaration
[2025-10-21 18:09:33,283]  5405 | module dwc_axi #(
[2025-10-21 18:09:33,283]       |        ^~~~~~~
[2025-10-21 18:09:33,283] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:12426:8: Duplicate declaration of module: 'dwc'
[2025-10-21 18:09:33,283] 12426 | module dwc #(
[2025-10-21 18:09:33,283]       |        ^~~
[2025-10-21 18:09:33,283]                  /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11743:8: ... Location of original declaration
[2025-10-21 18:09:33,283] 11743 | module dwc #(
[2025-10-21 18:09:33,283]       |        ^~~
[2025-10-21 18:09:33,283] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58889:8: Duplicate declaration of module: 'dwc_axi'
[2025-10-21 18:09:33,283] 58889 | module dwc_axi #(
[2025-10-21 18:09:33,283]       |        ^~~~~~~
[2025-10-21 18:09:33,283]                  /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5405:8: ... Location of original declaration
[2025-10-21 18:09:33,283]  5405 | module dwc_axi #(
[2025-10-21 18:09:33,283]       |        ^~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4928:34: Cell has missing pin: 'awready'
[2025-10-21 18:09:33,283]  4928 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4928:34: Cell has missing pin: 'wready'
[2025-10-21 18:09:33,283]  4928 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4928:34: Cell has missing pin: 'bvalid'
[2025-10-21 18:09:33,283]  4928 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4928:34: Cell has missing pin: 'bresp'
[2025-10-21 18:09:33,283]  4928 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4928:34: Cell has missing pin: 'arready'
[2025-10-21 18:09:33,283]  4928 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4928:34: Cell has missing pin: 'rvalid'
[2025-10-21 18:09:33,283]  4928 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4928:34: Cell has missing pin: 'rresp'
[2025-10-21 18:09:33,283]  4928 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4928:34: Cell has missing pin: 'rdata'
[2025-10-21 18:09:33,283]  4928 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4997:34: Cell has missing pin: 'awready'
[2025-10-21 18:09:33,283]  4997 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4997:34: Cell has missing pin: 'wready'
[2025-10-21 18:09:33,283]  4997 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4997:34: Cell has missing pin: 'bvalid'
[2025-10-21 18:09:33,283]  4997 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,283] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4997:34: Cell has missing pin: 'bresp'
[2025-10-21 18:09:33,283]  4997 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:09:33,283]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4997:34: Cell has missing pin: 'arready'
[2025-10-21 18:09:33,284]  4997 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:09:33,284]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4997:34: Cell has missing pin: 'rvalid'
[2025-10-21 18:09:33,284]  4997 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:09:33,284]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4997:34: Cell has missing pin: 'rresp'
[2025-10-21 18:09:33,284]  4997 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:09:33,284]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4997:34: Cell has missing pin: 'rdata'
[2025-10-21 18:09:33,284]  4997 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-21 18:09:33,284]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5157:37: Cell has missing pin: 'count'
[2025-10-21 18:09:33,284]  5157 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5157:37: Cell has missing pin: 'maxcount'
[2025-10-21 18:09:33,284]  5157 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5166:37: Cell has missing pin: 'count'
[2025-10-21 18:09:33,284]  5166 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5166:37: Cell has missing pin: 'maxcount'
[2025-10-21 18:09:33,284]  5166 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5175:37: Cell has missing pin: 'count'
[2025-10-21 18:09:33,284]  5175 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5175:37: Cell has missing pin: 'maxcount'
[2025-10-21 18:09:33,284]  5175 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5184:37: Cell has missing pin: 'count'
[2025-10-21 18:09:33,284]  5184 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5184:37: Cell has missing pin: 'maxcount'
[2025-10-21 18:09:33,284]  5184 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5193:37: Cell has missing pin: 'count'
[2025-10-21 18:09:33,284]  5193 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5193:37: Cell has missing pin: 'maxcount'
[2025-10-21 18:09:33,284]  5193 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5202:37: Cell has missing pin: 'count'
[2025-10-21 18:09:33,284]  5202 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5202:37: Cell has missing pin: 'maxcount'
[2025-10-21 18:09:33,284]  5202 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5211:37: Cell has missing pin: 'count'
[2025-10-21 18:09:33,284]  5211 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5211:37: Cell has missing pin: 'maxcount'
[2025-10-21 18:09:33,284]  5211 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5220:37: Cell has missing pin: 'count'
[2025-10-21 18:09:33,284]  5220 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5220:37: Cell has missing pin: 'maxcount'
[2025-10-21 18:09:33,284]  5220 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-10-21 18:09:33,284]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-TIMESCALEMOD: /home/changhong/prj/finn_dev/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-10-21 18:09:33,284]    32 | package swg;
[2025-10-21 18:09:33,284]       |         ^~~
[2025-10-21 18:09:33,284]                        /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:185:8: ... Location of module with timescale
[2025-10-21 18:09:33,284]   185 | module MVAU_hls_0_hls_deadlock_idx0_monitor (
[2025-10-21 18:09:33,284]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-TIMESCALEMOD: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:36:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-10-21 18:09:33,284]    36 | module memstream #(
[2025-10-21 18:09:33,284]       |        ^~~~~~~~~
[2025-10-21 18:09:33,284]                        /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:185:8: ... Location of module with timescale
[2025-10-21 18:09:33,284]   185 | module MVAU_hls_0_hls_deadlock_idx0_monitor (
[2025-10-21 18:09:33,284]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:60143:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-21 18:09:33,284] 60143 | assign a  = $unsigned(in0);
[2025-10-21 18:09:33,284]       |           ^
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:60144:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-21 18:09:33,284] 60144 | assign b  = $signed(in1);
[2025-10-21 18:09:33,284]       |           ^
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:60145:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-21 18:09:33,284] 60145 | assign c  = $signed(in2);
[2025-10-21 18:09:33,284]       |           ^
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:60148:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-21 18:09:33,284] 60148 | assign p  = m_reg + c;
[2025-10-21 18:09:33,284]       |                   ^
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:60159:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_10_4_1_U780.MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U
[2025-10-21 18:09:33,284] 60159 | assign dout = p_reg;
[2025-10-21 18:09:33,284]       |             ^
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:60058:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-21 18:09:33,284] 60058 | assign a  = $signed(in0);
[2025-10-21 18:09:33,284]       |           ^
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:60059:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-21 18:09:33,284] 60059 | assign b  = $signed(in1);
[2025-10-21 18:09:33,284]       |           ^
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:60060:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-21 18:09:33,284] 60060 | assign c  = $signed(in2);
[2025-10-21 18:09:33,284]       |           ^
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:60063:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-21 18:09:33,284] 60063 | assign p  = m_reg + c;
[2025-10-21 18:09:33,284]       |                   ^
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:60074:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U137.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-10-21 18:09:33,284] 60074 | assign dout = p_reg;
[2025-10-21 18:09:33,284]       |             ^
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59488:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-21 18:09:33,284] 59488 | assign a  = $signed(in0);
[2025-10-21 18:09:33,284]       |           ^
[2025-10-21 18:09:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59489:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:09:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-21 18:09:33,284] 59489 | assign b  = $unsigned(in1);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59490:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-21 18:09:33,285] 59490 | assign c  = $signed(in2);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59493:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-21 18:09:33,285] 59493 | assign p  = m_reg + c;
[2025-10-21 18:09:33,285]       |                   ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59504:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_13_4_1_U784.MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U
[2025-10-21 18:09:33,285] 59504 | assign dout = p_reg;
[2025-10-21 18:09:33,285]       |             ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58089:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-21 18:09:33,285] 58089 | assign a  = $signed(in0);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58090:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-21 18:09:33,285] 58090 | assign b  = $unsigned(in1);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58091:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-21 18:09:33,285] 58091 | assign c  = $signed(in2);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58094:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-21 18:09:33,285] 58094 | assign p  = m_reg + c;
[2025-10-21 18:09:33,285]       |                   ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58105:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_13s_13_4_1_U812.MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U
[2025-10-21 18:09:33,285] 58105 | assign dout = p_reg;
[2025-10-21 18:09:33,285]       |             ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58004:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-21 18:09:33,285] 58004 | assign a  = $signed(in0);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58005:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-21 18:09:33,285] 58005 | assign b  = $signed(in1);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58006:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-21 18:09:33,285] 58006 | assign c  = $signed(in2);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58009:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-21 18:09:33,285] 58009 | assign p  = m_reg + c;
[2025-10-21 18:09:33,285]       |                   ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58020:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U129.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-10-21 18:09:33,285] 58020 | assign dout = p_reg;
[2025-10-21 18:09:33,285]       |             ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:12580:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-21 18:09:33,285] 12580 | assign a  = $signed(in0);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:12581:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-21 18:09:33,285] 12581 | assign b  = $unsigned(in1);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:12582:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-21 18:09:33,285] 12582 | assign c  = $signed(in2);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:12585:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-21 18:09:33,285] 12585 | assign p  = m_reg + c;
[2025-10-21 18:09:33,285]       |                   ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:12596:13: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:09:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_9s_10_4_1_U783.MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U
[2025-10-21 18:09:33,285] 12596 | assign dout = p_reg;
[2025-10-21 18:09:33,285]       |             ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5706:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-21 18:09:33,285]  5706 | assign a  = $unsigned(in0);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5707:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-21 18:09:33,285]  5707 | assign b  = $signed(in1);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5708:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-21 18:09:33,285]  5708 | assign c  = $signed(in2);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5711:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-21 18:09:33,285]  5711 | assign p  = m_reg + c;
[2025-10-21 18:09:33,285]       |                   ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5722:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_9s_13_4_1_U781.MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U
[2025-10-21 18:09:33,285]  5722 | assign dout = p_reg;
[2025-10-21 18:09:33,285]       |             ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4535:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-21 18:09:33,285]  4535 | assign a  = $unsigned(in0);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4536:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-21 18:09:33,285]  4536 | assign b  = $signed(in1);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4537:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-21 18:09:33,285]  4537 | assign c  = $signed(in2);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4540:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-21 18:09:33,285]  4540 | assign p  = m_reg + c;
[2025-10-21 18:09:33,285]       |                   ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:4551:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4ns_4s_8s_9_4_1_U449.MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0_U
[2025-10-21 18:09:33,285]  4551 | assign dout = p_reg;
[2025-10-21 18:09:33,285]       |             ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:3959:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-21 18:09:33,285]  3959 | assign a  = $signed(in0);
[2025-10-21 18:09:33,285]       |           ^
[2025-10-21 18:09:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:3960:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2025-10-21 18:09:33,285]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-21 18:09:33,285]  3960 | assign b  = $unsigned(in1);
[2025-10-21 18:09:33,286]       |           ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:3961:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:09:33,286]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-21 18:09:33,286]  3961 | assign c  = $signed(in2);
[2025-10-21 18:09:33,286]       |           ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:3964:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-10-21 18:09:33,286]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-21 18:09:33,286]  3964 | assign p  = m_reg + c;
[2025-10-21 18:09:33,286]       |                   ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:3975:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-21 18:09:33,286]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_4s_4ns_8s_9_4_1_U455.MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U
[2025-10-21 18:09:33,286]  3975 | assign dout = p_reg;
[2025-10-21 18:09:33,286]       |             ^
[2025-10-21 18:09:33,286] %Warning-UNPACKED: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:68:10: Unsupported: Unpacked struct/union
[2025-10-21 18:09:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-21 18:09:33,286]    68 |  typedef struct {
[2025-10-21 18:09:33,286]       |          ^~~~~~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:91:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-10-21 18:09:33,286]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-21 18:09:33,286]    91 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-21 18:09:33,286]       |                                    ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:91:22: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-21 18:09:33,286]    91 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-21 18:09:33,286]       |                      ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:96:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-10-21 18:09:33,286]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-21 18:09:33,286]    96 |        ptr_eff.val == DEPTH-2;
[2025-10-21 18:09:33,286]       |                    ^~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:119:19: Operator PATMEMBER expects 3 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-10-21 18:09:33,286]   119 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-10-21 18:09:33,286]       |                   ^~~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58389:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 4096 bits.
[2025-10-21 18:09:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-10-21 18:09:33,286] 58389 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-21 18:09:33,286]       |                           ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:91:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-10-21 18:09:33,286]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-21 18:09:33,286]    91 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-21 18:09:33,286]       |                                    ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:91:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-21 18:09:33,286]    91 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-21 18:09:33,286]       |                      ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:96:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-10-21 18:09:33,286]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-21 18:09:33,286]    96 |        ptr_eff.val == DEPTH-2;
[2025-10-21 18:09:33,286]       |                    ^~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:119:19: Operator PATMEMBER expects 2 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-10-21 18:09:33,286]   119 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-10-21 18:09:33,286]       |                   ^~~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:58389:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 96 bits.
[2025-10-21 18:09:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-10-21 18:09:33,286] 58389 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-21 18:09:33,286]       |                           ^
[2025-10-21 18:09:33,286] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59051:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,286]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-21 18:09:33,286] 59051 | #0 ap_loop_init_int = 1'b1;
[2025-10-21 18:09:33,286]       |  ^
[2025-10-21 18:09:33,286] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59052:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,286]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-21 18:09:33,286] 59052 | #0 ap_done_cache = 1'b0;
[2025-10-21 18:09:33,286]       |  ^
[2025-10-21 18:09:33,286] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:1553:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-21 18:09:33,286]  1553 | #0 ap_loop_init_int = 1'b1;
[2025-10-21 18:09:33,286]       |  ^
[2025-10-21 18:09:33,286] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:1554:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-21 18:09:33,286]  1554 | #0 ap_done_cache = 1'b0;
[2025-10-21 18:09:33,286]       |  ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11815:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-10-21 18:09:33,286] 11815 |    if(IBITS % OBITS) begin
[2025-10-21 18:09:33,286]       |    ^~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11844:11: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-10-21 18:09:33,286] 11844 |      acnt = ivld? -K+1 : 1;
[2025-10-21 18:09:33,286]       |           ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11771:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-21 18:09:33,286] 11771 |    if(OBITS % IBITS) begin
[2025-10-21 18:09:33,286]       |    ^~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11781:32: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-21 18:09:33,286] 11781 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-10-21 18:09:33,286]       |                                ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11787:10: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-21 18:09:33,286] 11787 |     ACnt <= K-1;
[2025-10-21 18:09:33,286]       |          ^~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11792:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 3 bits.
[2025-10-21 18:09:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-21 18:09:33,286] 11792 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-21 18:09:33,286]       |                                                ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11792:48: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-21 18:09:33,286] 11792 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-21 18:09:33,286]       |                                                ^
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5337:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core
[2025-10-21 18:09:33,286]  5337 |   .ip_addr(config_address),
[2025-10-21 18:09:33,286]       |    ^~~~~~~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5337:4: Output port connection 'ip_addr' expects 6 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-10-21 18:09:33,286]  5337 |   .ip_addr(config_address),
[2025-10-21 18:09:33,286]       |    ^~~~~~~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:485:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,286]   485 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-10-21 18:09:33,286]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:486:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,286]   486 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-10-21 18:09:33,286]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:487:78: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,286]   487 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-10-21 18:09:33,286]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:488:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,286]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   488 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-10-21 18:09:33,287]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:489:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   489 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-10-21 18:09:33,287]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:495:41: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   495 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-10-21 18:09:33,287]       |                                         ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:496:41: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   496 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-10-21 18:09:33,287]       |                                         ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:497:41: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   497 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-10-21 18:09:33,287]       |                                         ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:498:41: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   498 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-10-21 18:09:33,287]       |                                         ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:499:41: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   499 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-10-21 18:09:33,287]       |                                         ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:505:22: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   505 |     assign tail_incr =
[2025-10-21 18:09:33,287]       |                      ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:531:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   531 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-10-21 18:09:33,287]       |                               ^~
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:532:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   532 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-10-21 18:09:33,287]       |                               ^~
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:533:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   533 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-10-21 18:09:33,287]       |                               ^~
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:534:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   534 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-10-21 18:09:33,287]       |                               ^~
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:535:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   535 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-10-21 18:09:33,287]       |                               ^~
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:542:39: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   542 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-10-21 18:09:33,287]       |                                       ^~
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:545:41: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   545 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-10-21 18:09:33,287]       |                                         ^~
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:548:45: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   548 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-10-21 18:09:33,287]       |                                             ^~
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:551:48: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   551 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-10-21 18:09:33,287]       |                                                ^~
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:553:54: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-10-21 18:09:33,287]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-10-21 18:09:33,287]   553 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-10-21 18:09:33,287]       |                                                      ^~
[2025-10-21 18:09:33,287] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:23053:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,287]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,287] 23053 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-21 18:09:33,287]       |  ^
[2025-10-21 18:09:33,287] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:23054:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,287]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,287] 23054 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-21 18:09:33,287]       |  ^
[2025-10-21 18:09:33,287] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:23055:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,287]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,287] 23055 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-21 18:09:33,287]       |  ^
[2025-10-21 18:09:33,287] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:23056:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,287]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,287] 23056 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-21 18:09:33,287]       |  ^
[2025-10-21 18:09:33,287] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:23057:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,287]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,287] 23057 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-21 18:09:33,287]       |  ^
[2025-10-21 18:09:33,287] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:23058:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,287]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,287] 23058 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-21 18:09:33,287]       |  ^
[2025-10-21 18:09:33,287] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:23059:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,287]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,287] 23059 | #0 ap_done_reg = 1'b0;
[2025-10-21 18:09:33,287]       |  ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:46080:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,287] 46080 |             ap_NS_iter0_fsm = 'bx;
[2025-10-21 18:09:33,287]       |                             ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:46104:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,287] 46104 |             ap_NS_iter1_fsm = 'bx;
[2025-10-21 18:09:33,287]       |                             ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:46128:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,287] 46128 |             ap_NS_iter2_fsm = 'bx;
[2025-10-21 18:09:33,287]       |                             ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:46152:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,287] 46152 |             ap_NS_iter3_fsm = 'bx;
[2025-10-21 18:09:33,287]       |                             ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:46176:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,287] 46176 |             ap_NS_iter4_fsm = 'bx;
[2025-10-21 18:09:33,287]       |                             ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:46200:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,287] 46200 |             ap_NS_iter5_fsm = 'bx;
[2025-10-21 18:09:33,287]       |                             ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48843:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,287] 48843 | assign grp_fu_47245_p0 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,287]       |                        ^
[2025-10-21 18:09:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48845:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48845 | assign grp_fu_47254_p0 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48847:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48847 | assign grp_fu_47263_p0 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48849:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48849 | assign grp_fu_47272_p0 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48851:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48851 | assign grp_fu_47281_p0 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48853:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48853 | assign grp_fu_47290_p0 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48855:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48855 | assign grp_fu_47299_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48857:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48857 | assign grp_fu_47308_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48859:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48859 | assign grp_fu_47317_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48861:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48861 | assign grp_fu_47326_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48863:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48863 | assign grp_fu_47335_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48865:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48865 | assign grp_fu_47344_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48867:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48867 | assign grp_fu_47353_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48869:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48869 | assign grp_fu_47362_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48871:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48871 | assign grp_fu_47371_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48873:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48873 | assign grp_fu_47380_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48875:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48875 | assign grp_fu_47389_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48877:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48877 | assign grp_fu_47398_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48879:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48879 | assign grp_fu_47407_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48881:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48881 | assign grp_fu_47416_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48883:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48883 | assign grp_fu_47425_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48885:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48885 | assign grp_fu_47434_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48887:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48887 | assign grp_fu_47443_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48889:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48889 | assign grp_fu_47452_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48891:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48891 | assign grp_fu_47461_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48893:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48893 | assign grp_fu_47470_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48895:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48895 | assign grp_fu_47479_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48897:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48897 | assign grp_fu_47488_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48899:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48899 | assign grp_fu_47497_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48901:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48901 | assign grp_fu_47506_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48903:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48903 | assign grp_fu_47515_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48905:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48905 | assign grp_fu_47524_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,288]       |                        ^
[2025-10-21 18:09:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48907:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,288] 48907 | assign grp_fu_47533_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48909:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48909 | assign grp_fu_47542_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48911:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48911 | assign grp_fu_47551_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48913:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48913 | assign grp_fu_47560_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48915:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48915 | assign grp_fu_47569_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48917:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48917 | assign grp_fu_47578_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48919:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48919 | assign grp_fu_47587_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48921:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48921 | assign grp_fu_47596_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48923:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48923 | assign grp_fu_47605_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48925:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48925 | assign grp_fu_47614_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48927:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48927 | assign grp_fu_47623_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48929:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48929 | assign grp_fu_47632_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48931:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48931 | assign grp_fu_47641_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48933:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48933 | assign grp_fu_47650_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48935:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48935 | assign grp_fu_47659_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48937:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48937 | assign grp_fu_47668_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48939:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48939 | assign grp_fu_47677_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48941:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48941 | assign grp_fu_47686_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48943:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48943 | assign grp_fu_47695_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48945:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48945 | assign grp_fu_47704_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48947:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48947 | assign grp_fu_47713_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48949:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48949 | assign grp_fu_47722_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48951:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48951 | assign grp_fu_47731_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48953:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48953 | assign grp_fu_47740_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48955:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48955 | assign grp_fu_47749_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48957:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48957 | assign grp_fu_47758_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48959:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_fu_15726_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48959 | assign grp_fu_47767_p1 = zext_ln1494_12_fu_15726_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48961:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48961 | assign grp_fu_47776_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48963:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48963 | assign grp_fu_47785_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48965:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48965 | assign grp_fu_47794_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48967:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,289] 48967 | assign grp_fu_47803_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,289]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48969:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48969 | assign grp_fu_47812_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48971:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48971 | assign grp_fu_47821_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48973:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48973 | assign grp_fu_47830_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48975:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48975 | assign grp_fu_47839_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48977:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48977 | assign grp_fu_47848_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48979:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48979 | assign grp_fu_47857_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48981:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48981 | assign grp_fu_47866_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48983:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48983 | assign grp_fu_47875_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48985:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48985 | assign grp_fu_47884_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48987:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48987 | assign grp_fu_47893_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48989:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48989 | assign grp_fu_47902_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48991:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48991 | assign grp_fu_47911_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48993:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48993 | assign grp_fu_47920_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48995:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48995 | assign grp_fu_47929_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48997:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48997 | assign grp_fu_47938_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:48999:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 48999 | assign grp_fu_47947_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49001:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49001 | assign grp_fu_47956_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49003:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49003 | assign grp_fu_47965_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49005:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49005 | assign grp_fu_47974_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49007:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49007 | assign grp_fu_47983_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49009:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49009 | assign grp_fu_47992_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49011:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49011 | assign grp_fu_48001_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49013:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49013 | assign grp_fu_48010_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49015:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49015 | assign grp_fu_48019_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49017:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49017 | assign grp_fu_48028_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49019:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49019 | assign grp_fu_48037_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49021:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49021 | assign grp_fu_48046_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49023:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,290] 49023 | assign grp_fu_48055_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,290]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49025:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49025 | assign grp_fu_48064_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49027:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49027 | assign grp_fu_48073_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49029:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49029 | assign grp_fu_48082_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49031:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49031 | assign grp_fu_48091_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49033:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49033 | assign grp_fu_48100_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49035:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49035 | assign grp_fu_48109_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49037:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49037 | assign grp_fu_48118_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49039:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49039 | assign grp_fu_48127_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49041:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49041 | assign grp_fu_48136_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49043:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49043 | assign grp_fu_48145_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49045:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49045 | assign grp_fu_48154_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49047:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49047 | assign grp_fu_48163_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49049:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49049 | assign grp_fu_48172_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49051:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49051 | assign grp_fu_48181_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49053:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49053 | assign grp_fu_48190_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49055:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49055 | assign grp_fu_48199_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49057:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49057 | assign grp_fu_48208_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49059:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49059 | assign grp_fu_48217_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49061:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49061 | assign grp_fu_48226_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49063:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49063 | assign grp_fu_48235_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49065:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49065 | assign grp_fu_48244_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49067:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49067 | assign grp_fu_48253_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49069:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49069 | assign grp_fu_48262_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49071:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49071 | assign grp_fu_48271_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49073:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49073 | assign grp_fu_48280_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49075:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49075 | assign grp_fu_48289_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49077:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49077 | assign grp_fu_48298_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49079:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,291] 49079 | assign grp_fu_48307_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,291]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49081:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49081 | assign grp_fu_48316_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49083:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49083 | assign grp_fu_48325_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49085:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49085 | assign grp_fu_48334_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49087:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49087 | assign grp_fu_48343_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49089:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49089 | assign grp_fu_48352_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49091:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49091 | assign grp_fu_48361_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49093:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49093 | assign grp_fu_48370_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49095:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49095 | assign grp_fu_48379_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49097:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49097 | assign grp_fu_48388_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49099:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49099 | assign grp_fu_48397_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49101:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49101 | assign grp_fu_48406_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49103:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49103 | assign grp_fu_48415_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49105:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49105 | assign grp_fu_48424_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49107:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49107 | assign grp_fu_48433_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49109:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49109 | assign grp_fu_48442_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49111:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49111 | assign grp_fu_48451_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49113:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49113 | assign grp_fu_48460_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49115:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49115 | assign grp_fu_48469_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49117:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49117 | assign grp_fu_48478_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49119:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49119 | assign grp_fu_48487_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49121:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49121 | assign grp_fu_48496_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49123:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49123 | assign grp_fu_48505_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49125:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49125 | assign grp_fu_48514_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49127:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49127 | assign grp_fu_48523_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49129:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49129 | assign grp_fu_48532_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49131:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49131 | assign grp_fu_48541_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49133:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,292] 49133 | assign grp_fu_48550_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,292]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49135:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49135 | assign grp_fu_48559_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49137:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49137 | assign grp_fu_48568_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49139:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49139 | assign grp_fu_48577_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49141:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49141 | assign grp_fu_48586_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49143:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49143 | assign grp_fu_48595_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49145:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49145 | assign grp_fu_48604_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49147:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49147 | assign grp_fu_48613_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49149:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49149 | assign grp_fu_48622_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49151:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49151 | assign grp_fu_48631_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49153:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49153 | assign grp_fu_48640_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49155:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49155 | assign grp_fu_48649_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49157:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49157 | assign grp_fu_48658_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49159:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49159 | assign grp_fu_48667_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49161:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49161 | assign grp_fu_48676_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49163:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49163 | assign grp_fu_48685_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49165:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49165 | assign grp_fu_48694_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49167:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49167 | assign grp_fu_48703_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49169:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49169 | assign grp_fu_48712_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49171:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49171 | assign grp_fu_48721_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49173:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49173 | assign grp_fu_48730_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49175:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49175 | assign grp_fu_48739_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49177:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49177 | assign grp_fu_48748_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49179:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49179 | assign grp_fu_48757_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,293]       |                        ^
[2025-10-21 18:09:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49181:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,293] 49181 | assign grp_fu_48766_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49183:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49183 | assign grp_fu_48775_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49185:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49185 | assign grp_fu_48784_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49187:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49187 | assign grp_fu_48793_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49189:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49189 | assign grp_fu_48802_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49191:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49191 | assign grp_fu_48811_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49193:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49193 | assign grp_fu_48820_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49195:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49195 | assign grp_fu_48829_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49197:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49197 | assign grp_fu_48838_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49199:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49199 | assign grp_fu_48847_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49201:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49201 | assign grp_fu_48856_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49203:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49203 | assign grp_fu_48865_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49205:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49205 | assign grp_fu_48874_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49207:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49207 | assign grp_fu_48883_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49209:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49209 | assign grp_fu_48892_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49211:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49211 | assign grp_fu_48901_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49213:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49213 | assign grp_fu_48910_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49215:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49215 | assign grp_fu_48919_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49217:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49217 | assign grp_fu_48928_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49219:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49219 | assign grp_fu_48937_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49221:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49221 | assign grp_fu_48946_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49223:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49223 | assign grp_fu_48955_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49225:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49225 | assign grp_fu_48964_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49227:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49227 | assign grp_fu_48973_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49229:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49229 | assign grp_fu_48982_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49231:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49231 | assign grp_fu_48991_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49233:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49233 | assign grp_fu_49000_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49235:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,294] 49235 | assign grp_fu_49009_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,294]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49237:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49237 | assign grp_fu_49018_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49239:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49239 | assign grp_fu_49027_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49241:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49241 | assign grp_fu_49036_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49243:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49243 | assign grp_fu_49045_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49245:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49245 | assign grp_fu_49054_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49247:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49247 | assign grp_fu_49063_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49249:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49249 | assign grp_fu_49072_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49251:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49251 | assign grp_fu_49081_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49253:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49253 | assign grp_fu_49090_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49255:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49255 | assign grp_fu_49099_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49257:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49257 | assign grp_fu_49108_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49259:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49259 | assign grp_fu_49117_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49261:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49261 | assign grp_fu_49126_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49263:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49263 | assign grp_fu_49135_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49265:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49265 | assign grp_fu_49144_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49267:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49267 | assign grp_fu_49153_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49269:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49269 | assign grp_fu_49162_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49271:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49271 | assign grp_fu_49171_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49273:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49273 | assign grp_fu_49180_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49275:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49275 | assign grp_fu_49189_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49277:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49277 | assign grp_fu_49198_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49279:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49279 | assign grp_fu_49207_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49281:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49281 | assign grp_fu_49216_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49283:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49283 | assign grp_fu_49225_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49285:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49285 | assign grp_fu_49234_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49287:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49287 | assign grp_fu_49243_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49289:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,295] 49289 | assign grp_fu_49252_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,295]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49291:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49291 | assign grp_fu_49261_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49293:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49293 | assign grp_fu_49270_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49295:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49295 | assign grp_fu_49279_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49297:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49297 | assign grp_fu_49288_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49299:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49299 | assign grp_fu_49297_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49301:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49301 | assign grp_fu_49306_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49303:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49303 | assign grp_fu_49315_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49305:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49305 | assign grp_fu_49324_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49307:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49307 | assign grp_fu_49333_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49309:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49309 | assign grp_fu_49342_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49311:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49311 | assign grp_fu_49351_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49313:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49313 | assign grp_fu_49360_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49315:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49315 | assign grp_fu_49369_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49317:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49317 | assign grp_fu_49378_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49319:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49319 | assign grp_fu_49387_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49321:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49321 | assign grp_fu_49396_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49323:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49323 | assign grp_fu_49405_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49325:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49325 | assign grp_fu_49414_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49327:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49327 | assign grp_fu_49423_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49329:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49329 | assign grp_fu_49432_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49331:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49331 | assign grp_fu_49441_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49333:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49333 | assign grp_fu_49450_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49335:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49335 | assign grp_fu_49459_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49337:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49337 | assign grp_fu_49468_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49339:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49339 | assign grp_fu_49477_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49341:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49341 | assign grp_fu_49486_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49343:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49343 | assign grp_fu_49495_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,296]       |                        ^
[2025-10-21 18:09:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49345:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,296] 49345 | assign grp_fu_49504_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49347:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49347 | assign grp_fu_49513_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49349:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49349 | assign grp_fu_49522_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49351:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49351 | assign grp_fu_49531_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49353:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49353 | assign grp_fu_49540_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49355:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49355 | assign grp_fu_49549_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49357:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49357 | assign grp_fu_49558_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49359:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49359 | assign grp_fu_49567_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49361:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49361 | assign grp_fu_49576_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49363:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49363 | assign grp_fu_49585_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49365:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49365 | assign grp_fu_49594_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49367:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49367 | assign grp_fu_49603_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49369:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49369 | assign grp_fu_49612_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49371:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49371 | assign grp_fu_49621_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49373:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49373 | assign grp_fu_49630_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49375:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49375 | assign grp_fu_49639_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49377:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49377 | assign grp_fu_49648_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49379:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49379 | assign grp_fu_49657_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49381:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49381 | assign grp_fu_49666_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49383:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49383 | assign grp_fu_49675_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49385:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49385 | assign grp_fu_49684_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49387:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49387 | assign grp_fu_49693_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49389:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49389 | assign grp_fu_49702_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49391:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49391 | assign grp_fu_49711_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49393:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49393 | assign grp_fu_49720_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49395:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49395 | assign grp_fu_49729_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49397:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49397 | assign grp_fu_49738_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49399:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,297] 49399 | assign grp_fu_49747_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,297]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49401:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49401 | assign grp_fu_49756_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49403:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49403 | assign grp_fu_49765_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49405:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49405 | assign grp_fu_49774_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49407:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49407 | assign grp_fu_49783_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49409:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49409 | assign grp_fu_49792_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49411:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49411 | assign grp_fu_49801_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49413:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49413 | assign grp_fu_49810_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49415:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49415 | assign grp_fu_49819_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49417:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49417 | assign grp_fu_49828_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49419:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49419 | assign grp_fu_49837_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49421:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49421 | assign grp_fu_49846_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49423:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49423 | assign grp_fu_49855_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49425:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49425 | assign grp_fu_49864_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49427:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49427 | assign grp_fu_49873_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49429:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49429 | assign grp_fu_49882_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49431:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49431 | assign grp_fu_49891_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49433:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49433 | assign grp_fu_49900_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49435:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49435 | assign grp_fu_49909_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49437:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49437 | assign grp_fu_49918_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49439:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49439 | assign grp_fu_49927_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49441:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49441 | assign grp_fu_49936_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49443:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49443 | assign grp_fu_49945_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49445:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49445 | assign grp_fu_49954_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49447:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49447 | assign grp_fu_49963_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49449:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49449 | assign grp_fu_49972_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49451:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49451 | assign grp_fu_49981_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49453:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49453 | assign grp_fu_49990_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,298]       |                        ^
[2025-10-21 18:09:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49455:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,298] 49455 | assign grp_fu_49999_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49457:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49457 | assign grp_fu_50008_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49459:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49459 | assign grp_fu_50017_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49461:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49461 | assign grp_fu_50026_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49463:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49463 | assign grp_fu_50035_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49465:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49465 | assign grp_fu_50044_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49467:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49467 | assign grp_fu_50053_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49469:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49469 | assign grp_fu_50062_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49471:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49471 | assign grp_fu_50071_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49473:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49473 | assign grp_fu_50080_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49475:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49475 | assign grp_fu_50089_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49477:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49477 | assign grp_fu_50098_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49479:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49479 | assign grp_fu_50107_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49481:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49481 | assign grp_fu_50116_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49483:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49483 | assign grp_fu_50125_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49485:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49485 | assign grp_fu_50134_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49487:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49487 | assign grp_fu_50143_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49489:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49489 | assign grp_fu_50152_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49491:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49491 | assign grp_fu_50161_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49493:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_fu_15702_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49493 | assign grp_fu_50170_p1 = zext_ln1494_fu_15702_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49495:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_1_fu_15708_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49495 | assign grp_fu_50179_p1 = zext_ln1494_1_fu_15708_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49497:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_8_fu_15714_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49497 | assign grp_fu_50188_p1 = zext_ln1494_8_fu_15714_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49499:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_10_fu_15720_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49499 | assign grp_fu_50197_p1 = zext_ln1494_10_fu_15720_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49501:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_15_fu_15732_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49501 | assign grp_fu_50206_p1 = zext_ln1494_15_fu_15732_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49503:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49503 | assign grp_fu_50215_p0 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49505:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49505 | assign grp_fu_50224_p0 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49507:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49507 | assign grp_fu_50233_p0 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49509:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49509 | assign grp_fu_50242_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,299]       |                        ^
[2025-10-21 18:09:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49511:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,299] 49511 | assign grp_fu_50251_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49513:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49513 | assign grp_fu_50260_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49515:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49515 | assign grp_fu_50269_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49517:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49517 | assign grp_fu_50278_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49519:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49519 | assign grp_fu_50287_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49521:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49521 | assign grp_fu_50296_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49523:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49523 | assign grp_fu_50305_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49525:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49525 | assign grp_fu_50314_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49527:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49527 | assign grp_fu_50323_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49529:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49529 | assign grp_fu_50332_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49531:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49531 | assign grp_fu_50341_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49533:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49533 | assign grp_fu_50350_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49535:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49535 | assign grp_fu_50359_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49537:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49537 | assign grp_fu_50368_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49539:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49539 | assign grp_fu_50377_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49541:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49541 | assign grp_fu_50386_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49543:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49543 | assign grp_fu_50395_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49545:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49545 | assign grp_fu_50404_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49547:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49547 | assign grp_fu_50413_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49549:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49549 | assign grp_fu_50422_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49551:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49551 | assign grp_fu_50431_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49553:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49553 | assign grp_fu_50440_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49555:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49555 | assign grp_fu_50449_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49557:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49557 | assign grp_fu_50458_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49559:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49559 | assign grp_fu_50467_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49561:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49561 | assign grp_fu_50476_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49563:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49563 | assign grp_fu_50485_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49565:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49565 | assign grp_fu_50494_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49567:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,300] 49567 | assign grp_fu_50503_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,300]       |                        ^
[2025-10-21 18:09:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49569:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,300] 49569 | assign grp_fu_50511_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49573:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49573 | assign grp_fu_50520_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49575:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49575 | assign grp_fu_50529_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49577:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,301] 49577 | assign grp_fu_50538_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49579:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49579 | assign grp_fu_50546_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49583:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49583 | assign grp_fu_50555_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49585:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49585 | assign grp_fu_50564_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49587:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,301] 49587 | assign grp_fu_50573_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49589:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49589 | assign grp_fu_50581_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49593:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49593 | assign grp_fu_50590_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49595:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49595 | assign grp_fu_50599_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49597:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,301] 49597 | assign grp_fu_50608_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49599:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49599 | assign grp_fu_50616_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49603:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49603 | assign grp_fu_50625_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49605:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49605 | assign grp_fu_50634_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49607:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,301] 49607 | assign grp_fu_50643_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49609:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49609 | assign grp_fu_50651_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49613:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49613 | assign grp_fu_50660_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49615:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49615 | assign grp_fu_50669_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49617:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,301] 49617 | assign grp_fu_50678_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49619:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49619 | assign grp_fu_50686_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49623:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49623 | assign grp_fu_50695_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49625:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49625 | assign grp_fu_50704_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49627:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,301] 49627 | assign grp_fu_50713_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49629:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49629 | assign grp_fu_50721_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49633:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49633 | assign grp_fu_50730_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49635:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49635 | assign grp_fu_50739_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49637:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,301] 49637 | assign grp_fu_50748_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49639:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49639 | assign grp_fu_50756_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49643:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,301] 49643 | assign grp_fu_50765_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,301]       |                        ^
[2025-10-21 18:09:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49645:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49645 | assign grp_fu_50774_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49647:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,302] 49647 | assign grp_fu_50783_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49649:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49649 | assign grp_fu_50791_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49653:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49653 | assign grp_fu_50800_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49655:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49655 | assign grp_fu_50809_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49657:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,302] 49657 | assign grp_fu_50818_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49659:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49659 | assign grp_fu_50826_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49663:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49663 | assign grp_fu_50835_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49665:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49665 | assign grp_fu_50844_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49667:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,302] 49667 | assign grp_fu_50853_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49669:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49669 | assign grp_fu_50861_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49673:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49673 | assign grp_fu_50870_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49675:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49675 | assign grp_fu_50879_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49677:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,302] 49677 | assign grp_fu_50888_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49679:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49679 | assign grp_fu_50896_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49683:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49683 | assign grp_fu_50905_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49685:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49685 | assign grp_fu_50914_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49687:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,302] 49687 | assign grp_fu_50923_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49689:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49689 | assign grp_fu_50931_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49693:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49693 | assign grp_fu_50940_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49695:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49695 | assign grp_fu_50949_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49697:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,302] 49697 | assign grp_fu_50958_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49699:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49699 | assign grp_fu_50966_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49703:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49703 | assign grp_fu_50975_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49705:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49705 | assign grp_fu_50984_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49707:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,302] 49707 | assign grp_fu_50993_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49709:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49709 | assign grp_fu_51001_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49713:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49713 | assign grp_fu_51010_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49715:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49715 | assign grp_fu_51019_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49717:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,302] 49717 | assign grp_fu_51028_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,302]       |                        ^
[2025-10-21 18:09:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49719:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,302] 49719 | assign grp_fu_51036_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49723:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49723 | assign grp_fu_51045_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49725:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49725 | assign grp_fu_51054_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49727:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,303] 49727 | assign grp_fu_51063_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49729:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49729 | assign grp_fu_51071_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49733:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49733 | assign grp_fu_51080_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49735:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49735 | assign grp_fu_51089_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49737:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,303] 49737 | assign grp_fu_51098_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49739:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49739 | assign grp_fu_51106_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49743:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49743 | assign grp_fu_51115_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49745:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49745 | assign grp_fu_51124_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49747:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,303] 49747 | assign grp_fu_51133_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49749:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49749 | assign grp_fu_51141_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49753:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49753 | assign grp_fu_51150_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49755:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49755 | assign grp_fu_51159_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49757:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,303] 49757 | assign grp_fu_51168_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49759:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49759 | assign grp_fu_51176_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49763:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49763 | assign grp_fu_51185_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49765:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49765 | assign grp_fu_51194_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49767:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,303] 49767 | assign grp_fu_51203_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49769:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49769 | assign grp_fu_51211_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49773:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49773 | assign grp_fu_51220_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49775:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49775 | assign grp_fu_51229_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49777:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,303] 49777 | assign grp_fu_51238_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49779:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49779 | assign grp_fu_51246_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49783:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49783 | assign grp_fu_51255_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49785:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49785 | assign grp_fu_51264_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49787:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,303] 49787 | assign grp_fu_51273_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49789:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49789 | assign grp_fu_51281_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49793:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49793 | assign grp_fu_51290_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49795:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,303] 49795 | assign grp_fu_51299_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,303]       |                        ^
[2025-10-21 18:09:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49797:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,303] 49797 | assign grp_fu_51308_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49799:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49799 | assign grp_fu_51316_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49803:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49803 | assign grp_fu_51325_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49805:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49805 | assign grp_fu_51334_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49807:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,304] 49807 | assign grp_fu_51343_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49809:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49809 | assign grp_fu_51351_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49813:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49813 | assign grp_fu_51360_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49815:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49815 | assign grp_fu_51369_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49817:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,304] 49817 | assign grp_fu_51378_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49819:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49819 | assign grp_fu_51386_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49823:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49823 | assign grp_fu_51395_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49825:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49825 | assign grp_fu_51404_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49827:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,304] 49827 | assign grp_fu_51413_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49829:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49829 | assign grp_fu_51421_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49833:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49833 | assign grp_fu_51430_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49835:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49835 | assign grp_fu_51439_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49837:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,304] 49837 | assign grp_fu_51448_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49839:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49839 | assign grp_fu_51456_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49843:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49843 | assign grp_fu_51465_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49845:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49845 | assign grp_fu_51474_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49847:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,304] 49847 | assign grp_fu_51483_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49849:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49849 | assign grp_fu_51491_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49853:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49853 | assign grp_fu_51500_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49855:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49855 | assign grp_fu_51509_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49857:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,304] 49857 | assign grp_fu_51518_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49859:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49859 | assign grp_fu_51526_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49863:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49863 | assign grp_fu_51535_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49865:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49865 | assign grp_fu_51544_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49867:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,304] 49867 | assign grp_fu_51553_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49869:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49869 | assign grp_fu_51561_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49873:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,304] 49873 | assign grp_fu_51570_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,304]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49875:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49875 | assign grp_fu_51579_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49877:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,305] 49877 | assign grp_fu_51588_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49879:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49879 | assign grp_fu_51596_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49883:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49883 | assign grp_fu_51605_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49885:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49885 | assign grp_fu_51614_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49887:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,305] 49887 | assign grp_fu_51623_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49889:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49889 | assign grp_fu_51631_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49893:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49893 | assign grp_fu_51640_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49895:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49895 | assign grp_fu_51649_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49897:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,305] 49897 | assign grp_fu_51658_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49899:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49899 | assign grp_fu_51666_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49903:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49903 | assign grp_fu_51675_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49905:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49905 | assign grp_fu_51684_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49907:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,305] 49907 | assign grp_fu_51693_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49909:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49909 | assign grp_fu_51701_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49913:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49913 | assign grp_fu_51710_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49915:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49915 | assign grp_fu_51719_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49917:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,305] 49917 | assign grp_fu_51728_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49919:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49919 | assign grp_fu_51736_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49923:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49923 | assign grp_fu_51745_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49925:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49925 | assign grp_fu_51754_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49927:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,305] 49927 | assign grp_fu_51763_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49929:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49929 | assign grp_fu_51771_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49933:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49933 | assign grp_fu_51780_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49935:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49935 | assign grp_fu_51789_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49937:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,305] 49937 | assign grp_fu_51798_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49939:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49939 | assign grp_fu_51806_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49943:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49943 | assign grp_fu_51815_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49945:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,305] 49945 | assign grp_fu_51824_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49947:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,305] 49947 | assign grp_fu_51833_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,305]       |                        ^
[2025-10-21 18:09:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49949:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49949 | assign grp_fu_51841_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49953:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49953 | assign grp_fu_51850_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49955:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49955 | assign grp_fu_51859_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49957:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,306] 49957 | assign grp_fu_51868_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49959:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49959 | assign grp_fu_51876_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49963:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49963 | assign grp_fu_51885_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49965:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49965 | assign grp_fu_51894_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49967:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,306] 49967 | assign grp_fu_51903_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49969:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49969 | assign grp_fu_51911_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49973:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49973 | assign grp_fu_51920_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49975:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49975 | assign grp_fu_51929_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49977:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,306] 49977 | assign grp_fu_51938_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49979:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49979 | assign grp_fu_51946_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49983:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49983 | assign grp_fu_51955_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49985:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49985 | assign grp_fu_51964_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49987:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,306] 49987 | assign grp_fu_51973_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49989:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49989 | assign grp_fu_51981_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49993:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49993 | assign grp_fu_51990_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49995:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49995 | assign grp_fu_51999_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49997:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,306] 49997 | assign grp_fu_52008_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:49999:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 49999 | assign grp_fu_52016_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50003:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 50003 | assign grp_fu_52025_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50005:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 50005 | assign grp_fu_52034_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50007:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,306] 50007 | assign grp_fu_52043_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50009:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 50009 | assign grp_fu_52051_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50013:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 50013 | assign grp_fu_52060_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50015:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 50015 | assign grp_fu_52069_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50017:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,306] 50017 | assign grp_fu_52078_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50019:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 50019 | assign grp_fu_52086_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50023:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 50023 | assign grp_fu_52095_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50025:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,306] 50025 | assign grp_fu_52104_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,306]       |                        ^
[2025-10-21 18:09:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50027:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,307] 50027 | assign grp_fu_52113_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50029:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50029 | assign grp_fu_52121_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50033:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50033 | assign grp_fu_52130_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50035:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50035 | assign grp_fu_52139_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50037:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,307] 50037 | assign grp_fu_52148_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50039:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50039 | assign grp_fu_52156_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50043:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50043 | assign grp_fu_52165_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50045:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50045 | assign grp_fu_52174_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50047:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,307] 50047 | assign grp_fu_52183_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50049:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50049 | assign grp_fu_52191_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50053:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50053 | assign grp_fu_52200_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50055:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50055 | assign grp_fu_52209_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50057:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,307] 50057 | assign grp_fu_52218_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50059:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50059 | assign grp_fu_52226_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50063:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50063 | assign grp_fu_52235_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50065:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50065 | assign grp_fu_52244_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50067:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,307] 50067 | assign grp_fu_52253_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50069:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50069 | assign grp_fu_52261_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50073:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50073 | assign grp_fu_52270_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50075:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50075 | assign grp_fu_52279_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50077:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,307] 50077 | assign grp_fu_52288_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50079:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50079 | assign grp_fu_52296_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50083:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50083 | assign grp_fu_52305_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50085:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50085 | assign grp_fu_52314_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50087:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,307] 50087 | assign grp_fu_52323_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50089:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50089 | assign grp_fu_52331_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50093:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_3_fu_16710_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50093 | assign grp_fu_52340_p1 = zext_ln1494_3_fu_16710_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50095:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_6_fu_16716_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50095 | assign grp_fu_52349_p1 = zext_ln1494_6_fu_16716_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50097:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_12_reg_58275' generates 8 bits.
[2025-10-21 18:09:33,307] 50097 | assign grp_fu_52358_p1 = zext_ln1494_12_reg_58275;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:50099:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_13_fu_16722_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 50099 | assign grp_fu_52366_p1 = zext_ln1494_13_fu_16722_p1;
[2025-10-21 18:09:33,307]       |                        ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52167:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,307] 52167 | assign ret_V_1001_fu_21674_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,307]       |                               ^
[2025-10-21 18:09:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52169:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52169 | assign ret_V_1003_fu_21687_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,308]       |                               ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52171:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,308] 52171 | assign ret_V_1006_fu_25518_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,308]       |                               ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52173:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52173 | assign ret_V_100_fu_22629_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52175:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52175 | assign ret_V_1010_fu_21700_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,308]       |                               ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52177:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52177 | assign ret_V_1012_fu_25557_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,308]       |                               ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52179:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52179 | assign ret_V_1013_fu_21713_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,308]       |                               ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52181:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52181 | assign ret_V_1015_fu_21726_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,308]       |                               ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52183:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52183 | assign ret_V_1017_fu_21739_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,308]       |                               ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52185:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52185 | assign ret_V_1019_fu_21752_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,308]       |                               ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52187:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52187 | assign ret_V_101_fu_17956_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52189:31: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,308] 52189 | assign ret_V_1022_fu_25570_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,308]       |                               ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52191:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52191 | assign ret_V_103_fu_17969_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52193:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52193 | assign ret_V_105_fu_17982_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52195:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52195 | assign ret_V_107_fu_17995_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52197:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52197 | assign ret_V_110_fu_18008_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52199:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52199 | assign ret_V_114_fu_18021_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52201:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52201 | assign ret_V_116_fu_22672_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52203:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52203 | assign ret_V_117_fu_18034_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52205:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52205 | assign ret_V_119_fu_18047_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52207:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52207 | assign ret_V_11_fu_17524_p0 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,308]       |                             ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52209:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52209 | assign ret_V_121_fu_18060_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52211:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52211 | assign ret_V_123_fu_18073_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52213:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52213 | assign ret_V_126_fu_18086_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52215:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52215 | assign ret_V_130_fu_18099_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52217:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52217 | assign ret_V_132_fu_22715_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52219:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52219 | assign ret_V_133_fu_18112_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52221:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52221 | assign ret_V_135_fu_18125_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52223:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52223 | assign ret_V_137_fu_18138_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52225:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52225 | assign ret_V_139_fu_18151_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52227:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52227 | assign ret_V_142_fu_18164_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52229:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52229 | assign ret_V_146_fu_18177_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,308]       |                              ^
[2025-10-21 18:09:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52231:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,308] 52231 | assign ret_V_148_fu_22758_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52233:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52233 | assign ret_V_149_fu_18190_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52235:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52235 | assign ret_V_14_fu_17540_p0 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:09:33,309]       |                             ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52237:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52237 | assign ret_V_151_fu_18203_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52239:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52239 | assign ret_V_153_fu_18216_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52241:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52241 | assign ret_V_155_fu_18229_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52243:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52243 | assign ret_V_158_fu_18242_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52245:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52245 | assign ret_V_162_fu_18255_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52247:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52247 | assign ret_V_164_fu_22801_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52249:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52249 | assign ret_V_165_fu_18268_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52251:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52251 | assign ret_V_167_fu_18281_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52253:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52253 | assign ret_V_169_fu_18294_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52255:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52255 | assign ret_V_171_fu_18307_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52257:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,309] 52257 | assign ret_V_174_fu_22814_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52259:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52259 | assign ret_V_178_fu_18320_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52261:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52261 | assign ret_V_180_fu_22853_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52263:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52263 | assign ret_V_181_fu_18333_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52265:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52265 | assign ret_V_183_fu_18346_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52267:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52267 | assign ret_V_185_fu_18359_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52269:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52269 | assign ret_V_187_fu_18372_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52271:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52271 | assign ret_V_18_fu_17553_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,309]       |                             ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52273:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,309] 52273 | assign ret_V_190_fu_22866_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52275:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52275 | assign ret_V_194_fu_18385_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52277:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52277 | assign ret_V_196_fu_22905_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52279:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52279 | assign ret_V_197_fu_18398_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52281:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52281 | assign ret_V_199_fu_18411_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52283:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52283 | assign ret_V_201_fu_18424_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52285:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52285 | assign ret_V_203_fu_18437_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52287:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,309] 52287 | assign ret_V_206_fu_22918_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52289:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52289 | assign ret_V_20_fu_22414_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,309]       |                             ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52291:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52291 | assign ret_V_210_fu_18450_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52293:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,309] 52293 | assign ret_V_212_fu_22957_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,309]       |                              ^
[2025-10-21 18:09:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52295:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52295 | assign ret_V_213_fu_18463_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52297:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52297 | assign ret_V_215_fu_18476_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52299:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52299 | assign ret_V_217_fu_18489_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52301:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52301 | assign ret_V_219_fu_18502_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52303:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52303 | assign ret_V_21_fu_17566_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,310]       |                             ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52305:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,310] 52305 | assign ret_V_222_fu_22970_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52307:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52307 | assign ret_V_226_fu_18515_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52309:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52309 | assign ret_V_228_fu_23009_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52311:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52311 | assign ret_V_229_fu_18528_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52313:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52313 | assign ret_V_231_fu_18541_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52315:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52315 | assign ret_V_233_fu_18554_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52317:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52317 | assign ret_V_235_fu_18567_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52319:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,310] 52319 | assign ret_V_238_fu_23022_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52321:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52321 | assign ret_V_23_fu_17579_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,310]       |                             ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52323:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52323 | assign ret_V_242_fu_18580_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52325:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52325 | assign ret_V_244_fu_23061_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52327:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52327 | assign ret_V_245_fu_18593_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52329:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52329 | assign ret_V_247_fu_18606_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52331:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52331 | assign ret_V_249_fu_18619_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52333:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52333 | assign ret_V_251_fu_18632_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52335:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,310] 52335 | assign ret_V_254_fu_23074_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52337:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52337 | assign ret_V_258_fu_18645_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52339:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52339 | assign ret_V_25_fu_17592_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,310]       |                             ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52341:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52341 | assign ret_V_260_fu_23113_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52343:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52343 | assign ret_V_261_fu_18658_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52345:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52345 | assign ret_V_263_fu_18671_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52347:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52347 | assign ret_V_265_fu_18684_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,310]       |                              ^
[2025-10-21 18:09:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52349:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,310] 52349 | assign ret_V_267_fu_18697_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52351:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,311] 52351 | assign ret_V_270_fu_23126_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52353:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52353 | assign ret_V_274_fu_18710_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52355:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52355 | assign ret_V_276_fu_23165_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52357:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52357 | assign ret_V_277_fu_18723_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52359:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52359 | assign ret_V_279_fu_18736_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52361:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52361 | assign ret_V_27_fu_17605_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,311]       |                             ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52363:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52363 | assign ret_V_281_fu_18749_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52365:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52365 | assign ret_V_283_fu_18762_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52367:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,311] 52367 | assign ret_V_286_fu_23178_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52369:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52369 | assign ret_V_290_fu_18775_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52371:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52371 | assign ret_V_292_fu_23217_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52373:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52373 | assign ret_V_293_fu_18788_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52375:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52375 | assign ret_V_295_fu_18801_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52377:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52377 | assign ret_V_297_fu_18814_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52379:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52379 | assign ret_V_299_fu_18827_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52381:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52381 | assign ret_V_2_fu_17460_p0 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,311]       |                            ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52383:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,311] 52383 | assign ret_V_302_fu_23230_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52385:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52385 | assign ret_V_306_fu_18840_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52387:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52387 | assign ret_V_308_fu_23269_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52389:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52389 | assign ret_V_309_fu_18853_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52391:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52391 | assign ret_V_30_fu_17618_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:09:33,311]       |                             ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52393:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52393 | assign ret_V_311_fu_18866_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52395:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52395 | assign ret_V_313_fu_18879_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52397:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52397 | assign ret_V_315_fu_18892_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52399:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,311] 52399 | assign ret_V_318_fu_23282_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52401:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52401 | assign ret_V_322_fu_18905_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52403:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52403 | assign ret_V_324_fu_23321_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52405:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52405 | assign ret_V_325_fu_18918_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52407:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52407 | assign ret_V_327_fu_18931_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52409:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52409 | assign ret_V_329_fu_18944_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52411:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,311] 52411 | assign ret_V_331_fu_18957_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,311]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52413:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,312] 52413 | assign ret_V_334_fu_23334_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52415:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52415 | assign ret_V_338_fu_18970_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52417:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52417 | assign ret_V_340_fu_23373_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52419:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52419 | assign ret_V_341_fu_18983_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52421:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52421 | assign ret_V_343_fu_18996_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52423:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52423 | assign ret_V_345_fu_19009_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52425:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52425 | assign ret_V_347_fu_19022_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52427:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52427 | assign ret_V_34_fu_17631_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,312]       |                             ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52429:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,312] 52429 | assign ret_V_350_fu_23386_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52431:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52431 | assign ret_V_354_fu_19035_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52433:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52433 | assign ret_V_356_fu_23425_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52435:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52435 | assign ret_V_357_fu_19048_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52437:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52437 | assign ret_V_359_fu_19061_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52439:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52439 | assign ret_V_361_fu_19074_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52441:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52441 | assign ret_V_363_fu_19087_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52443:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,312] 52443 | assign ret_V_366_fu_23438_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52445:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52445 | assign ret_V_36_fu_22457_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,312]       |                             ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52447:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52447 | assign ret_V_370_fu_19100_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52449:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52449 | assign ret_V_372_fu_23477_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52451:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52451 | assign ret_V_373_fu_19113_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52453:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52453 | assign ret_V_375_fu_19126_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52455:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52455 | assign ret_V_377_fu_19139_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52457:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52457 | assign ret_V_379_fu_19152_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52459:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52459 | assign ret_V_37_fu_17644_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,312]       |                             ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52461:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,312] 52461 | assign ret_V_382_fu_23490_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52463:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52463 | assign ret_V_386_fu_19165_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52465:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52465 | assign ret_V_388_fu_23529_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52467:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52467 | assign ret_V_389_fu_19178_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52469:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52469 | assign ret_V_391_fu_19191_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52471:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52471 | assign ret_V_393_fu_19204_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52473:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,312] 52473 | assign ret_V_395_fu_19217_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,312]       |                              ^
[2025-10-21 18:09:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52475:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,313] 52475 | assign ret_V_398_fu_23542_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52477:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52477 | assign ret_V_39_fu_17657_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,313]       |                             ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52479:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52479 | assign ret_V_402_fu_19230_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52481:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52481 | assign ret_V_404_fu_23581_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52483:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52483 | assign ret_V_405_fu_19243_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52485:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52485 | assign ret_V_407_fu_19256_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52487:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52487 | assign ret_V_409_fu_19269_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52489:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52489 | assign ret_V_411_fu_19282_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52491:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,313] 52491 | assign ret_V_414_fu_23594_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52493:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52493 | assign ret_V_418_fu_19295_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52495:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52495 | assign ret_V_41_fu_17670_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,313]       |                             ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52497:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52497 | assign ret_V_420_fu_23633_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52499:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52499 | assign ret_V_421_fu_19308_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52501:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52501 | assign ret_V_423_fu_19321_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52503:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52503 | assign ret_V_425_fu_19334_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52505:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52505 | assign ret_V_427_fu_19347_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52507:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,313] 52507 | assign ret_V_430_fu_23646_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52509:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52509 | assign ret_V_434_fu_19360_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52511:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52511 | assign ret_V_436_fu_23685_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52513:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52513 | assign ret_V_437_fu_19373_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52515:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52515 | assign ret_V_439_fu_19386_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52517:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52517 | assign ret_V_43_fu_17683_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,313]       |                             ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52519:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52519 | assign ret_V_441_fu_19399_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52521:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52521 | assign ret_V_443_fu_19412_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52523:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,313] 52523 | assign ret_V_446_fu_23698_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52525:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52525 | assign ret_V_450_fu_19425_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52527:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52527 | assign ret_V_452_fu_23737_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52529:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52529 | assign ret_V_453_fu_19438_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52531:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52531 | assign ret_V_455_fu_19451_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52533:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52533 | assign ret_V_457_fu_19464_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52535:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,313] 52535 | assign ret_V_459_fu_19477_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52537:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,313] 52537 | assign ret_V_462_fu_23750_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,313]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52539:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52539 | assign ret_V_466_fu_19490_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52541:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52541 | assign ret_V_468_fu_23789_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52543:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52543 | assign ret_V_469_fu_19503_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52545:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52545 | assign ret_V_46_fu_17696_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:09:33,314]       |                             ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52547:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52547 | assign ret_V_471_fu_19516_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52549:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52549 | assign ret_V_473_fu_19529_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52551:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52551 | assign ret_V_475_fu_19542_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52553:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,314] 52553 | assign ret_V_478_fu_23802_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52555:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52555 | assign ret_V_482_fu_19555_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52557:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52557 | assign ret_V_484_fu_23841_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52559:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52559 | assign ret_V_485_fu_19568_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52561:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52561 | assign ret_V_487_fu_19581_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52563:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52563 | assign ret_V_489_fu_19594_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52565:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52565 | assign ret_V_491_fu_19607_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52567:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,314] 52567 | assign ret_V_494_fu_23854_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52569:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52569 | assign ret_V_498_fu_19620_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52571:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52571 | assign ret_V_4_fu_22371_p0 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,314]       |                            ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52573:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52573 | assign ret_V_500_fu_23893_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52575:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52575 | assign ret_V_501_fu_19633_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52577:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52577 | assign ret_V_503_fu_19646_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52579:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52579 | assign ret_V_505_fu_19659_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52581:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52581 | assign ret_V_507_fu_19672_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52583:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52583 | assign ret_V_50_fu_17709_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,314]       |                             ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52585:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,314] 52585 | assign ret_V_510_fu_23906_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52587:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52587 | assign ret_V_514_fu_19685_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52589:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52589 | assign ret_V_516_fu_23945_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52591:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52591 | assign ret_V_517_fu_19698_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52593:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52593 | assign ret_V_519_fu_19711_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52595:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52595 | assign ret_V_521_fu_19724_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52597:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52597 | assign ret_V_523_fu_19737_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52599:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,314] 52599 | assign ret_V_526_fu_23958_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,314]       |                              ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52601:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52601 | assign ret_V_52_fu_22500_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,314]       |                             ^
[2025-10-21 18:09:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52603:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,314] 52603 | assign ret_V_530_fu_19750_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52605:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52605 | assign ret_V_532_fu_23997_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52607:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52607 | assign ret_V_533_fu_19763_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52609:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52609 | assign ret_V_535_fu_19776_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52611:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52611 | assign ret_V_537_fu_19789_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52613:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52613 | assign ret_V_539_fu_19802_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52615:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52615 | assign ret_V_53_fu_17722_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,315]       |                             ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52617:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,315] 52617 | assign ret_V_542_fu_24010_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52619:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52619 | assign ret_V_546_fu_19815_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52621:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52621 | assign ret_V_548_fu_24049_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52623:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52623 | assign ret_V_549_fu_19828_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52625:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52625 | assign ret_V_551_fu_19841_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52627:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52627 | assign ret_V_553_fu_19854_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52629:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52629 | assign ret_V_555_fu_19867_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52631:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,315] 52631 | assign ret_V_558_fu_24062_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52633:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52633 | assign ret_V_55_fu_17735_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,315]       |                             ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52635:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52635 | assign ret_V_562_fu_19880_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52637:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52637 | assign ret_V_564_fu_24101_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52639:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52639 | assign ret_V_565_fu_19893_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52641:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52641 | assign ret_V_567_fu_19906_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52643:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52643 | assign ret_V_569_fu_19919_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52645:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52645 | assign ret_V_571_fu_19932_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52647:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,315] 52647 | assign ret_V_574_fu_24114_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52649:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52649 | assign ret_V_578_fu_19945_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52651:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52651 | assign ret_V_57_fu_17748_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,315]       |                             ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52653:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52653 | assign ret_V_580_fu_24153_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52655:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52655 | assign ret_V_581_fu_19958_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52657:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52657 | assign ret_V_583_fu_19971_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52659:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52659 | assign ret_V_585_fu_19984_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52661:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52661 | assign ret_V_587_fu_19997_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52663:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,315] 52663 | assign ret_V_590_fu_24166_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52665:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52665 | assign ret_V_594_fu_20010_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52667:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52667 | assign ret_V_596_fu_24205_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52669:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,315] 52669 | assign ret_V_597_fu_20023_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,315]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52671:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52671 | assign ret_V_599_fu_20036_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52673:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52673 | assign ret_V_59_fu_17761_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,316]       |                             ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52675:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52675 | assign ret_V_5_fu_17476_p0 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,316]       |                            ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52677:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52677 | assign ret_V_601_fu_20049_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52679:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52679 | assign ret_V_603_fu_20062_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52681:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,316] 52681 | assign ret_V_606_fu_24218_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52683:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52683 | assign ret_V_610_fu_20075_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52685:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52685 | assign ret_V_612_fu_24257_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52687:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52687 | assign ret_V_613_fu_20088_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52689:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52689 | assign ret_V_615_fu_20101_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52691:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52691 | assign ret_V_617_fu_20114_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52693:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52693 | assign ret_V_619_fu_20127_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52695:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,316] 52695 | assign ret_V_622_fu_24270_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52697:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52697 | assign ret_V_626_fu_20140_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52699:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52699 | assign ret_V_628_fu_24309_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52701:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52701 | assign ret_V_629_fu_20153_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52703:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52703 | assign ret_V_62_fu_17774_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:09:33,316]       |                             ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52705:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52705 | assign ret_V_631_fu_20166_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52707:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52707 | assign ret_V_633_fu_20179_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52709:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52709 | assign ret_V_635_fu_20192_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52711:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,316] 52711 | assign ret_V_638_fu_24322_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52713:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52713 | assign ret_V_642_fu_20205_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52715:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52715 | assign ret_V_644_fu_24361_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52717:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52717 | assign ret_V_645_fu_20218_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52719:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52719 | assign ret_V_647_fu_20231_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52721:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52721 | assign ret_V_649_fu_20244_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52723:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52723 | assign ret_V_651_fu_20257_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52725:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,316] 52725 | assign ret_V_654_fu_24374_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52727:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52727 | assign ret_V_658_fu_20270_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52729:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52729 | assign ret_V_660_fu_24413_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52731:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52731 | assign ret_V_661_fu_20283_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52733:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52733 | assign ret_V_663_fu_20296_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52735:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52735 | assign ret_V_665_fu_20309_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52737:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,316] 52737 | assign ret_V_667_fu_20322_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,316]       |                              ^
[2025-10-21 18:09:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52739:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52739 | assign ret_V_66_fu_17787_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,317]       |                             ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52741:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,317] 52741 | assign ret_V_670_fu_24426_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52743:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52743 | assign ret_V_674_fu_20335_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52745:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52745 | assign ret_V_676_fu_24465_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52747:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52747 | assign ret_V_677_fu_20348_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52749:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52749 | assign ret_V_679_fu_20361_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52751:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52751 | assign ret_V_681_fu_20374_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52753:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52753 | assign ret_V_683_fu_20387_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52755:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,317] 52755 | assign ret_V_686_fu_24478_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52757:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52757 | assign ret_V_68_fu_22543_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,317]       |                             ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52759:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52759 | assign ret_V_690_fu_20400_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52761:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52761 | assign ret_V_692_fu_24517_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52763:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52763 | assign ret_V_693_fu_20413_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52765:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52765 | assign ret_V_695_fu_20426_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52767:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52767 | assign ret_V_697_fu_20439_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52769:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52769 | assign ret_V_699_fu_20452_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52771:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52771 | assign ret_V_69_fu_17800_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,317]       |                             ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52773:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,317] 52773 | assign ret_V_702_fu_24530_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52775:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52775 | assign ret_V_706_fu_20465_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52777:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52777 | assign ret_V_708_fu_24569_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52779:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52779 | assign ret_V_709_fu_20478_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52781:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52781 | assign ret_V_711_fu_20491_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52783:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52783 | assign ret_V_713_fu_20504_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52785:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52785 | assign ret_V_715_fu_20517_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52787:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,317] 52787 | assign ret_V_718_fu_24582_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52789:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52789 | assign ret_V_71_fu_17813_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,317]       |                             ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52791:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52791 | assign ret_V_722_fu_20530_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52793:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52793 | assign ret_V_724_fu_24621_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52795:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52795 | assign ret_V_725_fu_20543_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52797:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52797 | assign ret_V_727_fu_20556_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52799:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52799 | assign ret_V_729_fu_20569_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52801:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52801 | assign ret_V_731_fu_20582_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52803:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,317] 52803 | assign ret_V_734_fu_24634_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52805:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52805 | assign ret_V_738_fu_20595_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,317]       |                              ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52807:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,317] 52807 | assign ret_V_73_fu_17826_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,317]       |                             ^
[2025-10-21 18:09:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52809:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52809 | assign ret_V_740_fu_24673_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52811:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52811 | assign ret_V_741_fu_20608_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52813:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52813 | assign ret_V_743_fu_20621_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52815:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52815 | assign ret_V_745_fu_20634_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52817:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52817 | assign ret_V_747_fu_20647_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52819:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,318] 52819 | assign ret_V_750_fu_24686_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52821:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52821 | assign ret_V_754_fu_20660_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52823:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52823 | assign ret_V_756_fu_24725_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52825:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52825 | assign ret_V_757_fu_20673_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52827:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52827 | assign ret_V_759_fu_20686_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52829:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52829 | assign ret_V_75_fu_17839_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,318]       |                             ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52831:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52831 | assign ret_V_761_fu_20699_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52833:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52833 | assign ret_V_763_fu_20712_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52835:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,318] 52835 | assign ret_V_766_fu_24738_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52837:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52837 | assign ret_V_770_fu_20725_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52839:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52839 | assign ret_V_772_fu_24777_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52841:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52841 | assign ret_V_773_fu_20738_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52843:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52843 | assign ret_V_775_fu_20751_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52845:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52845 | assign ret_V_777_fu_20764_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52847:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52847 | assign ret_V_779_fu_20777_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52849:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,318] 52849 | assign ret_V_782_fu_24790_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52851:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52851 | assign ret_V_786_fu_20790_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52853:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52853 | assign ret_V_788_fu_24829_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52855:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52855 | assign ret_V_789_fu_20803_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52857:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52857 | assign ret_V_78_fu_17852_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:09:33,318]       |                             ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52859:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52859 | assign ret_V_791_fu_20816_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52861:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52861 | assign ret_V_793_fu_20829_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52863:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52863 | assign ret_V_795_fu_20842_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52865:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,318] 52865 | assign ret_V_798_fu_24842_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52867:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52867 | assign ret_V_7_fu_17492_p0 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,318]       |                            ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52869:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52869 | assign ret_V_802_fu_20855_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52871:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52871 | assign ret_V_804_fu_24881_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52873:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52873 | assign ret_V_805_fu_20868_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52875:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52875 | assign ret_V_807_fu_20881_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52877:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52877 | assign ret_V_809_fu_20894_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52879:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,318] 52879 | assign ret_V_811_fu_20907_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,318]       |                              ^
[2025-10-21 18:09:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52881:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,319] 52881 | assign ret_V_814_fu_24894_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52883:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52883 | assign ret_V_818_fu_20920_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52885:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52885 | assign ret_V_820_fu_24933_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52887:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52887 | assign ret_V_821_fu_20933_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52889:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52889 | assign ret_V_823_fu_20946_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52891:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52891 | assign ret_V_825_fu_20959_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52893:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52893 | assign ret_V_827_fu_20972_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52895:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52895 | assign ret_V_82_fu_17865_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,319]       |                             ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52897:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,319] 52897 | assign ret_V_830_fu_24946_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52899:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52899 | assign ret_V_834_fu_20985_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52901:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52901 | assign ret_V_836_fu_24985_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52903:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52903 | assign ret_V_837_fu_20998_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52905:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52905 | assign ret_V_839_fu_21011_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52907:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52907 | assign ret_V_841_fu_21024_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52909:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52909 | assign ret_V_843_fu_21037_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52911:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,319] 52911 | assign ret_V_846_fu_24998_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52913:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52913 | assign ret_V_84_fu_22586_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,319]       |                             ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52915:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52915 | assign ret_V_850_fu_21050_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52917:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52917 | assign ret_V_852_fu_25037_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52919:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52919 | assign ret_V_853_fu_21063_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52921:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52921 | assign ret_V_855_fu_21076_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52923:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52923 | assign ret_V_857_fu_21089_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52925:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52925 | assign ret_V_859_fu_21102_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52927:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52927 | assign ret_V_85_fu_17878_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,319]       |                             ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52929:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,319] 52929 | assign ret_V_862_fu_25050_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52931:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52931 | assign ret_V_866_fu_21115_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52933:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52933 | assign ret_V_868_fu_25089_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52935:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52935 | assign ret_V_869_fu_21128_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52937:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52937 | assign ret_V_871_fu_21141_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52939:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52939 | assign ret_V_873_fu_21154_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52941:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52941 | assign ret_V_875_fu_21167_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52943:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,319] 52943 | assign ret_V_878_fu_25102_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52945:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52945 | assign ret_V_87_fu_17891_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,319]       |                             ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52947:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52947 | assign ret_V_882_fu_21180_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52949:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52949 | assign ret_V_884_fu_25141_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52951:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52951 | assign ret_V_885_fu_21193_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52953:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,319] 52953 | assign ret_V_887_fu_21206_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,319]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52955:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52955 | assign ret_V_889_fu_21219_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52957:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52957 | assign ret_V_891_fu_21232_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52959:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,320] 52959 | assign ret_V_894_fu_25154_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52961:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52961 | assign ret_V_898_fu_21245_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52963:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52963 | assign ret_V_89_fu_17904_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,320]       |                             ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52965:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52965 | assign ret_V_900_fu_25193_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52967:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52967 | assign ret_V_901_fu_21258_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52969:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52969 | assign ret_V_903_fu_21271_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52971:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52971 | assign ret_V_905_fu_21284_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52973:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52973 | assign ret_V_907_fu_21297_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52975:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,320] 52975 | assign ret_V_910_fu_25206_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52977:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52977 | assign ret_V_914_fu_21310_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52979:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52979 | assign ret_V_916_fu_25245_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52981:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52981 | assign ret_V_917_fu_21323_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52983:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52983 | assign ret_V_919_fu_21336_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52985:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52985 | assign ret_V_91_fu_17917_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,320]       |                             ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52987:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52987 | assign ret_V_921_fu_21349_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52989:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52989 | assign ret_V_923_fu_21362_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52991:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,320] 52991 | assign ret_V_926_fu_25258_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52993:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52993 | assign ret_V_930_fu_21375_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52995:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52995 | assign ret_V_932_fu_25297_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52997:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52997 | assign ret_V_933_fu_21388_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:52999:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 52999 | assign ret_V_935_fu_21401_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53001:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53001 | assign ret_V_937_fu_21414_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53003:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53003 | assign ret_V_939_fu_21427_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53005:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,320] 53005 | assign ret_V_942_fu_25310_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53007:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53007 | assign ret_V_946_fu_21440_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53009:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53009 | assign ret_V_948_fu_25349_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53011:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53011 | assign ret_V_949_fu_21453_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53013:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_fu_17537_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53013 | assign ret_V_94_fu_17930_p1 = zext_ln1494_14_fu_17537_p1;
[2025-10-21 18:09:33,320]       |                             ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53015:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53015 | assign ret_V_951_fu_21466_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53017:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53017 | assign ret_V_953_fu_21479_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53019:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53019 | assign ret_V_955_fu_21492_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53021:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,320] 53021 | assign ret_V_958_fu_25362_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53023:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53023 | assign ret_V_962_fu_21505_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53025:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53025 | assign ret_V_964_fu_25401_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53027:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53027 | assign ret_V_965_fu_21518_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,320]       |                              ^
[2025-10-21 18:09:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53029:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,320] 53029 | assign ret_V_967_fu_21531_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53031:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53031 | assign ret_V_969_fu_21544_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53033:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53033 | assign ret_V_971_fu_21557_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53035:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,321] 53035 | assign ret_V_974_fu_25414_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53037:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53037 | assign ret_V_978_fu_21570_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53039:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53039 | assign ret_V_980_fu_25453_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53041:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53041 | assign ret_V_981_fu_21583_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53043:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53043 | assign ret_V_983_fu_21596_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53045:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53045 | assign ret_V_985_fu_21609_p1 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53047:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_11_fu_17521_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53047 | assign ret_V_987_fu_21622_p1 = zext_ln1494_11_fu_17521_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53049:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53049 | assign ret_V_98_fu_17943_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,321]       |                             ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53051:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_14_reg_61495' generates 8 bits.
[2025-10-21 18:09:33,321] 53051 | assign ret_V_990_fu_25466_p1 = zext_ln1494_14_reg_61495;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53053:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_2_fu_17457_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53053 | assign ret_V_994_fu_21635_p1 = zext_ln1494_2_fu_17457_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53055:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_4_fu_22368_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53055 | assign ret_V_996_fu_25505_p1 = zext_ln1494_4_fu_22368_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53057:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_5_fu_17473_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53057 | assign ret_V_997_fu_21648_p1 = zext_ln1494_5_fu_17473_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53059:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_7_fu_17489_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53059 | assign ret_V_999_fu_21661_p1 = zext_ln1494_7_fu_17489_p1;
[2025-10-21 18:09:33,321]       |                              ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53061:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1494_9_fu_17505_p1' generates 8 bits.
[2025-10-21 18:09:33,321] 53061 | assign ret_V_9_fu_17508_p0 = zext_ln1494_9_fu_17505_p1;
[2025-10-21 18:09:33,321]       |                            ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53063:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47641_p3' generates 9 bits.
[2025-10-21 18:09:33,321] 53063 | assign sext_ln840_101_fu_22685_p1 = grp_fu_47641_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53065:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47650_p3' generates 9 bits.
[2025-10-21 18:09:33,321] 53065 | assign sext_ln840_102_fu_22688_p1 = grp_fu_47650_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53067:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,321] 53067 | assign sext_ln840_103_fu_26076_p1 = $signed(add_ln840_117_reg_63647);
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53069:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47623_p3' generates 9 bits.
[2025-10-21 18:09:33,321] 53069 | assign sext_ln840_104_fu_22697_p1 = grp_fu_47623_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53071:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47632_p3' generates 9 bits.
[2025-10-21 18:09:33,321] 53071 | assign sext_ln840_105_fu_22700_p1 = grp_fu_47632_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53073:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,321] 53073 | assign sext_ln840_106_fu_26085_p1 = $signed(add_ln840_121_reg_63652);
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53075:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50404_p3' generates 9 bits.
[2025-10-21 18:09:33,321] 53075 | assign sext_ln840_107_fu_26088_p1 = grp_fu_50404_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53077:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50413_p3' generates 10 bits.
[2025-10-21 18:09:33,321] 53077 | assign sext_ln840_109_fu_26091_p1 = grp_fu_50413_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53079:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,321] 53079 | assign sext_ln840_110_fu_26100_p1 = $signed(add_ln840_125_fu_26094_p2);
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53081:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,321] 53081 | assign sext_ln840_111_fu_26110_p1 = $signed(add_ln840_126_fu_26104_p2);
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53083:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47695_p3' generates 9 bits.
[2025-10-21 18:09:33,321] 53083 | assign sext_ln840_115_fu_22728_p1 = grp_fu_47695_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53085:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47704_p3' generates 9 bits.
[2025-10-21 18:09:33,321] 53085 | assign sext_ln840_116_fu_22731_p1 = grp_fu_47704_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53087:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,321] 53087 | assign sext_ln840_117_fu_26125_p1 = $signed(add_ln840_133_reg_63672);
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53089:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47677_p3' generates 9 bits.
[2025-10-21 18:09:33,321] 53089 | assign sext_ln840_118_fu_22740_p1 = grp_fu_47677_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53091:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47686_p3' generates 9 bits.
[2025-10-21 18:09:33,321] 53091 | assign sext_ln840_119_fu_22743_p1 = grp_fu_47686_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53093:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50224_p3' generates 10 bits.
[2025-10-21 18:09:33,321] 53093 | assign sext_ln840_11_fu_25748_p1 = grp_fu_50224_p3;
[2025-10-21 18:09:33,321]       |                                  ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53095:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,321] 53095 | assign sext_ln840_120_fu_26134_p1 = $signed(add_ln840_137_reg_63677);
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53097:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50431_p3' generates 9 bits.
[2025-10-21 18:09:33,321] 53097 | assign sext_ln840_121_fu_26137_p1 = grp_fu_50431_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53099:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50440_p3' generates 10 bits.
[2025-10-21 18:09:33,321] 53099 | assign sext_ln840_123_fu_26140_p1 = grp_fu_50440_p3;
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53101:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,321] 53101 | assign sext_ln840_124_fu_26149_p1 = $signed(add_ln840_141_fu_26143_p2);
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53103:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,321] 53103 | assign sext_ln840_125_fu_26159_p1 = $signed(add_ln840_142_fu_26153_p2);
[2025-10-21 18:09:33,321]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53105:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47749_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53105 | assign sext_ln840_129_fu_22771_p1 = grp_fu_47749_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53107:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,322] 53107 | assign sext_ln840_12_fu_25757_p1 = $signed(add_ln840_13_fu_25751_p2);
[2025-10-21 18:09:33,322]       |                                  ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53109:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47758_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53109 | assign sext_ln840_130_fu_22774_p1 = grp_fu_47758_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53111:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,322] 53111 | assign sext_ln840_131_fu_26174_p1 = $signed(add_ln840_149_reg_63697);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53113:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47731_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53113 | assign sext_ln840_132_fu_22783_p1 = grp_fu_47731_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53115:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47740_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53115 | assign sext_ln840_133_fu_22786_p1 = grp_fu_47740_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53117:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,322] 53117 | assign sext_ln840_134_fu_26183_p1 = $signed(add_ln840_153_reg_63702);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53119:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50458_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53119 | assign sext_ln840_135_fu_26186_p1 = grp_fu_50458_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53121:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50467_p3' generates 10 bits.
[2025-10-21 18:09:33,322] 53121 | assign sext_ln840_137_fu_26189_p1 = grp_fu_50467_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53123:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,322] 53123 | assign sext_ln840_138_fu_26198_p1 = $signed(add_ln840_157_fu_26192_p2);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53125:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,322] 53125 | assign sext_ln840_139_fu_26208_p1 = $signed(add_ln840_158_fu_26202_p2);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53127:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,322] 53127 | assign sext_ln840_13_fu_25767_p1 = $signed(add_ln840_14_fu_25761_p2);
[2025-10-21 18:09:33,322]       |                                  ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53129:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50503_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53129 | assign sext_ln840_142_fu_26218_p1 = grp_fu_50503_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53131:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47803_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53131 | assign sext_ln840_143_fu_22823_p1 = grp_fu_47803_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53133:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47812_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53133 | assign sext_ln840_144_fu_22826_p1 = grp_fu_47812_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53135:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,322] 53135 | assign sext_ln840_145_fu_26226_p1 = $signed(add_ln840_165_reg_63722);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53137:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47785_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53137 | assign sext_ln840_146_fu_22835_p1 = grp_fu_47785_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53139:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47794_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53139 | assign sext_ln840_147_fu_22838_p1 = grp_fu_47794_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53141:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,322] 53141 | assign sext_ln840_148_fu_26235_p1 = $signed(add_ln840_169_reg_63727);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53143:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50485_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53143 | assign sext_ln840_149_fu_26238_p1 = grp_fu_50485_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53145:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50494_p3' generates 10 bits.
[2025-10-21 18:09:33,322] 53145 | assign sext_ln840_151_fu_26241_p1 = grp_fu_50494_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53147:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,322] 53147 | assign sext_ln840_152_fu_26250_p1 = $signed(add_ln840_173_fu_26244_p2);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53149:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,322] 53149 | assign sext_ln840_153_fu_26260_p1 = $signed(add_ln840_174_fu_26254_p2);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53151:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50538_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53151 | assign sext_ln840_156_fu_26270_p1 = grp_fu_50538_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53153:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47848_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53153 | assign sext_ln840_157_fu_22875_p1 = grp_fu_47848_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53155:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47857_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53155 | assign sext_ln840_158_fu_22878_p1 = grp_fu_47857_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53157:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,322] 53157 | assign sext_ln840_159_fu_26278_p1 = $signed(add_ln840_181_reg_63747);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53159:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47830_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53159 | assign sext_ln840_160_fu_22887_p1 = grp_fu_47830_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53161:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47839_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53161 | assign sext_ln840_161_fu_22890_p1 = grp_fu_47839_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53163:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,322] 53163 | assign sext_ln840_162_fu_26287_p1 = $signed(add_ln840_185_reg_63752);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53165:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50520_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53165 | assign sext_ln840_163_fu_26290_p1 = grp_fu_50520_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53167:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50529_p3' generates 10 bits.
[2025-10-21 18:09:33,322] 53167 | assign sext_ln840_165_fu_26293_p1 = grp_fu_50529_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53169:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,322] 53169 | assign sext_ln840_166_fu_26302_p1 = $signed(add_ln840_189_fu_26296_p2);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53171:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,322] 53171 | assign sext_ln840_167_fu_26312_p1 = $signed(add_ln840_190_fu_26306_p2);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53173:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50573_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53173 | assign sext_ln840_170_fu_26322_p1 = grp_fu_50573_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53175:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47893_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53175 | assign sext_ln840_171_fu_22927_p1 = grp_fu_47893_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53177:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47902_p3' generates 9 bits.
[2025-10-21 18:09:33,322] 53177 | assign sext_ln840_172_fu_22930_p1 = grp_fu_47902_p3;
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53179:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,322] 53179 | assign sext_ln840_173_fu_26330_p1 = $signed(add_ln840_197_reg_63772);
[2025-10-21 18:09:33,322]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53181:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47875_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53181 | assign sext_ln840_174_fu_22939_p1 = grp_fu_47875_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53183:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47884_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53183 | assign sext_ln840_175_fu_22942_p1 = grp_fu_47884_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53185:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,323] 53185 | assign sext_ln840_176_fu_26339_p1 = $signed(add_ln840_201_reg_63777);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53187:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50555_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53187 | assign sext_ln840_177_fu_26342_p1 = grp_fu_50555_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53189:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50564_p3' generates 10 bits.
[2025-10-21 18:09:33,323] 53189 | assign sext_ln840_179_fu_26345_p1 = grp_fu_50564_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53191:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47317_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53191 | assign sext_ln840_17_fu_22427_p1 = grp_fu_47317_p3;
[2025-10-21 18:09:33,323]       |                                  ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53193:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,323] 53193 | assign sext_ln840_180_fu_26354_p1 = $signed(add_ln840_205_fu_26348_p2);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53195:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,323] 53195 | assign sext_ln840_181_fu_26364_p1 = $signed(add_ln840_206_fu_26358_p2);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53197:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50608_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53197 | assign sext_ln840_184_fu_26374_p1 = grp_fu_50608_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53199:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47938_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53199 | assign sext_ln840_185_fu_22979_p1 = grp_fu_47938_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53201:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47947_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53201 | assign sext_ln840_186_fu_22982_p1 = grp_fu_47947_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53203:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,323] 53203 | assign sext_ln840_187_fu_26382_p1 = $signed(add_ln840_213_reg_63797);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53205:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47920_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53205 | assign sext_ln840_188_fu_22991_p1 = grp_fu_47920_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53207:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47929_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53207 | assign sext_ln840_189_fu_22994_p1 = grp_fu_47929_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53209:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47326_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53209 | assign sext_ln840_18_fu_22430_p1 = grp_fu_47326_p3;
[2025-10-21 18:09:33,323]       |                                  ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53211:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,323] 53211 | assign sext_ln840_190_fu_26391_p1 = $signed(add_ln840_217_reg_63802);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53213:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50590_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53213 | assign sext_ln840_191_fu_26394_p1 = grp_fu_50590_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53215:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50599_p3' generates 10 bits.
[2025-10-21 18:09:33,323] 53215 | assign sext_ln840_193_fu_26397_p1 = grp_fu_50599_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53217:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,323] 53217 | assign sext_ln840_194_fu_26406_p1 = $signed(add_ln840_221_fu_26400_p2);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53219:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,323] 53219 | assign sext_ln840_195_fu_26416_p1 = $signed(add_ln840_222_fu_26410_p2);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53221:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50643_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53221 | assign sext_ln840_198_fu_26426_p1 = grp_fu_50643_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53223:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47983_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53223 | assign sext_ln840_199_fu_23031_p1 = grp_fu_47983_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53225:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,323] 53225 | assign sext_ln840_19_fu_25782_p1 = $signed(add_ln840_21_reg_63497);
[2025-10-21 18:09:33,323]       |                                  ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53227:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47992_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53227 | assign sext_ln840_200_fu_23034_p1 = grp_fu_47992_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53229:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,323] 53229 | assign sext_ln840_201_fu_26434_p1 = $signed(add_ln840_229_reg_63822);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53231:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47965_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53231 | assign sext_ln840_202_fu_23043_p1 = grp_fu_47965_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53233:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47974_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53233 | assign sext_ln840_203_fu_23046_p1 = grp_fu_47974_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53235:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,323] 53235 | assign sext_ln840_204_fu_26443_p1 = $signed(add_ln840_233_reg_63827);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53237:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50625_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53237 | assign sext_ln840_205_fu_26446_p1 = grp_fu_50625_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53239:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50634_p3' generates 10 bits.
[2025-10-21 18:09:33,323] 53239 | assign sext_ln840_207_fu_26449_p1 = grp_fu_50634_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53241:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,323] 53241 | assign sext_ln840_208_fu_26458_p1 = $signed(add_ln840_237_fu_26452_p2);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53243:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,323] 53243 | assign sext_ln840_209_fu_26468_p1 = $signed(add_ln840_238_fu_26462_p2);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53245:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47299_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53245 | assign sext_ln840_20_fu_22439_p1 = grp_fu_47299_p3;
[2025-10-21 18:09:33,323]       |                                  ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53247:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50678_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53247 | assign sext_ln840_212_fu_26478_p1 = grp_fu_50678_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53249:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48028_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53249 | assign sext_ln840_213_fu_23083_p1 = grp_fu_48028_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53251:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48037_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53251 | assign sext_ln840_214_fu_23086_p1 = grp_fu_48037_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53253:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,323] 53253 | assign sext_ln840_215_fu_26486_p1 = $signed(add_ln840_245_reg_63847);
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53255:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48010_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53255 | assign sext_ln840_216_fu_23095_p1 = grp_fu_48010_p3;
[2025-10-21 18:09:33,323]       |                                   ^
[2025-10-21 18:09:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53257:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48019_p3' generates 9 bits.
[2025-10-21 18:09:33,323] 53257 | assign sext_ln840_217_fu_23098_p1 = grp_fu_48019_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53259:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,324] 53259 | assign sext_ln840_218_fu_26495_p1 = $signed(add_ln840_249_reg_63852);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53261:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50660_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53261 | assign sext_ln840_219_fu_26498_p1 = grp_fu_50660_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53263:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47308_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53263 | assign sext_ln840_21_fu_22442_p1 = grp_fu_47308_p3;
[2025-10-21 18:09:33,324]       |                                  ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53265:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50669_p3' generates 10 bits.
[2025-10-21 18:09:33,324] 53265 | assign sext_ln840_221_fu_26501_p1 = grp_fu_50669_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53267:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,324] 53267 | assign sext_ln840_222_fu_26510_p1 = $signed(add_ln840_253_fu_26504_p2);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53269:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,324] 53269 | assign sext_ln840_223_fu_26520_p1 = $signed(add_ln840_254_fu_26514_p2);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53271:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50713_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53271 | assign sext_ln840_226_fu_26530_p1 = grp_fu_50713_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53273:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48073_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53273 | assign sext_ln840_227_fu_23135_p1 = grp_fu_48073_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53275:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48082_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53275 | assign sext_ln840_228_fu_23138_p1 = grp_fu_48082_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53277:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,324] 53277 | assign sext_ln840_229_fu_26538_p1 = $signed(add_ln840_261_reg_63872);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53279:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,324] 53279 | assign sext_ln840_22_fu_25791_p1 = $signed(add_ln840_25_reg_63502);
[2025-10-21 18:09:33,324]       |                                  ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53281:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48055_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53281 | assign sext_ln840_230_fu_23147_p1 = grp_fu_48055_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53283:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48064_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53283 | assign sext_ln840_231_fu_23150_p1 = grp_fu_48064_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53285:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,324] 53285 | assign sext_ln840_232_fu_26547_p1 = $signed(add_ln840_265_reg_63877);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53287:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50695_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53287 | assign sext_ln840_233_fu_26550_p1 = grp_fu_50695_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53289:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50704_p3' generates 10 bits.
[2025-10-21 18:09:33,324] 53289 | assign sext_ln840_235_fu_26553_p1 = grp_fu_50704_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53291:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,324] 53291 | assign sext_ln840_236_fu_26562_p1 = $signed(add_ln840_269_fu_26556_p2);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53293:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,324] 53293 | assign sext_ln840_237_fu_26572_p1 = $signed(add_ln840_270_fu_26566_p2);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53295:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50242_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53295 | assign sext_ln840_23_fu_25794_p1 = grp_fu_50242_p3;
[2025-10-21 18:09:33,324]       |                                  ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53297:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50748_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53297 | assign sext_ln840_240_fu_26582_p1 = grp_fu_50748_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53299:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48118_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53299 | assign sext_ln840_241_fu_23187_p1 = grp_fu_48118_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53301:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48127_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53301 | assign sext_ln840_242_fu_23190_p1 = grp_fu_48127_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53303:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,324] 53303 | assign sext_ln840_243_fu_26590_p1 = $signed(add_ln840_277_reg_63897);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53305:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48100_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53305 | assign sext_ln840_244_fu_23199_p1 = grp_fu_48100_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53307:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48109_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53307 | assign sext_ln840_245_fu_23202_p1 = grp_fu_48109_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53309:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,324] 53309 | assign sext_ln840_246_fu_26599_p1 = $signed(add_ln840_281_reg_63902);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53311:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50730_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53311 | assign sext_ln840_247_fu_26602_p1 = grp_fu_50730_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53313:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50739_p3' generates 10 bits.
[2025-10-21 18:09:33,324] 53313 | assign sext_ln840_249_fu_26605_p1 = grp_fu_50739_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53315:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,324] 53315 | assign sext_ln840_250_fu_26614_p1 = $signed(add_ln840_285_fu_26608_p2);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53317:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,324] 53317 | assign sext_ln840_251_fu_26624_p1 = $signed(add_ln840_286_fu_26618_p2);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53319:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50783_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53319 | assign sext_ln840_254_fu_26634_p1 = grp_fu_50783_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53321:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48163_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53321 | assign sext_ln840_255_fu_23239_p1 = grp_fu_48163_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53323:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48172_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53323 | assign sext_ln840_256_fu_23242_p1 = grp_fu_48172_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53325:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,324] 53325 | assign sext_ln840_257_fu_26642_p1 = $signed(add_ln840_293_reg_63922);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53327:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48145_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53327 | assign sext_ln840_258_fu_23251_p1 = grp_fu_48145_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53329:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48154_p3' generates 9 bits.
[2025-10-21 18:09:33,324] 53329 | assign sext_ln840_259_fu_23254_p1 = grp_fu_48154_p3;
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53331:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50251_p3' generates 10 bits.
[2025-10-21 18:09:33,324] 53331 | assign sext_ln840_25_fu_25797_p1 = grp_fu_50251_p3;
[2025-10-21 18:09:33,324]       |                                  ^
[2025-10-21 18:09:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53333:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,324] 53333 | assign sext_ln840_260_fu_26651_p1 = $signed(add_ln840_297_reg_63927);
[2025-10-21 18:09:33,324]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53335:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50765_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53335 | assign sext_ln840_261_fu_26654_p1 = grp_fu_50765_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53337:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50774_p3' generates 10 bits.
[2025-10-21 18:09:33,325] 53337 | assign sext_ln840_263_fu_26657_p1 = grp_fu_50774_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53339:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,325] 53339 | assign sext_ln840_264_fu_26666_p1 = $signed(add_ln840_301_fu_26660_p2);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53341:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,325] 53341 | assign sext_ln840_265_fu_26676_p1 = $signed(add_ln840_302_fu_26670_p2);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53343:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50818_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53343 | assign sext_ln840_268_fu_26686_p1 = grp_fu_50818_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53345:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48208_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53345 | assign sext_ln840_269_fu_23291_p1 = grp_fu_48208_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53347:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,325] 53347 | assign sext_ln840_26_fu_25806_p1 = $signed(add_ln840_29_fu_25800_p2);
[2025-10-21 18:09:33,325]       |                                  ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53349:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48217_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53349 | assign sext_ln840_270_fu_23294_p1 = grp_fu_48217_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53351:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,325] 53351 | assign sext_ln840_271_fu_26694_p1 = $signed(add_ln840_309_reg_63947);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53353:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48190_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53353 | assign sext_ln840_272_fu_23303_p1 = grp_fu_48190_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53355:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48199_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53355 | assign sext_ln840_273_fu_23306_p1 = grp_fu_48199_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53357:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,325] 53357 | assign sext_ln840_274_fu_26703_p1 = $signed(add_ln840_313_reg_63952);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53359:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50800_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53359 | assign sext_ln840_275_fu_26706_p1 = grp_fu_50800_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53361:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50809_p3' generates 10 bits.
[2025-10-21 18:09:33,325] 53361 | assign sext_ln840_277_fu_26709_p1 = grp_fu_50809_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53363:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,325] 53363 | assign sext_ln840_278_fu_26718_p1 = $signed(add_ln840_317_fu_26712_p2);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53365:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,325] 53365 | assign sext_ln840_279_fu_26728_p1 = $signed(add_ln840_318_fu_26722_p2);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53367:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,325] 53367 | assign sext_ln840_27_fu_25816_p1 = $signed(add_ln840_30_fu_25810_p2);
[2025-10-21 18:09:33,325]       |                                  ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53369:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50853_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53369 | assign sext_ln840_282_fu_26738_p1 = grp_fu_50853_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53371:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48253_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53371 | assign sext_ln840_283_fu_23343_p1 = grp_fu_48253_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53373:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48262_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53373 | assign sext_ln840_284_fu_23346_p1 = grp_fu_48262_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53375:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,325] 53375 | assign sext_ln840_285_fu_26746_p1 = $signed(add_ln840_325_reg_63972);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53377:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48235_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53377 | assign sext_ln840_286_fu_23355_p1 = grp_fu_48235_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53379:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48244_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53379 | assign sext_ln840_287_fu_23358_p1 = grp_fu_48244_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53381:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,325] 53381 | assign sext_ln840_288_fu_26755_p1 = $signed(add_ln840_329_reg_63977);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53383:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50835_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53383 | assign sext_ln840_289_fu_26758_p1 = grp_fu_50835_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53385:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50844_p3' generates 10 bits.
[2025-10-21 18:09:33,325] 53385 | assign sext_ln840_291_fu_26761_p1 = grp_fu_50844_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53387:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,325] 53387 | assign sext_ln840_292_fu_26770_p1 = $signed(add_ln840_333_fu_26764_p2);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53389:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,325] 53389 | assign sext_ln840_293_fu_26780_p1 = $signed(add_ln840_334_fu_26774_p2);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53391:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50888_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53391 | assign sext_ln840_296_fu_26790_p1 = grp_fu_50888_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53393:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48298_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53393 | assign sext_ln840_297_fu_23395_p1 = grp_fu_48298_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53395:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48307_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53395 | assign sext_ln840_298_fu_23398_p1 = grp_fu_48307_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53397:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,325] 53397 | assign sext_ln840_299_fu_26798_p1 = $signed(add_ln840_341_reg_63997);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53399:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48280_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53399 | assign sext_ln840_300_fu_23407_p1 = grp_fu_48280_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53401:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48289_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53401 | assign sext_ln840_301_fu_23410_p1 = grp_fu_48289_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53403:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,325] 53403 | assign sext_ln840_302_fu_26807_p1 = $signed(add_ln840_345_reg_64002);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53405:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50870_p3' generates 9 bits.
[2025-10-21 18:09:33,325] 53405 | assign sext_ln840_303_fu_26810_p1 = grp_fu_50870_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53407:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50879_p3' generates 10 bits.
[2025-10-21 18:09:33,325] 53407 | assign sext_ln840_305_fu_26813_p1 = grp_fu_50879_p3;
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53409:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,325] 53409 | assign sext_ln840_306_fu_26822_p1 = $signed(add_ln840_349_fu_26816_p2);
[2025-10-21 18:09:33,325]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53411:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,326] 53411 | assign sext_ln840_307_fu_26832_p1 = $signed(add_ln840_350_fu_26826_p2);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53413:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50923_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53413 | assign sext_ln840_310_fu_26842_p1 = grp_fu_50923_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53415:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48343_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53415 | assign sext_ln840_311_fu_23447_p1 = grp_fu_48343_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53417:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48352_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53417 | assign sext_ln840_312_fu_23450_p1 = grp_fu_48352_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53419:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,326] 53419 | assign sext_ln840_313_fu_26850_p1 = $signed(add_ln840_357_reg_64022);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53421:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48325_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53421 | assign sext_ln840_314_fu_23459_p1 = grp_fu_48325_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53423:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48334_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53423 | assign sext_ln840_315_fu_23462_p1 = grp_fu_48334_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53425:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,326] 53425 | assign sext_ln840_316_fu_26859_p1 = $signed(add_ln840_361_reg_64027);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53427:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50905_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53427 | assign sext_ln840_317_fu_26862_p1 = grp_fu_50905_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53429:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50914_p3' generates 10 bits.
[2025-10-21 18:09:33,326] 53429 | assign sext_ln840_319_fu_26865_p1 = grp_fu_50914_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53431:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47371_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53431 | assign sext_ln840_31_fu_22470_p1 = grp_fu_47371_p3;
[2025-10-21 18:09:33,326]       |                                  ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53433:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,326] 53433 | assign sext_ln840_320_fu_26874_p1 = $signed(add_ln840_365_fu_26868_p2);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53435:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,326] 53435 | assign sext_ln840_321_fu_26884_p1 = $signed(add_ln840_366_fu_26878_p2);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53437:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50958_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53437 | assign sext_ln840_324_fu_26894_p1 = grp_fu_50958_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53439:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48388_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53439 | assign sext_ln840_325_fu_23499_p1 = grp_fu_48388_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53441:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48397_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53441 | assign sext_ln840_326_fu_23502_p1 = grp_fu_48397_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53443:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,326] 53443 | assign sext_ln840_327_fu_26902_p1 = $signed(add_ln840_373_reg_64047);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53445:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48370_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53445 | assign sext_ln840_328_fu_23511_p1 = grp_fu_48370_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53447:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48379_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53447 | assign sext_ln840_329_fu_23514_p1 = grp_fu_48379_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53449:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47380_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53449 | assign sext_ln840_32_fu_22473_p1 = grp_fu_47380_p3;
[2025-10-21 18:09:33,326]       |                                  ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53451:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,326] 53451 | assign sext_ln840_330_fu_26911_p1 = $signed(add_ln840_377_reg_64052);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53453:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50940_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53453 | assign sext_ln840_331_fu_26914_p1 = grp_fu_50940_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53455:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50949_p3' generates 10 bits.
[2025-10-21 18:09:33,326] 53455 | assign sext_ln840_333_fu_26917_p1 = grp_fu_50949_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53457:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,326] 53457 | assign sext_ln840_334_fu_26926_p1 = $signed(add_ln840_381_fu_26920_p2);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53459:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,326] 53459 | assign sext_ln840_335_fu_26936_p1 = $signed(add_ln840_382_fu_26930_p2);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53461:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50993_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53461 | assign sext_ln840_338_fu_26946_p1 = grp_fu_50993_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53463:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48433_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53463 | assign sext_ln840_339_fu_23551_p1 = grp_fu_48433_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53465:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,326] 53465 | assign sext_ln840_33_fu_25831_p1 = $signed(add_ln840_37_reg_63522);
[2025-10-21 18:09:33,326]       |                                  ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53467:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48442_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53467 | assign sext_ln840_340_fu_23554_p1 = grp_fu_48442_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53469:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,326] 53469 | assign sext_ln840_341_fu_26954_p1 = $signed(add_ln840_389_reg_64072);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53471:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48415_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53471 | assign sext_ln840_342_fu_23563_p1 = grp_fu_48415_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53473:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48424_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53473 | assign sext_ln840_343_fu_23566_p1 = grp_fu_48424_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53475:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,326] 53475 | assign sext_ln840_344_fu_26963_p1 = $signed(add_ln840_393_reg_64077);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53477:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50975_p3' generates 9 bits.
[2025-10-21 18:09:33,326] 53477 | assign sext_ln840_345_fu_26966_p1 = grp_fu_50975_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53479:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50984_p3' generates 10 bits.
[2025-10-21 18:09:33,326] 53479 | assign sext_ln840_347_fu_26969_p1 = grp_fu_50984_p3;
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53481:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,326] 53481 | assign sext_ln840_348_fu_26978_p1 = $signed(add_ln840_397_fu_26972_p2);
[2025-10-21 18:09:33,326]       |                                   ^
[2025-10-21 18:09:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53483:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,327] 53483 | assign sext_ln840_349_fu_26988_p1 = $signed(add_ln840_398_fu_26982_p2);
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53485:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47353_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53485 | assign sext_ln840_34_fu_22482_p1 = grp_fu_47353_p3;
[2025-10-21 18:09:33,327]       |                                  ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53487:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51028_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53487 | assign sext_ln840_352_fu_26998_p1 = grp_fu_51028_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53489:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48478_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53489 | assign sext_ln840_353_fu_23603_p1 = grp_fu_48478_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53491:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48487_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53491 | assign sext_ln840_354_fu_23606_p1 = grp_fu_48487_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53493:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,327] 53493 | assign sext_ln840_355_fu_27006_p1 = $signed(add_ln840_405_reg_64097);
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53495:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48460_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53495 | assign sext_ln840_356_fu_23615_p1 = grp_fu_48460_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53497:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48469_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53497 | assign sext_ln840_357_fu_23618_p1 = grp_fu_48469_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53499:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,327] 53499 | assign sext_ln840_358_fu_27015_p1 = $signed(add_ln840_409_reg_64102);
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53501:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51010_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53501 | assign sext_ln840_359_fu_27018_p1 = grp_fu_51010_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53503:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47362_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53503 | assign sext_ln840_35_fu_22485_p1 = grp_fu_47362_p3;
[2025-10-21 18:09:33,327]       |                                  ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53505:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51019_p3' generates 10 bits.
[2025-10-21 18:09:33,327] 53505 | assign sext_ln840_361_fu_27021_p1 = grp_fu_51019_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53507:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,327] 53507 | assign sext_ln840_362_fu_27030_p1 = $signed(add_ln840_413_fu_27024_p2);
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53509:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,327] 53509 | assign sext_ln840_363_fu_27040_p1 = $signed(add_ln840_414_fu_27034_p2);
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53511:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51063_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53511 | assign sext_ln840_366_fu_27050_p1 = grp_fu_51063_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53513:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48523_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53513 | assign sext_ln840_367_fu_23655_p1 = grp_fu_48523_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53515:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48532_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53515 | assign sext_ln840_368_fu_23658_p1 = grp_fu_48532_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53517:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,327] 53517 | assign sext_ln840_369_fu_27058_p1 = $signed(add_ln840_421_reg_64122);
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53519:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,327] 53519 | assign sext_ln840_36_fu_25840_p1 = $signed(add_ln840_41_reg_63527);
[2025-10-21 18:09:33,327]       |                                  ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53521:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48505_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53521 | assign sext_ln840_370_fu_23667_p1 = grp_fu_48505_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53523:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48514_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53523 | assign sext_ln840_371_fu_23670_p1 = grp_fu_48514_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53525:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,327] 53525 | assign sext_ln840_372_fu_27067_p1 = $signed(add_ln840_425_reg_64127);
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53527:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51045_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53527 | assign sext_ln840_373_fu_27070_p1 = grp_fu_51045_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53529:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51054_p3' generates 10 bits.
[2025-10-21 18:09:33,327] 53529 | assign sext_ln840_375_fu_27073_p1 = grp_fu_51054_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53531:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,327] 53531 | assign sext_ln840_376_fu_27082_p1 = $signed(add_ln840_429_fu_27076_p2);
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53533:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,327] 53533 | assign sext_ln840_377_fu_27092_p1 = $signed(add_ln840_430_fu_27086_p2);
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53535:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50269_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53535 | assign sext_ln840_37_fu_25843_p1 = grp_fu_50269_p3;
[2025-10-21 18:09:33,327]       |                                  ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53537:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51098_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53537 | assign sext_ln840_380_fu_27102_p1 = grp_fu_51098_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53539:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48568_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53539 | assign sext_ln840_381_fu_23707_p1 = grp_fu_48568_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53541:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48577_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53541 | assign sext_ln840_382_fu_23710_p1 = grp_fu_48577_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53543:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,327] 53543 | assign sext_ln840_383_fu_27110_p1 = $signed(add_ln840_437_reg_64147);
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53545:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48550_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53545 | assign sext_ln840_384_fu_23719_p1 = grp_fu_48550_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53547:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48559_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53547 | assign sext_ln840_385_fu_23722_p1 = grp_fu_48559_p3;
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53549:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,327] 53549 | assign sext_ln840_386_fu_27119_p1 = $signed(add_ln840_441_reg_64152);
[2025-10-21 18:09:33,327]       |                                   ^
[2025-10-21 18:09:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53551:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51080_p3' generates 9 bits.
[2025-10-21 18:09:33,327] 53551 | assign sext_ln840_387_fu_27122_p1 = grp_fu_51080_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53553:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51089_p3' generates 10 bits.
[2025-10-21 18:09:33,328] 53553 | assign sext_ln840_389_fu_27125_p1 = grp_fu_51089_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53555:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,328] 53555 | assign sext_ln840_390_fu_27134_p1 = $signed(add_ln840_445_fu_27128_p2);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53557:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,328] 53557 | assign sext_ln840_391_fu_27144_p1 = $signed(add_ln840_446_fu_27138_p2);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53559:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51133_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53559 | assign sext_ln840_394_fu_27154_p1 = grp_fu_51133_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53561:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48613_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53561 | assign sext_ln840_395_fu_23759_p1 = grp_fu_48613_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53563:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48622_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53563 | assign sext_ln840_396_fu_23762_p1 = grp_fu_48622_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53565:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,328] 53565 | assign sext_ln840_397_fu_27162_p1 = $signed(add_ln840_453_reg_64172);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53567:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48595_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53567 | assign sext_ln840_398_fu_23771_p1 = grp_fu_48595_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53569:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48604_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53569 | assign sext_ln840_399_fu_23774_p1 = grp_fu_48604_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53571:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50278_p3' generates 10 bits.
[2025-10-21 18:09:33,328] 53571 | assign sext_ln840_39_fu_25846_p1 = grp_fu_50278_p3;
[2025-10-21 18:09:33,328]       |                                  ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53573:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47263_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53573 | assign sext_ln840_3_fu_22384_p1 = grp_fu_47263_p3;
[2025-10-21 18:09:33,328]       |                                 ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53575:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,328] 53575 | assign sext_ln840_400_fu_27171_p1 = $signed(add_ln840_457_reg_64177);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53577:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51115_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53577 | assign sext_ln840_401_fu_27174_p1 = grp_fu_51115_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53579:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51124_p3' generates 10 bits.
[2025-10-21 18:09:33,328] 53579 | assign sext_ln840_403_fu_27177_p1 = grp_fu_51124_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53581:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,328] 53581 | assign sext_ln840_404_fu_27186_p1 = $signed(add_ln840_461_fu_27180_p2);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53583:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,328] 53583 | assign sext_ln840_405_fu_27196_p1 = $signed(add_ln840_462_fu_27190_p2);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53585:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51168_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53585 | assign sext_ln840_408_fu_27206_p1 = grp_fu_51168_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53587:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48658_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53587 | assign sext_ln840_409_fu_23811_p1 = grp_fu_48658_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53589:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,328] 53589 | assign sext_ln840_40_fu_25855_p1 = $signed(add_ln840_45_fu_25849_p2);
[2025-10-21 18:09:33,328]       |                                  ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53591:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48667_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53591 | assign sext_ln840_410_fu_23814_p1 = grp_fu_48667_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53593:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,328] 53593 | assign sext_ln840_411_fu_27214_p1 = $signed(add_ln840_469_reg_64197);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53595:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48640_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53595 | assign sext_ln840_412_fu_23823_p1 = grp_fu_48640_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53597:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48649_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53597 | assign sext_ln840_413_fu_23826_p1 = grp_fu_48649_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53599:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,328] 53599 | assign sext_ln840_414_fu_27223_p1 = $signed(add_ln840_473_reg_64202);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53601:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51150_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53601 | assign sext_ln840_415_fu_27226_p1 = grp_fu_51150_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53603:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51159_p3' generates 10 bits.
[2025-10-21 18:09:33,328] 53603 | assign sext_ln840_417_fu_27229_p1 = grp_fu_51159_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53605:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,328] 53605 | assign sext_ln840_418_fu_27238_p1 = $signed(add_ln840_477_fu_27232_p2);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53607:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,328] 53607 | assign sext_ln840_419_fu_27248_p1 = $signed(add_ln840_478_fu_27242_p2);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53609:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,328] 53609 | assign sext_ln840_41_fu_25865_p1 = $signed(add_ln840_46_fu_25859_p2);
[2025-10-21 18:09:33,328]       |                                  ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53611:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51203_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53611 | assign sext_ln840_422_fu_27258_p1 = grp_fu_51203_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53613:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48703_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53613 | assign sext_ln840_423_fu_23863_p1 = grp_fu_48703_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53615:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48712_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53615 | assign sext_ln840_424_fu_23866_p1 = grp_fu_48712_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53617:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,328] 53617 | assign sext_ln840_425_fu_27266_p1 = $signed(add_ln840_485_reg_64222);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53619:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48685_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53619 | assign sext_ln840_426_fu_23875_p1 = grp_fu_48685_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53621:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48694_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53621 | assign sext_ln840_427_fu_23878_p1 = grp_fu_48694_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53623:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,328] 53623 | assign sext_ln840_428_fu_27275_p1 = $signed(add_ln840_489_reg_64227);
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53625:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51185_p3' generates 9 bits.
[2025-10-21 18:09:33,328] 53625 | assign sext_ln840_429_fu_27278_p1 = grp_fu_51185_p3;
[2025-10-21 18:09:33,328]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53627:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51194_p3' generates 10 bits.
[2025-10-21 18:09:33,329] 53627 | assign sext_ln840_431_fu_27281_p1 = grp_fu_51194_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53629:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,329] 53629 | assign sext_ln840_432_fu_27290_p1 = $signed(add_ln840_493_fu_27284_p2);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53631:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,329] 53631 | assign sext_ln840_433_fu_27300_p1 = $signed(add_ln840_494_fu_27294_p2);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53633:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51238_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53633 | assign sext_ln840_436_fu_27310_p1 = grp_fu_51238_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53635:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48748_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53635 | assign sext_ln840_437_fu_23915_p1 = grp_fu_48748_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53637:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48757_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53637 | assign sext_ln840_438_fu_23918_p1 = grp_fu_48757_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53639:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,329] 53639 | assign sext_ln840_439_fu_27318_p1 = $signed(add_ln840_501_reg_64247);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53641:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48730_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53641 | assign sext_ln840_440_fu_23927_p1 = grp_fu_48730_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53643:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48739_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53643 | assign sext_ln840_441_fu_23930_p1 = grp_fu_48739_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53645:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,329] 53645 | assign sext_ln840_442_fu_27327_p1 = $signed(add_ln840_505_reg_64252);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53647:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51220_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53647 | assign sext_ln840_443_fu_27330_p1 = grp_fu_51220_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53649:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51229_p3' generates 10 bits.
[2025-10-21 18:09:33,329] 53649 | assign sext_ln840_445_fu_27333_p1 = grp_fu_51229_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53651:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,329] 53651 | assign sext_ln840_446_fu_27342_p1 = $signed(add_ln840_509_fu_27336_p2);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53653:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,329] 53653 | assign sext_ln840_447_fu_27352_p1 = $signed(add_ln840_510_fu_27346_p2);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53655:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51273_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53655 | assign sext_ln840_450_fu_27362_p1 = grp_fu_51273_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53657:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48793_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53657 | assign sext_ln840_451_fu_23967_p1 = grp_fu_48793_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53659:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48802_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53659 | assign sext_ln840_452_fu_23970_p1 = grp_fu_48802_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53661:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,329] 53661 | assign sext_ln840_453_fu_27370_p1 = $signed(add_ln840_517_reg_64272);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53663:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48775_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53663 | assign sext_ln840_454_fu_23979_p1 = grp_fu_48775_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53665:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48784_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53665 | assign sext_ln840_455_fu_23982_p1 = grp_fu_48784_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53667:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,329] 53667 | assign sext_ln840_456_fu_27379_p1 = $signed(add_ln840_521_reg_64277);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53669:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51255_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53669 | assign sext_ln840_457_fu_27382_p1 = grp_fu_51255_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53671:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51264_p3' generates 10 bits.
[2025-10-21 18:09:33,329] 53671 | assign sext_ln840_459_fu_27385_p1 = grp_fu_51264_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53673:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47425_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53673 | assign sext_ln840_45_fu_22513_p1 = grp_fu_47425_p3;
[2025-10-21 18:09:33,329]       |                                  ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53675:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,329] 53675 | assign sext_ln840_460_fu_27394_p1 = $signed(add_ln840_525_fu_27388_p2);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53677:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,329] 53677 | assign sext_ln840_461_fu_27404_p1 = $signed(add_ln840_526_fu_27398_p2);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53679:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51308_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53679 | assign sext_ln840_464_fu_27414_p1 = grp_fu_51308_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53681:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48838_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53681 | assign sext_ln840_465_fu_24019_p1 = grp_fu_48838_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53683:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48847_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53683 | assign sext_ln840_466_fu_24022_p1 = grp_fu_48847_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53685:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,329] 53685 | assign sext_ln840_467_fu_27422_p1 = $signed(add_ln840_533_reg_64297);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53687:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48820_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53687 | assign sext_ln840_468_fu_24031_p1 = grp_fu_48820_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53689:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48829_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53689 | assign sext_ln840_469_fu_24034_p1 = grp_fu_48829_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53691:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47434_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53691 | assign sext_ln840_46_fu_22516_p1 = grp_fu_47434_p3;
[2025-10-21 18:09:33,329]       |                                  ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53693:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,329] 53693 | assign sext_ln840_470_fu_27431_p1 = $signed(add_ln840_537_reg_64302);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53695:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51290_p3' generates 9 bits.
[2025-10-21 18:09:33,329] 53695 | assign sext_ln840_471_fu_27434_p1 = grp_fu_51290_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53697:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51299_p3' generates 10 bits.
[2025-10-21 18:09:33,329] 53697 | assign sext_ln840_473_fu_27437_p1 = grp_fu_51299_p3;
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53699:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,329] 53699 | assign sext_ln840_474_fu_27446_p1 = $signed(add_ln840_541_fu_27440_p2);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53701:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,329] 53701 | assign sext_ln840_475_fu_27456_p1 = $signed(add_ln840_542_fu_27450_p2);
[2025-10-21 18:09:33,329]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53703:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51343_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53703 | assign sext_ln840_478_fu_27466_p1 = grp_fu_51343_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53705:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48883_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53705 | assign sext_ln840_479_fu_24071_p1 = grp_fu_48883_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53707:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,330] 53707 | assign sext_ln840_47_fu_25880_p1 = $signed(add_ln840_53_reg_63547);
[2025-10-21 18:09:33,330]       |                                  ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53709:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48892_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53709 | assign sext_ln840_480_fu_24074_p1 = grp_fu_48892_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53711:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,330] 53711 | assign sext_ln840_481_fu_27474_p1 = $signed(add_ln840_549_reg_64322);
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53713:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48865_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53713 | assign sext_ln840_482_fu_24083_p1 = grp_fu_48865_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53715:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48874_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53715 | assign sext_ln840_483_fu_24086_p1 = grp_fu_48874_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53717:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,330] 53717 | assign sext_ln840_484_fu_27483_p1 = $signed(add_ln840_553_reg_64327);
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53719:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51325_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53719 | assign sext_ln840_485_fu_27486_p1 = grp_fu_51325_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53721:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51334_p3' generates 10 bits.
[2025-10-21 18:09:33,330] 53721 | assign sext_ln840_487_fu_27489_p1 = grp_fu_51334_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53723:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,330] 53723 | assign sext_ln840_488_fu_27498_p1 = $signed(add_ln840_557_fu_27492_p2);
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53725:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,330] 53725 | assign sext_ln840_489_fu_27508_p1 = $signed(add_ln840_558_fu_27502_p2);
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53727:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47407_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53727 | assign sext_ln840_48_fu_22525_p1 = grp_fu_47407_p3;
[2025-10-21 18:09:33,330]       |                                  ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53729:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51378_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53729 | assign sext_ln840_492_fu_27518_p1 = grp_fu_51378_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53731:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48928_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53731 | assign sext_ln840_493_fu_24123_p1 = grp_fu_48928_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53733:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48937_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53733 | assign sext_ln840_494_fu_24126_p1 = grp_fu_48937_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53735:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,330] 53735 | assign sext_ln840_495_fu_27526_p1 = $signed(add_ln840_565_reg_64347);
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53737:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48910_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53737 | assign sext_ln840_496_fu_24135_p1 = grp_fu_48910_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53739:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48919_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53739 | assign sext_ln840_497_fu_24138_p1 = grp_fu_48919_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53741:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,330] 53741 | assign sext_ln840_498_fu_27535_p1 = $signed(add_ln840_569_reg_64352);
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53743:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51360_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53743 | assign sext_ln840_499_fu_27538_p1 = grp_fu_51360_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53745:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47416_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53745 | assign sext_ln840_49_fu_22528_p1 = grp_fu_47416_p3;
[2025-10-21 18:09:33,330]       |                                  ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53747:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47272_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53747 | assign sext_ln840_4_fu_22387_p1 = grp_fu_47272_p3;
[2025-10-21 18:09:33,330]       |                                 ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53749:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51369_p3' generates 10 bits.
[2025-10-21 18:09:33,330] 53749 | assign sext_ln840_501_fu_27541_p1 = grp_fu_51369_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53751:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,330] 53751 | assign sext_ln840_502_fu_27550_p1 = $signed(add_ln840_573_fu_27544_p2);
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53753:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,330] 53753 | assign sext_ln840_503_fu_27560_p1 = $signed(add_ln840_574_fu_27554_p2);
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53755:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51413_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53755 | assign sext_ln840_506_fu_27570_p1 = grp_fu_51413_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53757:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48973_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53757 | assign sext_ln840_507_fu_24175_p1 = grp_fu_48973_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53759:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48982_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53759 | assign sext_ln840_508_fu_24178_p1 = grp_fu_48982_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53761:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,330] 53761 | assign sext_ln840_509_fu_27578_p1 = $signed(add_ln840_581_reg_64372);
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53763:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,330] 53763 | assign sext_ln840_50_fu_25889_p1 = $signed(add_ln840_57_reg_63552);
[2025-10-21 18:09:33,330]       |                                  ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53765:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48955_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53765 | assign sext_ln840_510_fu_24187_p1 = grp_fu_48955_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53767:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_48964_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53767 | assign sext_ln840_511_fu_24190_p1 = grp_fu_48964_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53769:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,330] 53769 | assign sext_ln840_512_fu_27587_p1 = $signed(add_ln840_585_reg_64377);
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53771:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51395_p3' generates 9 bits.
[2025-10-21 18:09:33,330] 53771 | assign sext_ln840_513_fu_27590_p1 = grp_fu_51395_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53773:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51404_p3' generates 10 bits.
[2025-10-21 18:09:33,330] 53773 | assign sext_ln840_515_fu_27593_p1 = grp_fu_51404_p3;
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53775:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,330] 53775 | assign sext_ln840_516_fu_27602_p1 = $signed(add_ln840_589_fu_27596_p2);
[2025-10-21 18:09:33,330]       |                                   ^
[2025-10-21 18:09:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53777:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,331] 53777 | assign sext_ln840_517_fu_27612_p1 = $signed(add_ln840_590_fu_27606_p2);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53779:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50296_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53779 | assign sext_ln840_51_fu_25892_p1 = grp_fu_50296_p3;
[2025-10-21 18:09:33,331]       |                                  ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53781:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51448_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53781 | assign sext_ln840_520_fu_27622_p1 = grp_fu_51448_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53783:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49018_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53783 | assign sext_ln840_521_fu_24227_p1 = grp_fu_49018_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53785:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49027_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53785 | assign sext_ln840_522_fu_24230_p1 = grp_fu_49027_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53787:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,331] 53787 | assign sext_ln840_523_fu_27630_p1 = $signed(add_ln840_597_reg_64397);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53789:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49000_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53789 | assign sext_ln840_524_fu_24239_p1 = grp_fu_49000_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53791:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49009_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53791 | assign sext_ln840_525_fu_24242_p1 = grp_fu_49009_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53793:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,331] 53793 | assign sext_ln840_526_fu_27639_p1 = $signed(add_ln840_601_reg_64402);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53795:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51430_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53795 | assign sext_ln840_527_fu_27642_p1 = grp_fu_51430_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53797:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51439_p3' generates 10 bits.
[2025-10-21 18:09:33,331] 53797 | assign sext_ln840_529_fu_27645_p1 = grp_fu_51439_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53799:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,331] 53799 | assign sext_ln840_530_fu_27654_p1 = $signed(add_ln840_605_fu_27648_p2);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53801:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,331] 53801 | assign sext_ln840_531_fu_27664_p1 = $signed(add_ln840_606_fu_27658_p2);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53803:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51483_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53803 | assign sext_ln840_534_fu_27674_p1 = grp_fu_51483_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53805:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49063_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53805 | assign sext_ln840_535_fu_24279_p1 = grp_fu_49063_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53807:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49072_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53807 | assign sext_ln840_536_fu_24282_p1 = grp_fu_49072_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53809:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,331] 53809 | assign sext_ln840_537_fu_27682_p1 = $signed(add_ln840_613_reg_64422);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53811:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49045_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53811 | assign sext_ln840_538_fu_24291_p1 = grp_fu_49045_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53813:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49054_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53813 | assign sext_ln840_539_fu_24294_p1 = grp_fu_49054_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53815:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50305_p3' generates 10 bits.
[2025-10-21 18:09:33,331] 53815 | assign sext_ln840_53_fu_25895_p1 = grp_fu_50305_p3;
[2025-10-21 18:09:33,331]       |                                  ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53817:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,331] 53817 | assign sext_ln840_540_fu_27691_p1 = $signed(add_ln840_617_reg_64427);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53819:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51465_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53819 | assign sext_ln840_541_fu_27694_p1 = grp_fu_51465_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53821:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51474_p3' generates 10 bits.
[2025-10-21 18:09:33,331] 53821 | assign sext_ln840_543_fu_27697_p1 = grp_fu_51474_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53823:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,331] 53823 | assign sext_ln840_544_fu_27706_p1 = $signed(add_ln840_621_fu_27700_p2);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53825:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,331] 53825 | assign sext_ln840_545_fu_27716_p1 = $signed(add_ln840_622_fu_27710_p2);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53827:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51518_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53827 | assign sext_ln840_548_fu_27726_p1 = grp_fu_51518_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53829:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49108_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53829 | assign sext_ln840_549_fu_24331_p1 = grp_fu_49108_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53831:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,331] 53831 | assign sext_ln840_54_fu_25904_p1 = $signed(add_ln840_61_fu_25898_p2);
[2025-10-21 18:09:33,331]       |                                  ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53833:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49117_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53833 | assign sext_ln840_550_fu_24334_p1 = grp_fu_49117_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53835:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,331] 53835 | assign sext_ln840_551_fu_27734_p1 = $signed(add_ln840_629_reg_64447);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53837:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49090_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53837 | assign sext_ln840_552_fu_24343_p1 = grp_fu_49090_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53839:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49099_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53839 | assign sext_ln840_553_fu_24346_p1 = grp_fu_49099_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53841:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,331] 53841 | assign sext_ln840_554_fu_27743_p1 = $signed(add_ln840_633_reg_64452);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53843:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51500_p3' generates 9 bits.
[2025-10-21 18:09:33,331] 53843 | assign sext_ln840_555_fu_27746_p1 = grp_fu_51500_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53845:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51509_p3' generates 10 bits.
[2025-10-21 18:09:33,331] 53845 | assign sext_ln840_557_fu_27749_p1 = grp_fu_51509_p3;
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53847:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,331] 53847 | assign sext_ln840_558_fu_27758_p1 = $signed(add_ln840_637_fu_27752_p2);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53849:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,331] 53849 | assign sext_ln840_559_fu_27768_p1 = $signed(add_ln840_638_fu_27762_p2);
[2025-10-21 18:09:33,331]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53851:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,332] 53851 | assign sext_ln840_55_fu_25914_p1 = $signed(add_ln840_62_fu_25908_p2);
[2025-10-21 18:09:33,332]       |                                  ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53853:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51553_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53853 | assign sext_ln840_562_fu_27778_p1 = grp_fu_51553_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53855:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49153_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53855 | assign sext_ln840_563_fu_24383_p1 = grp_fu_49153_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53857:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49162_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53857 | assign sext_ln840_564_fu_24386_p1 = grp_fu_49162_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53859:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,332] 53859 | assign sext_ln840_565_fu_27786_p1 = $signed(add_ln840_645_reg_64472);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53861:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49135_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53861 | assign sext_ln840_566_fu_24395_p1 = grp_fu_49135_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53863:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49144_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53863 | assign sext_ln840_567_fu_24398_p1 = grp_fu_49144_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53865:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,332] 53865 | assign sext_ln840_568_fu_27795_p1 = $signed(add_ln840_649_reg_64477);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53867:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51535_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53867 | assign sext_ln840_569_fu_27798_p1 = grp_fu_51535_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53869:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51544_p3' generates 10 bits.
[2025-10-21 18:09:33,332] 53869 | assign sext_ln840_571_fu_27801_p1 = grp_fu_51544_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53871:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,332] 53871 | assign sext_ln840_572_fu_27810_p1 = $signed(add_ln840_653_fu_27804_p2);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53873:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,332] 53873 | assign sext_ln840_573_fu_27820_p1 = $signed(add_ln840_654_fu_27814_p2);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53875:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51588_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53875 | assign sext_ln840_576_fu_27830_p1 = grp_fu_51588_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53877:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49198_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53877 | assign sext_ln840_577_fu_24435_p1 = grp_fu_49198_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53879:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49207_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53879 | assign sext_ln840_578_fu_24438_p1 = grp_fu_49207_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53881:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,332] 53881 | assign sext_ln840_579_fu_27838_p1 = $signed(add_ln840_661_reg_64497);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53883:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49180_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53883 | assign sext_ln840_580_fu_24447_p1 = grp_fu_49180_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53885:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49189_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53885 | assign sext_ln840_581_fu_24450_p1 = grp_fu_49189_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53887:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,332] 53887 | assign sext_ln840_582_fu_27847_p1 = $signed(add_ln840_665_reg_64502);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53889:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51570_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53889 | assign sext_ln840_583_fu_27850_p1 = grp_fu_51570_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53891:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51579_p3' generates 10 bits.
[2025-10-21 18:09:33,332] 53891 | assign sext_ln840_585_fu_27853_p1 = grp_fu_51579_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53893:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,332] 53893 | assign sext_ln840_586_fu_27862_p1 = $signed(add_ln840_669_fu_27856_p2);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53895:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,332] 53895 | assign sext_ln840_587_fu_27872_p1 = $signed(add_ln840_670_fu_27866_p2);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53897:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51623_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53897 | assign sext_ln840_590_fu_27882_p1 = grp_fu_51623_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53899:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49243_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53899 | assign sext_ln840_591_fu_24487_p1 = grp_fu_49243_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53901:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49252_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53901 | assign sext_ln840_592_fu_24490_p1 = grp_fu_49252_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53903:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,332] 53903 | assign sext_ln840_593_fu_27890_p1 = $signed(add_ln840_677_reg_64522);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53905:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49225_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53905 | assign sext_ln840_594_fu_24499_p1 = grp_fu_49225_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53907:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49234_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53907 | assign sext_ln840_595_fu_24502_p1 = grp_fu_49234_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53909:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,332] 53909 | assign sext_ln840_596_fu_27899_p1 = $signed(add_ln840_681_reg_64527);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53911:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51605_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53911 | assign sext_ln840_597_fu_27902_p1 = grp_fu_51605_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53913:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51614_p3' generates 10 bits.
[2025-10-21 18:09:33,332] 53913 | assign sext_ln840_599_fu_27905_p1 = grp_fu_51614_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53915:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47479_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53915 | assign sext_ln840_59_fu_22556_p1 = grp_fu_47479_p3;
[2025-10-21 18:09:33,332]       |                                  ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53917:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,332] 53917 | assign sext_ln840_5_fu_25733_p1 = $signed(add_ln840_5_reg_63472);
[2025-10-21 18:09:33,332]       |                                 ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53919:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,332] 53919 | assign sext_ln840_600_fu_27914_p1 = $signed(add_ln840_685_fu_27908_p2);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53921:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,332] 53921 | assign sext_ln840_601_fu_27924_p1 = $signed(add_ln840_686_fu_27918_p2);
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53923:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51658_p3' generates 9 bits.
[2025-10-21 18:09:33,332] 53923 | assign sext_ln840_604_fu_27934_p1 = grp_fu_51658_p3;
[2025-10-21 18:09:33,332]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53925:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49288_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53925 | assign sext_ln840_605_fu_24539_p1 = grp_fu_49288_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53927:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49297_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53927 | assign sext_ln840_606_fu_24542_p1 = grp_fu_49297_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53929:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,333] 53929 | assign sext_ln840_607_fu_27942_p1 = $signed(add_ln840_693_reg_64547);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53931:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49270_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53931 | assign sext_ln840_608_fu_24551_p1 = grp_fu_49270_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53933:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49279_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53933 | assign sext_ln840_609_fu_24554_p1 = grp_fu_49279_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53935:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47488_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53935 | assign sext_ln840_60_fu_22559_p1 = grp_fu_47488_p3;
[2025-10-21 18:09:33,333]       |                                  ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53937:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,333] 53937 | assign sext_ln840_610_fu_27951_p1 = $signed(add_ln840_697_reg_64552);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53939:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51640_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53939 | assign sext_ln840_611_fu_27954_p1 = grp_fu_51640_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53941:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51649_p3' generates 10 bits.
[2025-10-21 18:09:33,333] 53941 | assign sext_ln840_613_fu_27957_p1 = grp_fu_51649_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53943:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,333] 53943 | assign sext_ln840_614_fu_27966_p1 = $signed(add_ln840_701_fu_27960_p2);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53945:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,333] 53945 | assign sext_ln840_615_fu_27976_p1 = $signed(add_ln840_702_fu_27970_p2);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53947:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51693_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53947 | assign sext_ln840_618_fu_27986_p1 = grp_fu_51693_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53949:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49333_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53949 | assign sext_ln840_619_fu_24591_p1 = grp_fu_49333_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53951:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,333] 53951 | assign sext_ln840_61_fu_25929_p1 = $signed(add_ln840_69_reg_63572);
[2025-10-21 18:09:33,333]       |                                  ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53953:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49342_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53953 | assign sext_ln840_620_fu_24594_p1 = grp_fu_49342_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53955:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,333] 53955 | assign sext_ln840_621_fu_27994_p1 = $signed(add_ln840_709_reg_64572);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53957:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49315_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53957 | assign sext_ln840_622_fu_24603_p1 = grp_fu_49315_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53959:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49324_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53959 | assign sext_ln840_623_fu_24606_p1 = grp_fu_49324_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53961:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,333] 53961 | assign sext_ln840_624_fu_28003_p1 = $signed(add_ln840_713_reg_64577);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53963:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51675_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53963 | assign sext_ln840_625_fu_28006_p1 = grp_fu_51675_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53965:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51684_p3' generates 10 bits.
[2025-10-21 18:09:33,333] 53965 | assign sext_ln840_627_fu_28009_p1 = grp_fu_51684_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53967:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,333] 53967 | assign sext_ln840_628_fu_28018_p1 = $signed(add_ln840_717_fu_28012_p2);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53969:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,333] 53969 | assign sext_ln840_629_fu_28028_p1 = $signed(add_ln840_718_fu_28022_p2);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53971:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47461_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53971 | assign sext_ln840_62_fu_22568_p1 = grp_fu_47461_p3;
[2025-10-21 18:09:33,333]       |                                  ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53973:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51728_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53973 | assign sext_ln840_632_fu_28038_p1 = grp_fu_51728_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53975:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49378_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53975 | assign sext_ln840_633_fu_24643_p1 = grp_fu_49378_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53977:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49387_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53977 | assign sext_ln840_634_fu_24646_p1 = grp_fu_49387_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53979:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,333] 53979 | assign sext_ln840_635_fu_28046_p1 = $signed(add_ln840_725_reg_64597);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53981:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49360_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53981 | assign sext_ln840_636_fu_24655_p1 = grp_fu_49360_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53983:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49369_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53983 | assign sext_ln840_637_fu_24658_p1 = grp_fu_49369_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53985:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,333] 53985 | assign sext_ln840_638_fu_28055_p1 = $signed(add_ln840_729_reg_64602);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53987:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51710_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53987 | assign sext_ln840_639_fu_28058_p1 = grp_fu_51710_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53989:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47470_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53989 | assign sext_ln840_63_fu_22571_p1 = grp_fu_47470_p3;
[2025-10-21 18:09:33,333]       |                                  ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53991:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51719_p3' generates 10 bits.
[2025-10-21 18:09:33,333] 53991 | assign sext_ln840_641_fu_28061_p1 = grp_fu_51719_p3;
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53993:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,333] 53993 | assign sext_ln840_642_fu_28070_p1 = $signed(add_ln840_733_fu_28064_p2);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53995:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,333] 53995 | assign sext_ln840_643_fu_28080_p1 = $signed(add_ln840_734_fu_28074_p2);
[2025-10-21 18:09:33,333]       |                                   ^
[2025-10-21 18:09:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53997:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51763_p3' generates 9 bits.
[2025-10-21 18:09:33,333] 53997 | assign sext_ln840_646_fu_28090_p1 = grp_fu_51763_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:53999:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49423_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 53999 | assign sext_ln840_647_fu_24695_p1 = grp_fu_49423_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54001:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49432_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54001 | assign sext_ln840_648_fu_24698_p1 = grp_fu_49432_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54003:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,334] 54003 | assign sext_ln840_649_fu_28098_p1 = $signed(add_ln840_741_reg_64622);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54005:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,334] 54005 | assign sext_ln840_64_fu_25938_p1 = $signed(add_ln840_73_reg_63577);
[2025-10-21 18:09:33,334]       |                                  ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54007:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49405_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54007 | assign sext_ln840_650_fu_24707_p1 = grp_fu_49405_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54009:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49414_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54009 | assign sext_ln840_651_fu_24710_p1 = grp_fu_49414_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54011:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,334] 54011 | assign sext_ln840_652_fu_28107_p1 = $signed(add_ln840_745_reg_64627);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54013:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51745_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54013 | assign sext_ln840_653_fu_28110_p1 = grp_fu_51745_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54015:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51754_p3' generates 10 bits.
[2025-10-21 18:09:33,334] 54015 | assign sext_ln840_655_fu_28113_p1 = grp_fu_51754_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54017:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,334] 54017 | assign sext_ln840_656_fu_28122_p1 = $signed(add_ln840_749_fu_28116_p2);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54019:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,334] 54019 | assign sext_ln840_657_fu_28132_p1 = $signed(add_ln840_750_fu_28126_p2);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54021:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50323_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54021 | assign sext_ln840_65_fu_25941_p1 = grp_fu_50323_p3;
[2025-10-21 18:09:33,334]       |                                  ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54023:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51798_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54023 | assign sext_ln840_660_fu_28142_p1 = grp_fu_51798_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54025:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49468_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54025 | assign sext_ln840_661_fu_24747_p1 = grp_fu_49468_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54027:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49477_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54027 | assign sext_ln840_662_fu_24750_p1 = grp_fu_49477_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54029:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,334] 54029 | assign sext_ln840_663_fu_28150_p1 = $signed(add_ln840_757_reg_64647);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54031:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49450_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54031 | assign sext_ln840_664_fu_24759_p1 = grp_fu_49450_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54033:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49459_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54033 | assign sext_ln840_665_fu_24762_p1 = grp_fu_49459_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54035:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,334] 54035 | assign sext_ln840_666_fu_28159_p1 = $signed(add_ln840_761_reg_64652);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54037:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51780_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54037 | assign sext_ln840_667_fu_28162_p1 = grp_fu_51780_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54039:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51789_p3' generates 10 bits.
[2025-10-21 18:09:33,334] 54039 | assign sext_ln840_669_fu_28165_p1 = grp_fu_51789_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54041:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,334] 54041 | assign sext_ln840_670_fu_28174_p1 = $signed(add_ln840_765_fu_28168_p2);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54043:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,334] 54043 | assign sext_ln840_671_fu_28184_p1 = $signed(add_ln840_766_fu_28178_p2);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54045:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51833_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54045 | assign sext_ln840_674_fu_28194_p1 = grp_fu_51833_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54047:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49513_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54047 | assign sext_ln840_675_fu_24799_p1 = grp_fu_49513_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54049:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49522_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54049 | assign sext_ln840_676_fu_24802_p1 = grp_fu_49522_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54051:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,334] 54051 | assign sext_ln840_677_fu_28202_p1 = $signed(add_ln840_773_reg_64672);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54053:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49495_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54053 | assign sext_ln840_678_fu_24811_p1 = grp_fu_49495_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54055:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49504_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54055 | assign sext_ln840_679_fu_24814_p1 = grp_fu_49504_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54057:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50332_p3' generates 10 bits.
[2025-10-21 18:09:33,334] 54057 | assign sext_ln840_67_fu_25944_p1 = grp_fu_50332_p3;
[2025-10-21 18:09:33,334]       |                                  ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54059:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,334] 54059 | assign sext_ln840_680_fu_28211_p1 = $signed(add_ln840_777_reg_64677);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54061:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51815_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54061 | assign sext_ln840_681_fu_28214_p1 = grp_fu_51815_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54063:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51824_p3' generates 10 bits.
[2025-10-21 18:09:33,334] 54063 | assign sext_ln840_683_fu_28217_p1 = grp_fu_51824_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54065:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,334] 54065 | assign sext_ln840_684_fu_28226_p1 = $signed(add_ln840_781_fu_28220_p2);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54067:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,334] 54067 | assign sext_ln840_685_fu_28236_p1 = $signed(add_ln840_782_fu_28230_p2);
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54069:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51868_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54069 | assign sext_ln840_688_fu_28246_p1 = grp_fu_51868_p3;
[2025-10-21 18:09:33,334]       |                                   ^
[2025-10-21 18:09:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54071:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49558_p3' generates 9 bits.
[2025-10-21 18:09:33,334] 54071 | assign sext_ln840_689_fu_24851_p1 = grp_fu_49558_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54073:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,335] 54073 | assign sext_ln840_68_fu_25953_p1 = $signed(add_ln840_77_fu_25947_p2);
[2025-10-21 18:09:33,335]       |                                  ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54075:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49567_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54075 | assign sext_ln840_690_fu_24854_p1 = grp_fu_49567_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54077:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,335] 54077 | assign sext_ln840_691_fu_28254_p1 = $signed(add_ln840_789_reg_64697);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54079:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49540_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54079 | assign sext_ln840_692_fu_24863_p1 = grp_fu_49540_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54081:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49549_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54081 | assign sext_ln840_693_fu_24866_p1 = grp_fu_49549_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54083:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,335] 54083 | assign sext_ln840_694_fu_28263_p1 = $signed(add_ln840_793_reg_64702);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54085:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51850_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54085 | assign sext_ln840_695_fu_28266_p1 = grp_fu_51850_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54087:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51859_p3' generates 10 bits.
[2025-10-21 18:09:33,335] 54087 | assign sext_ln840_697_fu_28269_p1 = grp_fu_51859_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54089:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,335] 54089 | assign sext_ln840_698_fu_28278_p1 = $signed(add_ln840_797_fu_28272_p2);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54091:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,335] 54091 | assign sext_ln840_699_fu_28288_p1 = $signed(add_ln840_798_fu_28282_p2);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54093:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,335] 54093 | assign sext_ln840_69_fu_25963_p1 = $signed(add_ln840_78_fu_25957_p2);
[2025-10-21 18:09:33,335]       |                                  ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54095:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47245_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54095 | assign sext_ln840_6_fu_22396_p1 = grp_fu_47245_p3;
[2025-10-21 18:09:33,335]       |                                 ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54097:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51903_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54097 | assign sext_ln840_702_fu_28298_p1 = grp_fu_51903_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54099:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49603_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54099 | assign sext_ln840_703_fu_24903_p1 = grp_fu_49603_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54101:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49612_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54101 | assign sext_ln840_704_fu_24906_p1 = grp_fu_49612_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54103:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,335] 54103 | assign sext_ln840_705_fu_28306_p1 = $signed(add_ln840_805_reg_64722);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54105:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49585_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54105 | assign sext_ln840_706_fu_24915_p1 = grp_fu_49585_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54107:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49594_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54107 | assign sext_ln840_707_fu_24918_p1 = grp_fu_49594_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54109:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,335] 54109 | assign sext_ln840_708_fu_28315_p1 = $signed(add_ln840_809_reg_64727);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54111:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51885_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54111 | assign sext_ln840_709_fu_28318_p1 = grp_fu_51885_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54113:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51894_p3' generates 10 bits.
[2025-10-21 18:09:33,335] 54113 | assign sext_ln840_711_fu_28321_p1 = grp_fu_51894_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54115:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,335] 54115 | assign sext_ln840_712_fu_28330_p1 = $signed(add_ln840_813_fu_28324_p2);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54117:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,335] 54117 | assign sext_ln840_713_fu_28340_p1 = $signed(add_ln840_814_fu_28334_p2);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54119:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51938_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54119 | assign sext_ln840_716_fu_28350_p1 = grp_fu_51938_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54121:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49648_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54121 | assign sext_ln840_717_fu_24955_p1 = grp_fu_49648_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54123:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49657_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54123 | assign sext_ln840_718_fu_24958_p1 = grp_fu_49657_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54125:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,335] 54125 | assign sext_ln840_719_fu_28358_p1 = $signed(add_ln840_821_reg_64747);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54127:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49630_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54127 | assign sext_ln840_720_fu_24967_p1 = grp_fu_49630_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54129:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49639_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54129 | assign sext_ln840_721_fu_24970_p1 = grp_fu_49639_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54131:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,335] 54131 | assign sext_ln840_722_fu_28367_p1 = $signed(add_ln840_825_reg_64752);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54133:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51920_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54133 | assign sext_ln840_723_fu_28370_p1 = grp_fu_51920_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54135:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51929_p3' generates 10 bits.
[2025-10-21 18:09:33,335] 54135 | assign sext_ln840_725_fu_28373_p1 = grp_fu_51929_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54137:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,335] 54137 | assign sext_ln840_726_fu_28382_p1 = $signed(add_ln840_829_fu_28376_p2);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54139:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,335] 54139 | assign sext_ln840_727_fu_28392_p1 = $signed(add_ln840_830_fu_28386_p2);
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54141:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51973_p3' generates 9 bits.
[2025-10-21 18:09:33,335] 54141 | assign sext_ln840_730_fu_28402_p1 = grp_fu_51973_p3;
[2025-10-21 18:09:33,335]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54143:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49693_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54143 | assign sext_ln840_731_fu_25007_p1 = grp_fu_49693_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54145:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49702_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54145 | assign sext_ln840_732_fu_25010_p1 = grp_fu_49702_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54147:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,336] 54147 | assign sext_ln840_733_fu_28410_p1 = $signed(add_ln840_837_reg_64772);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54149:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49675_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54149 | assign sext_ln840_734_fu_25019_p1 = grp_fu_49675_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54151:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49684_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54151 | assign sext_ln840_735_fu_25022_p1 = grp_fu_49684_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54153:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,336] 54153 | assign sext_ln840_736_fu_28419_p1 = $signed(add_ln840_841_reg_64777);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54155:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51955_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54155 | assign sext_ln840_737_fu_28422_p1 = grp_fu_51955_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54157:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51964_p3' generates 10 bits.
[2025-10-21 18:09:33,336] 54157 | assign sext_ln840_739_fu_28425_p1 = grp_fu_51964_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54159:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47533_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54159 | assign sext_ln840_73_fu_22599_p1 = grp_fu_47533_p3;
[2025-10-21 18:09:33,336]       |                                  ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54161:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,336] 54161 | assign sext_ln840_740_fu_28434_p1 = $signed(add_ln840_845_fu_28428_p2);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54163:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,336] 54163 | assign sext_ln840_741_fu_28444_p1 = $signed(add_ln840_846_fu_28438_p2);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54165:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52008_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54165 | assign sext_ln840_744_fu_28454_p1 = grp_fu_52008_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54167:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49738_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54167 | assign sext_ln840_745_fu_25059_p1 = grp_fu_49738_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54169:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49747_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54169 | assign sext_ln840_746_fu_25062_p1 = grp_fu_49747_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54171:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,336] 54171 | assign sext_ln840_747_fu_28462_p1 = $signed(add_ln840_853_reg_64797);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54173:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49720_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54173 | assign sext_ln840_748_fu_25071_p1 = grp_fu_49720_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54175:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49729_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54175 | assign sext_ln840_749_fu_25074_p1 = grp_fu_49729_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54177:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47542_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54177 | assign sext_ln840_74_fu_22602_p1 = grp_fu_47542_p3;
[2025-10-21 18:09:33,336]       |                                  ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54179:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,336] 54179 | assign sext_ln840_750_fu_28471_p1 = $signed(add_ln840_857_reg_64802);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54181:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51990_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54181 | assign sext_ln840_751_fu_28474_p1 = grp_fu_51990_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54183:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_51999_p3' generates 10 bits.
[2025-10-21 18:09:33,336] 54183 | assign sext_ln840_753_fu_28477_p1 = grp_fu_51999_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54185:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,336] 54185 | assign sext_ln840_754_fu_28486_p1 = $signed(add_ln840_861_fu_28480_p2);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54187:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,336] 54187 | assign sext_ln840_755_fu_28496_p1 = $signed(add_ln840_862_fu_28490_p2);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54189:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52043_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54189 | assign sext_ln840_758_fu_28506_p1 = grp_fu_52043_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54191:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49783_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54191 | assign sext_ln840_759_fu_25111_p1 = grp_fu_49783_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54193:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,336] 54193 | assign sext_ln840_75_fu_25978_p1 = $signed(add_ln840_85_reg_63597);
[2025-10-21 18:09:33,336]       |                                  ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54195:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49792_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54195 | assign sext_ln840_760_fu_25114_p1 = grp_fu_49792_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54197:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,336] 54197 | assign sext_ln840_761_fu_28514_p1 = $signed(add_ln840_869_reg_64822);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54199:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49765_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54199 | assign sext_ln840_762_fu_25123_p1 = grp_fu_49765_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54201:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49774_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54201 | assign sext_ln840_763_fu_25126_p1 = grp_fu_49774_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54203:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,336] 54203 | assign sext_ln840_764_fu_28523_p1 = $signed(add_ln840_873_reg_64827);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54205:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52025_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54205 | assign sext_ln840_765_fu_28526_p1 = grp_fu_52025_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54207:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52034_p3' generates 10 bits.
[2025-10-21 18:09:33,336] 54207 | assign sext_ln840_767_fu_28529_p1 = grp_fu_52034_p3;
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54209:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,336] 54209 | assign sext_ln840_768_fu_28538_p1 = $signed(add_ln840_877_fu_28532_p2);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54211:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,336] 54211 | assign sext_ln840_769_fu_28548_p1 = $signed(add_ln840_878_fu_28542_p2);
[2025-10-21 18:09:33,336]       |                                   ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54213:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47515_p3' generates 9 bits.
[2025-10-21 18:09:33,336] 54213 | assign sext_ln840_76_fu_22611_p1 = grp_fu_47515_p3;
[2025-10-21 18:09:33,336]       |                                  ^
[2025-10-21 18:09:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54215:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52078_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54215 | assign sext_ln840_772_fu_28558_p1 = grp_fu_52078_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54217:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49828_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54217 | assign sext_ln840_773_fu_25163_p1 = grp_fu_49828_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54219:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49837_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54219 | assign sext_ln840_774_fu_25166_p1 = grp_fu_49837_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54221:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,337] 54221 | assign sext_ln840_775_fu_28566_p1 = $signed(add_ln840_885_reg_64847);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54223:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49810_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54223 | assign sext_ln840_776_fu_25175_p1 = grp_fu_49810_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54225:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49819_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54225 | assign sext_ln840_777_fu_25178_p1 = grp_fu_49819_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54227:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,337] 54227 | assign sext_ln840_778_fu_28575_p1 = $signed(add_ln840_889_reg_64852);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54229:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52060_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54229 | assign sext_ln840_779_fu_28578_p1 = grp_fu_52060_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54231:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47524_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54231 | assign sext_ln840_77_fu_22614_p1 = grp_fu_47524_p3;
[2025-10-21 18:09:33,337]       |                                  ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54233:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52069_p3' generates 10 bits.
[2025-10-21 18:09:33,337] 54233 | assign sext_ln840_781_fu_28581_p1 = grp_fu_52069_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54235:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,337] 54235 | assign sext_ln840_782_fu_28590_p1 = $signed(add_ln840_893_fu_28584_p2);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54237:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,337] 54237 | assign sext_ln840_783_fu_28600_p1 = $signed(add_ln840_894_fu_28594_p2);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54239:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52113_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54239 | assign sext_ln840_786_fu_28610_p1 = grp_fu_52113_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54241:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49873_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54241 | assign sext_ln840_787_fu_25215_p1 = grp_fu_49873_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54243:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49882_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54243 | assign sext_ln840_788_fu_25218_p1 = grp_fu_49882_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54245:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,337] 54245 | assign sext_ln840_789_fu_28618_p1 = $signed(add_ln840_901_reg_64872);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54247:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,337] 54247 | assign sext_ln840_78_fu_25987_p1 = $signed(add_ln840_89_reg_63602);
[2025-10-21 18:09:33,337]       |                                  ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54249:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49855_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54249 | assign sext_ln840_790_fu_25227_p1 = grp_fu_49855_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54251:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49864_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54251 | assign sext_ln840_791_fu_25230_p1 = grp_fu_49864_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54253:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,337] 54253 | assign sext_ln840_792_fu_28627_p1 = $signed(add_ln840_905_reg_64877);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54255:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52095_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54255 | assign sext_ln840_793_fu_28630_p1 = grp_fu_52095_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54257:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52104_p3' generates 10 bits.
[2025-10-21 18:09:33,337] 54257 | assign sext_ln840_795_fu_28633_p1 = grp_fu_52104_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54259:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,337] 54259 | assign sext_ln840_796_fu_28642_p1 = $signed(add_ln840_909_fu_28636_p2);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54261:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,337] 54261 | assign sext_ln840_797_fu_28652_p1 = $signed(add_ln840_910_fu_28646_p2);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54263:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50350_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54263 | assign sext_ln840_79_fu_25990_p1 = grp_fu_50350_p3;
[2025-10-21 18:09:33,337]       |                                  ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54265:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47254_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54265 | assign sext_ln840_7_fu_22399_p1 = grp_fu_47254_p3;
[2025-10-21 18:09:33,337]       |                                 ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54267:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52148_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54267 | assign sext_ln840_800_fu_28662_p1 = grp_fu_52148_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54269:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49918_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54269 | assign sext_ln840_801_fu_25267_p1 = grp_fu_49918_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54271:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49927_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54271 | assign sext_ln840_802_fu_25270_p1 = grp_fu_49927_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54273:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,337] 54273 | assign sext_ln840_803_fu_28670_p1 = $signed(add_ln840_917_reg_64897);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54275:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49900_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54275 | assign sext_ln840_804_fu_25279_p1 = grp_fu_49900_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54277:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49909_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54277 | assign sext_ln840_805_fu_25282_p1 = grp_fu_49909_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54279:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,337] 54279 | assign sext_ln840_806_fu_28679_p1 = $signed(add_ln840_921_reg_64902);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54281:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52130_p3' generates 9 bits.
[2025-10-21 18:09:33,337] 54281 | assign sext_ln840_807_fu_28682_p1 = grp_fu_52130_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54283:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52139_p3' generates 10 bits.
[2025-10-21 18:09:33,337] 54283 | assign sext_ln840_809_fu_28685_p1 = grp_fu_52139_p3;
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54285:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,337] 54285 | assign sext_ln840_810_fu_28694_p1 = $signed(add_ln840_925_fu_28688_p2);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54287:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,337] 54287 | assign sext_ln840_811_fu_28704_p1 = $signed(add_ln840_926_fu_28698_p2);
[2025-10-21 18:09:33,337]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54289:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52183_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54289 | assign sext_ln840_814_fu_28714_p1 = grp_fu_52183_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54291:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49963_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54291 | assign sext_ln840_815_fu_25319_p1 = grp_fu_49963_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54293:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49972_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54293 | assign sext_ln840_816_fu_25322_p1 = grp_fu_49972_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54295:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,338] 54295 | assign sext_ln840_817_fu_28722_p1 = $signed(add_ln840_933_reg_64922);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54297:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49945_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54297 | assign sext_ln840_818_fu_25331_p1 = grp_fu_49945_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54299:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49954_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54299 | assign sext_ln840_819_fu_25334_p1 = grp_fu_49954_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54301:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50359_p3' generates 10 bits.
[2025-10-21 18:09:33,338] 54301 | assign sext_ln840_81_fu_25993_p1 = grp_fu_50359_p3;
[2025-10-21 18:09:33,338]       |                                  ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54303:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,338] 54303 | assign sext_ln840_820_fu_28731_p1 = $signed(add_ln840_937_reg_64927);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54305:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52165_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54305 | assign sext_ln840_821_fu_28734_p1 = grp_fu_52165_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54307:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52174_p3' generates 10 bits.
[2025-10-21 18:09:33,338] 54307 | assign sext_ln840_823_fu_28737_p1 = grp_fu_52174_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54309:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,338] 54309 | assign sext_ln840_824_fu_28746_p1 = $signed(add_ln840_941_fu_28740_p2);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54311:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,338] 54311 | assign sext_ln840_825_fu_28756_p1 = $signed(add_ln840_942_fu_28750_p2);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54313:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52218_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54313 | assign sext_ln840_828_fu_28766_p1 = grp_fu_52218_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54315:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50008_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54315 | assign sext_ln840_829_fu_25371_p1 = grp_fu_50008_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54317:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,338] 54317 | assign sext_ln840_82_fu_26002_p1 = $signed(add_ln840_93_fu_25996_p2);
[2025-10-21 18:09:33,338]       |                                  ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54319:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50017_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54319 | assign sext_ln840_830_fu_25374_p1 = grp_fu_50017_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54321:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,338] 54321 | assign sext_ln840_831_fu_28774_p1 = $signed(add_ln840_949_reg_64947);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54323:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49990_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54323 | assign sext_ln840_832_fu_25383_p1 = grp_fu_49990_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54325:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_49999_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54325 | assign sext_ln840_833_fu_25386_p1 = grp_fu_49999_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54327:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,338] 54327 | assign sext_ln840_834_fu_28783_p1 = $signed(add_ln840_953_reg_64952);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54329:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52200_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54329 | assign sext_ln840_835_fu_28786_p1 = grp_fu_52200_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54331:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52209_p3' generates 10 bits.
[2025-10-21 18:09:33,338] 54331 | assign sext_ln840_837_fu_28789_p1 = grp_fu_52209_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54333:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,338] 54333 | assign sext_ln840_838_fu_28798_p1 = $signed(add_ln840_957_fu_28792_p2);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54335:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,338] 54335 | assign sext_ln840_839_fu_28808_p1 = $signed(add_ln840_958_fu_28802_p2);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54337:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,338] 54337 | assign sext_ln840_83_fu_26012_p1 = $signed(add_ln840_94_fu_26006_p2);
[2025-10-21 18:09:33,338]       |                                  ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54339:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52253_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54339 | assign sext_ln840_842_fu_28818_p1 = grp_fu_52253_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54341:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50053_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54341 | assign sext_ln840_843_fu_25423_p1 = grp_fu_50053_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54343:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50062_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54343 | assign sext_ln840_844_fu_25426_p1 = grp_fu_50062_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54345:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,338] 54345 | assign sext_ln840_845_fu_28826_p1 = $signed(add_ln840_965_reg_64972);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54347:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50035_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54347 | assign sext_ln840_846_fu_25435_p1 = grp_fu_50035_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54349:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50044_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54349 | assign sext_ln840_847_fu_25438_p1 = grp_fu_50044_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54351:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,338] 54351 | assign sext_ln840_848_fu_28835_p1 = $signed(add_ln840_969_reg_64977);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54353:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52235_p3' generates 9 bits.
[2025-10-21 18:09:33,338] 54353 | assign sext_ln840_849_fu_28838_p1 = grp_fu_52235_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54355:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52244_p3' generates 10 bits.
[2025-10-21 18:09:33,338] 54355 | assign sext_ln840_851_fu_28841_p1 = grp_fu_52244_p3;
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54357:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,338] 54357 | assign sext_ln840_852_fu_28850_p1 = $signed(add_ln840_973_fu_28844_p2);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54359:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,338] 54359 | assign sext_ln840_853_fu_28860_p1 = $signed(add_ln840_974_fu_28854_p2);
[2025-10-21 18:09:33,338]       |                                   ^
[2025-10-21 18:09:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54361:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52288_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54361 | assign sext_ln840_856_fu_28870_p1 = grp_fu_52288_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54363:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50098_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54363 | assign sext_ln840_857_fu_25475_p1 = grp_fu_50098_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54365:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50107_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54365 | assign sext_ln840_858_fu_25478_p1 = grp_fu_50107_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54367:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,339] 54367 | assign sext_ln840_859_fu_28878_p1 = $signed(add_ln840_981_reg_64997);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54369:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50080_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54369 | assign sext_ln840_860_fu_25487_p1 = grp_fu_50080_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54371:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50089_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54371 | assign sext_ln840_861_fu_25490_p1 = grp_fu_50089_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54373:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,339] 54373 | assign sext_ln840_862_fu_28887_p1 = $signed(add_ln840_985_reg_65002);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54375:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52270_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54375 | assign sext_ln840_863_fu_28890_p1 = grp_fu_52270_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54377:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52279_p3' generates 10 bits.
[2025-10-21 18:09:33,339] 54377 | assign sext_ln840_865_fu_28893_p1 = grp_fu_52279_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54379:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,339] 54379 | assign sext_ln840_866_fu_28902_p1 = $signed(add_ln840_989_fu_28896_p2);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54381:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,339] 54381 | assign sext_ln840_867_fu_28912_p1 = $signed(add_ln840_990_fu_28906_p2);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54383:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52323_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54383 | assign sext_ln840_870_fu_28922_p1 = grp_fu_52323_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54385:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50143_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54385 | assign sext_ln840_871_fu_25527_p1 = grp_fu_50143_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54387:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50152_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54387 | assign sext_ln840_872_fu_25530_p1 = grp_fu_50152_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54389:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,339] 54389 | assign sext_ln840_873_fu_28930_p1 = $signed(add_ln840_997_reg_65022);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54391:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50125_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54391 | assign sext_ln840_874_fu_25539_p1 = grp_fu_50125_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54393:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50134_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54393 | assign sext_ln840_875_fu_25542_p1 = grp_fu_50134_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54395:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,339] 54395 | assign sext_ln840_876_fu_28939_p1 = $signed(add_ln840_1001_reg_65027);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54397:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52305_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54397 | assign sext_ln840_877_fu_28942_p1 = grp_fu_52305_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54399:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52314_p3' generates 10 bits.
[2025-10-21 18:09:33,339] 54399 | assign sext_ln840_879_fu_28945_p1 = grp_fu_52314_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54401:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47587_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54401 | assign sext_ln840_87_fu_22642_p1 = grp_fu_47587_p3;
[2025-10-21 18:09:33,339]       |                                  ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54403:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,339] 54403 | assign sext_ln840_880_fu_28954_p1 = $signed(add_ln840_1005_fu_28948_p2);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54405:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,339] 54405 | assign sext_ln840_881_fu_28964_p1 = $signed(add_ln840_1006_fu_28958_p2);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54407:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52358_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54407 | assign sext_ln840_884_fu_28974_p1 = grp_fu_52358_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54409:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50188_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54409 | assign sext_ln840_885_fu_25579_p1 = grp_fu_50188_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54411:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50197_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54411 | assign sext_ln840_886_fu_25582_p1 = grp_fu_50197_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54413:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,339] 54413 | assign sext_ln840_887_fu_28982_p1 = $signed(add_ln840_1013_reg_65047);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54415:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50170_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54415 | assign sext_ln840_888_fu_25591_p1 = grp_fu_50170_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54417:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50179_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54417 | assign sext_ln840_889_fu_25594_p1 = grp_fu_50179_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54419:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47596_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54419 | assign sext_ln840_88_fu_22645_p1 = grp_fu_47596_p3;
[2025-10-21 18:09:33,339]       |                                  ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54421:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,339] 54421 | assign sext_ln840_890_fu_28991_p1 = $signed(add_ln840_1017_reg_65052);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54423:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52340_p3' generates 9 bits.
[2025-10-21 18:09:33,339] 54423 | assign sext_ln840_891_fu_28994_p1 = grp_fu_52340_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54425:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_52349_p3' generates 10 bits.
[2025-10-21 18:09:33,339] 54425 | assign sext_ln840_893_fu_28997_p1 = grp_fu_52349_p3;
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54427:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,339] 54427 | assign sext_ln840_894_fu_29006_p1 = $signed(add_ln840_1021_fu_29000_p2);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54429:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,339] 54429 | assign sext_ln840_895_fu_29016_p1 = $signed(add_ln840_1022_fu_29010_p2);
[2025-10-21 18:09:33,339]       |                                   ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54431:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,339] 54431 | assign sext_ln840_89_fu_26027_p1 = $signed(add_ln840_101_reg_63622);
[2025-10-21 18:09:33,339]       |                                  ^
[2025-10-21 18:09:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54433:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,339] 54433 | assign sext_ln840_8_fu_25742_p1 = $signed(add_ln840_9_reg_63477);
[2025-10-21 18:09:33,339]       |                                 ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54435:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47569_p3' generates 9 bits.
[2025-10-21 18:09:33,340] 54435 | assign sext_ln840_90_fu_22654_p1 = grp_fu_47569_p3;
[2025-10-21 18:09:33,340]       |                                  ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54437:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_47578_p3' generates 9 bits.
[2025-10-21 18:09:33,340] 54437 | assign sext_ln840_91_fu_22657_p1 = grp_fu_47578_p3;
[2025-10-21 18:09:33,340]       |                                  ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54439:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-10-21 18:09:33,340] 54439 | assign sext_ln840_92_fu_26036_p1 = $signed(add_ln840_105_reg_63627);
[2025-10-21 18:09:33,340]       |                                  ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54441:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50377_p3' generates 9 bits.
[2025-10-21 18:09:33,340] 54441 | assign sext_ln840_93_fu_26039_p1 = grp_fu_50377_p3;
[2025-10-21 18:09:33,340]       |                                  ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54443:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50386_p3' generates 10 bits.
[2025-10-21 18:09:33,340] 54443 | assign sext_ln840_95_fu_26042_p1 = grp_fu_50386_p3;
[2025-10-21 18:09:33,340]       |                                  ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54445:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-10-21 18:09:33,340] 54445 | assign sext_ln840_96_fu_26051_p1 = $signed(add_ln840_109_fu_26045_p2);
[2025-10-21 18:09:33,340]       |                                  ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54447:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-10-21 18:09:33,340] 54447 | assign sext_ln840_97_fu_26061_p1 = $signed(add_ln840_110_fu_26055_p2);
[2025-10-21 18:09:33,340]       |                                  ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54449:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_50215_p3' generates 9 bits.
[2025-10-21 18:09:33,340] 54449 | assign sext_ln840_9_fu_25745_p1 = grp_fu_50215_p3;
[2025-10-21 18:09:33,340]       |                                 ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54499:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_114_fu_31084_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54499 | assign zext_ln1039_100_fu_31090_p1 = icmp_ln1039_114_fu_31084_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54501:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_115_fu_31094_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54501 | assign zext_ln1039_101_fu_31100_p1 = icmp_ln1039_115_fu_31094_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54503:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_116_fu_31104_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54503 | assign zext_ln1039_102_fu_31110_p1 = icmp_ln1039_116_fu_31104_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54505:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_117_fu_31114_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54505 | assign zext_ln1039_103_fu_31120_p1 = icmp_ln1039_117_fu_31114_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54507:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_120_fu_31268_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54507 | assign zext_ln1039_104_fu_31274_p1 = icmp_ln1039_120_fu_31268_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54509:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_121_fu_31278_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54509 | assign zext_ln1039_105_fu_31284_p1 = icmp_ln1039_121_fu_31278_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54511:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_122_fu_31288_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54511 | assign zext_ln1039_106_fu_31294_p1 = icmp_ln1039_122_fu_31288_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54513:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_123_fu_31298_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54513 | assign zext_ln1039_107_fu_31304_p1 = icmp_ln1039_123_fu_31298_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54515:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_124_fu_31308_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54515 | assign zext_ln1039_108_fu_31314_p1 = icmp_ln1039_124_fu_31308_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54517:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_125_fu_31318_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54517 | assign zext_ln1039_109_fu_31324_p1 = icmp_ln1039_125_fu_31318_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54519:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_10_fu_29146_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54519 | assign zext_ln1039_10_fu_29152_p1 = icmp_ln1039_10_fu_29146_p2;
[2025-10-21 18:09:33,340]       |                                   ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54521:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_126_fu_31328_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54521 | assign zext_ln1039_110_fu_31334_p1 = icmp_ln1039_126_fu_31328_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54523:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_127_fu_31338_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54523 | assign zext_ln1039_111_fu_31344_p1 = icmp_ln1039_127_fu_31338_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54525:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_128_fu_31348_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54525 | assign zext_ln1039_112_fu_31354_p1 = icmp_ln1039_128_fu_31348_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54527:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_129_fu_31358_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54527 | assign zext_ln1039_113_fu_31364_p1 = icmp_ln1039_129_fu_31358_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54529:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_130_fu_31368_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54529 | assign zext_ln1039_114_fu_31374_p1 = icmp_ln1039_130_fu_31368_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54531:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_131_fu_31378_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54531 | assign zext_ln1039_115_fu_31384_p1 = icmp_ln1039_131_fu_31378_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54533:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_132_fu_31388_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54533 | assign zext_ln1039_116_fu_31394_p1 = icmp_ln1039_132_fu_31388_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54535:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_135_fu_31542_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54535 | assign zext_ln1039_117_fu_31548_p1 = icmp_ln1039_135_fu_31542_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54537:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_136_fu_31552_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54537 | assign zext_ln1039_118_fu_31558_p1 = icmp_ln1039_136_fu_31552_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54539:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_137_fu_31562_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54539 | assign zext_ln1039_119_fu_31568_p1 = icmp_ln1039_137_fu_31562_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54541:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_11_fu_29156_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54541 | assign zext_ln1039_11_fu_29162_p1 = icmp_ln1039_11_fu_29156_p2;
[2025-10-21 18:09:33,340]       |                                   ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54543:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_138_fu_31572_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54543 | assign zext_ln1039_120_fu_31578_p1 = icmp_ln1039_138_fu_31572_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54545:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_139_fu_31582_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54545 | assign zext_ln1039_121_fu_31588_p1 = icmp_ln1039_139_fu_31582_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54547:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_140_fu_31592_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54547 | assign zext_ln1039_122_fu_31598_p1 = icmp_ln1039_140_fu_31592_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54549:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_141_fu_31602_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54549 | assign zext_ln1039_123_fu_31608_p1 = icmp_ln1039_141_fu_31602_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54551:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_142_fu_31612_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54551 | assign zext_ln1039_124_fu_31618_p1 = icmp_ln1039_142_fu_31612_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54553:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_143_fu_31622_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54553 | assign zext_ln1039_125_fu_31628_p1 = icmp_ln1039_143_fu_31622_p2;
[2025-10-21 18:09:33,340]       |                                    ^
[2025-10-21 18:09:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54555:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_144_fu_31632_p2' generates 1 bits.
[2025-10-21 18:09:33,340] 54555 | assign zext_ln1039_126_fu_31638_p1 = icmp_ln1039_144_fu_31632_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54557:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_145_fu_31642_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54557 | assign zext_ln1039_127_fu_31648_p1 = icmp_ln1039_145_fu_31642_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54559:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_146_fu_31652_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54559 | assign zext_ln1039_128_fu_31658_p1 = icmp_ln1039_146_fu_31652_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54561:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_147_fu_31662_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54561 | assign zext_ln1039_129_fu_31668_p1 = icmp_ln1039_147_fu_31662_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54563:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_12_fu_29166_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54563 | assign zext_ln1039_12_fu_29172_p1 = icmp_ln1039_12_fu_29166_p2;
[2025-10-21 18:09:33,341]       |                                   ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54565:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_150_fu_31816_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54565 | assign zext_ln1039_130_fu_31822_p1 = icmp_ln1039_150_fu_31816_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54567:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_151_fu_31826_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54567 | assign zext_ln1039_131_fu_31832_p1 = icmp_ln1039_151_fu_31826_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54569:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_152_fu_31836_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54569 | assign zext_ln1039_132_fu_31842_p1 = icmp_ln1039_152_fu_31836_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54571:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_153_fu_31846_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54571 | assign zext_ln1039_133_fu_31852_p1 = icmp_ln1039_153_fu_31846_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54573:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_154_fu_31856_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54573 | assign zext_ln1039_134_fu_31862_p1 = icmp_ln1039_154_fu_31856_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54575:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_155_fu_31866_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54575 | assign zext_ln1039_135_fu_31872_p1 = icmp_ln1039_155_fu_31866_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54577:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_156_fu_31876_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54577 | assign zext_ln1039_136_fu_31882_p1 = icmp_ln1039_156_fu_31876_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54579:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_157_fu_31886_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54579 | assign zext_ln1039_137_fu_31892_p1 = icmp_ln1039_157_fu_31886_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54581:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_158_fu_31896_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54581 | assign zext_ln1039_138_fu_31902_p1 = icmp_ln1039_158_fu_31896_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54583:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_159_fu_31906_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54583 | assign zext_ln1039_139_fu_31912_p1 = icmp_ln1039_159_fu_31906_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54585:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_15_fu_29320_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54585 | assign zext_ln1039_13_fu_29326_p1 = icmp_ln1039_15_fu_29320_p2;
[2025-10-21 18:09:33,341]       |                                   ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54587:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_160_fu_31916_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54587 | assign zext_ln1039_140_fu_31922_p1 = icmp_ln1039_160_fu_31916_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54589:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_161_fu_31926_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54589 | assign zext_ln1039_141_fu_31932_p1 = icmp_ln1039_161_fu_31926_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54591:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_162_fu_31936_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54591 | assign zext_ln1039_142_fu_31942_p1 = icmp_ln1039_162_fu_31936_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54593:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_165_fu_32100_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54593 | assign zext_ln1039_143_fu_32106_p1 = icmp_ln1039_165_fu_32100_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54595:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_166_fu_32110_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54595 | assign zext_ln1039_144_fu_32116_p1 = icmp_ln1039_166_fu_32110_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54597:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_167_fu_32120_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54597 | assign zext_ln1039_145_fu_32126_p1 = icmp_ln1039_167_fu_32120_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54599:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_168_fu_32130_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54599 | assign zext_ln1039_146_fu_32136_p1 = icmp_ln1039_168_fu_32130_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54601:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_169_fu_32140_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54601 | assign zext_ln1039_147_fu_32146_p1 = icmp_ln1039_169_fu_32140_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54603:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_170_fu_32150_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54603 | assign zext_ln1039_148_fu_32156_p1 = icmp_ln1039_170_fu_32150_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54605:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_171_fu_32160_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54605 | assign zext_ln1039_149_fu_32166_p1 = icmp_ln1039_171_fu_32160_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54607:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_16_fu_29330_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54607 | assign zext_ln1039_14_fu_29336_p1 = icmp_ln1039_16_fu_29330_p2;
[2025-10-21 18:09:33,341]       |                                   ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54609:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_172_fu_32170_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54609 | assign zext_ln1039_150_fu_32176_p1 = icmp_ln1039_172_fu_32170_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54611:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_173_fu_32180_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54611 | assign zext_ln1039_151_fu_32186_p1 = icmp_ln1039_173_fu_32180_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54613:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_174_fu_32190_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54613 | assign zext_ln1039_152_fu_32196_p1 = icmp_ln1039_174_fu_32190_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54615:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_175_fu_32200_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54615 | assign zext_ln1039_153_fu_32206_p1 = icmp_ln1039_175_fu_32200_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54617:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_176_fu_32210_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54617 | assign zext_ln1039_154_fu_32216_p1 = icmp_ln1039_176_fu_32210_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54619:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_177_fu_32220_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54619 | assign zext_ln1039_155_fu_32226_p1 = icmp_ln1039_177_fu_32220_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54621:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_180_fu_32374_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54621 | assign zext_ln1039_156_fu_32380_p1 = icmp_ln1039_180_fu_32374_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54623:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_181_fu_32384_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54623 | assign zext_ln1039_157_fu_32390_p1 = icmp_ln1039_181_fu_32384_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54625:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_182_fu_32394_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54625 | assign zext_ln1039_158_fu_32400_p1 = icmp_ln1039_182_fu_32394_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54627:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_183_fu_32404_p2' generates 1 bits.
[2025-10-21 18:09:33,341] 54627 | assign zext_ln1039_159_fu_32410_p1 = icmp_ln1039_183_fu_32404_p2;
[2025-10-21 18:09:33,341]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54629:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_17_fu_29340_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54629 | assign zext_ln1039_15_fu_29346_p1 = icmp_ln1039_17_fu_29340_p2;
[2025-10-21 18:09:33,342]       |                                   ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54631:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_184_fu_32414_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54631 | assign zext_ln1039_160_fu_32420_p1 = icmp_ln1039_184_fu_32414_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54633:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_185_fu_32424_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54633 | assign zext_ln1039_161_fu_32430_p1 = icmp_ln1039_185_fu_32424_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54635:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_186_fu_32434_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54635 | assign zext_ln1039_162_fu_32440_p1 = icmp_ln1039_186_fu_32434_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54637:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_187_fu_32444_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54637 | assign zext_ln1039_163_fu_32450_p1 = icmp_ln1039_187_fu_32444_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54639:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_188_fu_32454_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54639 | assign zext_ln1039_164_fu_32460_p1 = icmp_ln1039_188_fu_32454_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54641:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_189_fu_32464_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54641 | assign zext_ln1039_165_fu_32470_p1 = icmp_ln1039_189_fu_32464_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54643:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_190_fu_32474_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54643 | assign zext_ln1039_166_fu_32480_p1 = icmp_ln1039_190_fu_32474_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54645:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_191_fu_32484_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54645 | assign zext_ln1039_167_fu_32490_p1 = icmp_ln1039_191_fu_32484_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54647:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_192_fu_32494_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54647 | assign zext_ln1039_168_fu_32500_p1 = icmp_ln1039_192_fu_32494_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54649:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_195_fu_32648_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54649 | assign zext_ln1039_169_fu_32654_p1 = icmp_ln1039_195_fu_32648_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54651:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_18_fu_29350_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54651 | assign zext_ln1039_16_fu_29356_p1 = icmp_ln1039_18_fu_29350_p2;
[2025-10-21 18:09:33,342]       |                                   ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54653:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_196_fu_32658_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54653 | assign zext_ln1039_170_fu_32664_p1 = icmp_ln1039_196_fu_32658_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54655:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_197_fu_32668_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54655 | assign zext_ln1039_171_fu_32674_p1 = icmp_ln1039_197_fu_32668_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54657:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_198_fu_32678_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54657 | assign zext_ln1039_172_fu_32684_p1 = icmp_ln1039_198_fu_32678_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54659:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_199_fu_32688_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54659 | assign zext_ln1039_173_fu_32694_p1 = icmp_ln1039_199_fu_32688_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54661:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_200_fu_32698_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54661 | assign zext_ln1039_174_fu_32704_p1 = icmp_ln1039_200_fu_32698_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54663:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_201_fu_32708_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54663 | assign zext_ln1039_175_fu_32714_p1 = icmp_ln1039_201_fu_32708_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54665:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_202_fu_32718_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54665 | assign zext_ln1039_176_fu_32724_p1 = icmp_ln1039_202_fu_32718_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54667:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_203_fu_32728_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54667 | assign zext_ln1039_177_fu_32734_p1 = icmp_ln1039_203_fu_32728_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54669:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_204_fu_32738_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54669 | assign zext_ln1039_178_fu_32744_p1 = icmp_ln1039_204_fu_32738_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54671:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_205_fu_32748_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54671 | assign zext_ln1039_179_fu_32754_p1 = icmp_ln1039_205_fu_32748_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54673:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_19_fu_29360_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54673 | assign zext_ln1039_17_fu_29366_p1 = icmp_ln1039_19_fu_29360_p2;
[2025-10-21 18:09:33,342]       |                                   ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54675:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_206_fu_32758_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54675 | assign zext_ln1039_180_fu_32764_p1 = icmp_ln1039_206_fu_32758_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54677:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_207_fu_32768_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54677 | assign zext_ln1039_181_fu_32774_p1 = icmp_ln1039_207_fu_32768_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54679:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_210_fu_32922_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54679 | assign zext_ln1039_182_fu_32928_p1 = icmp_ln1039_210_fu_32922_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54681:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_211_fu_32932_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54681 | assign zext_ln1039_183_fu_32938_p1 = icmp_ln1039_211_fu_32932_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54683:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_212_fu_32942_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54683 | assign zext_ln1039_184_fu_32948_p1 = icmp_ln1039_212_fu_32942_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54685:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_213_fu_32952_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54685 | assign zext_ln1039_185_fu_32958_p1 = icmp_ln1039_213_fu_32952_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54687:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_214_fu_32962_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54687 | assign zext_ln1039_186_fu_32968_p1 = icmp_ln1039_214_fu_32962_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54689:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_215_fu_32972_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54689 | assign zext_ln1039_187_fu_32978_p1 = icmp_ln1039_215_fu_32972_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54691:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_216_fu_32982_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54691 | assign zext_ln1039_188_fu_32988_p1 = icmp_ln1039_216_fu_32982_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54693:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_217_fu_32992_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54693 | assign zext_ln1039_189_fu_32998_p1 = icmp_ln1039_217_fu_32992_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54695:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_20_fu_29370_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54695 | assign zext_ln1039_18_fu_29376_p1 = icmp_ln1039_20_fu_29370_p2;
[2025-10-21 18:09:33,342]       |                                   ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54697:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_218_fu_33002_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54697 | assign zext_ln1039_190_fu_33008_p1 = icmp_ln1039_218_fu_33002_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54699:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_219_fu_33012_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54699 | assign zext_ln1039_191_fu_33018_p1 = icmp_ln1039_219_fu_33012_p2;
[2025-10-21 18:09:33,342]       |                                    ^
[2025-10-21 18:09:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54701:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_220_fu_33022_p2' generates 1 bits.
[2025-10-21 18:09:33,342] 54701 | assign zext_ln1039_192_fu_33028_p1 = icmp_ln1039_220_fu_33022_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54703:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_221_fu_33032_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54703 | assign zext_ln1039_193_fu_33038_p1 = icmp_ln1039_221_fu_33032_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54705:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_222_fu_33042_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54705 | assign zext_ln1039_194_fu_33048_p1 = icmp_ln1039_222_fu_33042_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54707:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_225_fu_33196_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54707 | assign zext_ln1039_195_fu_33202_p1 = icmp_ln1039_225_fu_33196_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54709:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_226_fu_33206_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54709 | assign zext_ln1039_196_fu_33212_p1 = icmp_ln1039_226_fu_33206_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54711:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_227_fu_33216_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54711 | assign zext_ln1039_197_fu_33222_p1 = icmp_ln1039_227_fu_33216_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54713:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_228_fu_33226_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54713 | assign zext_ln1039_198_fu_33232_p1 = icmp_ln1039_228_fu_33226_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54715:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_229_fu_33236_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54715 | assign zext_ln1039_199_fu_33242_p1 = icmp_ln1039_229_fu_33236_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54717:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_21_fu_29380_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54717 | assign zext_ln1039_19_fu_29386_p1 = icmp_ln1039_21_fu_29380_p2;
[2025-10-21 18:09:33,343]       |                                   ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54719:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_1_fu_29056_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54719 | assign zext_ln1039_1_fu_29062_p1 = icmp_ln1039_1_fu_29056_p2;
[2025-10-21 18:09:33,343]       |                                  ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54721:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_230_fu_33246_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54721 | assign zext_ln1039_200_fu_33252_p1 = icmp_ln1039_230_fu_33246_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54723:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_231_fu_33256_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54723 | assign zext_ln1039_201_fu_33262_p1 = icmp_ln1039_231_fu_33256_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54725:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_232_fu_33266_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54725 | assign zext_ln1039_202_fu_33272_p1 = icmp_ln1039_232_fu_33266_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54727:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_233_fu_33276_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54727 | assign zext_ln1039_203_fu_33282_p1 = icmp_ln1039_233_fu_33276_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54729:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_234_fu_33286_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54729 | assign zext_ln1039_204_fu_33292_p1 = icmp_ln1039_234_fu_33286_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54731:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_235_fu_33296_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54731 | assign zext_ln1039_205_fu_33302_p1 = icmp_ln1039_235_fu_33296_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54733:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_236_fu_33306_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54733 | assign zext_ln1039_206_fu_33312_p1 = icmp_ln1039_236_fu_33306_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54735:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_237_fu_33316_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54735 | assign zext_ln1039_207_fu_33322_p1 = icmp_ln1039_237_fu_33316_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54737:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_240_fu_33470_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54737 | assign zext_ln1039_208_fu_33476_p1 = icmp_ln1039_240_fu_33470_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54739:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_241_fu_33480_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54739 | assign zext_ln1039_209_fu_33486_p1 = icmp_ln1039_241_fu_33480_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54741:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_22_fu_29390_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54741 | assign zext_ln1039_20_fu_29396_p1 = icmp_ln1039_22_fu_29390_p2;
[2025-10-21 18:09:33,343]       |                                   ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54743:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_242_fu_33490_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54743 | assign zext_ln1039_210_fu_33496_p1 = icmp_ln1039_242_fu_33490_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54745:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_243_fu_33500_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54745 | assign zext_ln1039_211_fu_33506_p1 = icmp_ln1039_243_fu_33500_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54747:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_244_fu_33510_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54747 | assign zext_ln1039_212_fu_33516_p1 = icmp_ln1039_244_fu_33510_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54749:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_245_fu_33520_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54749 | assign zext_ln1039_213_fu_33526_p1 = icmp_ln1039_245_fu_33520_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54751:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_254_fu_33540_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54751 | assign zext_ln1039_214_fu_33546_p1 = icmp_ln1039_254_fu_33540_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54753:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_247_fu_33550_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54753 | assign zext_ln1039_215_fu_33556_p1 = icmp_ln1039_247_fu_33550_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54755:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_248_fu_33560_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54755 | assign zext_ln1039_216_fu_33566_p1 = icmp_ln1039_248_fu_33560_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54757:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_249_fu_33570_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54757 | assign zext_ln1039_217_fu_33576_p1 = icmp_ln1039_249_fu_33570_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54759:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_250_fu_33580_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54759 | assign zext_ln1039_218_fu_33586_p1 = icmp_ln1039_250_fu_33580_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54761:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_251_fu_33590_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54761 | assign zext_ln1039_219_fu_33596_p1 = icmp_ln1039_251_fu_33590_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54763:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_23_fu_29400_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54763 | assign zext_ln1039_21_fu_29406_p1 = icmp_ln1039_23_fu_29400_p2;
[2025-10-21 18:09:33,343]       |                                   ^
[2025-10-21 18:09:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54765:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_252_fu_33600_p2' generates 1 bits.
[2025-10-21 18:09:33,343] 54765 | assign zext_ln1039_220_fu_33606_p1 = icmp_ln1039_252_fu_33600_p2;
[2025-10-21 18:09:33,343]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54767:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_255_fu_33754_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54767 | assign zext_ln1039_221_fu_33760_p1 = icmp_ln1039_255_fu_33754_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54769:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_256_fu_33764_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54769 | assign zext_ln1039_222_fu_33770_p1 = icmp_ln1039_256_fu_33764_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54771:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_257_fu_33774_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54771 | assign zext_ln1039_223_fu_33780_p1 = icmp_ln1039_257_fu_33774_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54773:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_258_fu_33784_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54773 | assign zext_ln1039_224_fu_33790_p1 = icmp_ln1039_258_fu_33784_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54775:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_259_fu_33794_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54775 | assign zext_ln1039_225_fu_33800_p1 = icmp_ln1039_259_fu_33794_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54777:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_260_fu_33804_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54777 | assign zext_ln1039_226_fu_33810_p1 = icmp_ln1039_260_fu_33804_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54779:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_261_fu_33814_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54779 | assign zext_ln1039_227_fu_33820_p1 = icmp_ln1039_261_fu_33814_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54781:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_262_fu_33824_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54781 | assign zext_ln1039_228_fu_33830_p1 = icmp_ln1039_262_fu_33824_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54783:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_263_fu_33834_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54783 | assign zext_ln1039_229_fu_33840_p1 = icmp_ln1039_263_fu_33834_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54785:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_24_fu_29410_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54785 | assign zext_ln1039_22_fu_29416_p1 = icmp_ln1039_24_fu_29410_p2;
[2025-10-21 18:09:33,344]       |                                   ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54787:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_264_fu_33844_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54787 | assign zext_ln1039_230_fu_33850_p1 = icmp_ln1039_264_fu_33844_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54789:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_265_fu_33854_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54789 | assign zext_ln1039_231_fu_33860_p1 = icmp_ln1039_265_fu_33854_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54791:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_266_fu_33864_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54791 | assign zext_ln1039_232_fu_33870_p1 = icmp_ln1039_266_fu_33864_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54793:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_267_fu_33874_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54793 | assign zext_ln1039_233_fu_33880_p1 = icmp_ln1039_267_fu_33874_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54795:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_270_fu_34028_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54795 | assign zext_ln1039_234_fu_34034_p1 = icmp_ln1039_270_fu_34028_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54797:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_271_fu_34038_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54797 | assign zext_ln1039_235_fu_34044_p1 = icmp_ln1039_271_fu_34038_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54799:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_272_fu_34048_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54799 | assign zext_ln1039_236_fu_34054_p1 = icmp_ln1039_272_fu_34048_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54801:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_273_fu_34058_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54801 | assign zext_ln1039_237_fu_34064_p1 = icmp_ln1039_273_fu_34058_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54803:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_274_fu_34068_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54803 | assign zext_ln1039_238_fu_34074_p1 = icmp_ln1039_274_fu_34068_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54805:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_275_fu_34078_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54805 | assign zext_ln1039_239_fu_34084_p1 = icmp_ln1039_275_fu_34078_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54807:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_25_fu_29420_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54807 | assign zext_ln1039_23_fu_29426_p1 = icmp_ln1039_25_fu_29420_p2;
[2025-10-21 18:09:33,344]       |                                   ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54809:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_276_fu_34088_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54809 | assign zext_ln1039_240_fu_34094_p1 = icmp_ln1039_276_fu_34088_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54811:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_277_fu_34098_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54811 | assign zext_ln1039_241_fu_34104_p1 = icmp_ln1039_277_fu_34098_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54813:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_278_fu_34108_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54813 | assign zext_ln1039_242_fu_34114_p1 = icmp_ln1039_278_fu_34108_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54815:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_279_fu_34118_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54815 | assign zext_ln1039_243_fu_34124_p1 = icmp_ln1039_279_fu_34118_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54817:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_280_fu_34128_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54817 | assign zext_ln1039_244_fu_34134_p1 = icmp_ln1039_280_fu_34128_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54819:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_281_fu_34138_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54819 | assign zext_ln1039_245_fu_34144_p1 = icmp_ln1039_281_fu_34138_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54821:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_282_fu_34148_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54821 | assign zext_ln1039_246_fu_34154_p1 = icmp_ln1039_282_fu_34148_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54823:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_285_fu_34302_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54823 | assign zext_ln1039_247_fu_34308_p1 = icmp_ln1039_285_fu_34302_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54825:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_286_fu_34312_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54825 | assign zext_ln1039_248_fu_34318_p1 = icmp_ln1039_286_fu_34312_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54827:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_287_fu_34322_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54827 | assign zext_ln1039_249_fu_34328_p1 = icmp_ln1039_287_fu_34322_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54829:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_26_fu_29430_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54829 | assign zext_ln1039_24_fu_29436_p1 = icmp_ln1039_26_fu_29430_p2;
[2025-10-21 18:09:33,344]       |                                   ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54831:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_288_fu_34332_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54831 | assign zext_ln1039_250_fu_34338_p1 = icmp_ln1039_288_fu_34332_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54833:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_289_fu_34342_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54833 | assign zext_ln1039_251_fu_34348_p1 = icmp_ln1039_289_fu_34342_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54835:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_290_fu_34352_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54835 | assign zext_ln1039_252_fu_34358_p1 = icmp_ln1039_290_fu_34352_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54837:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_291_fu_34362_p2' generates 1 bits.
[2025-10-21 18:09:33,344] 54837 | assign zext_ln1039_253_fu_34368_p1 = icmp_ln1039_291_fu_34362_p2;
[2025-10-21 18:09:33,344]       |                                    ^
[2025-10-21 18:09:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54839:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_292_fu_34372_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54839 | assign zext_ln1039_254_fu_34378_p1 = icmp_ln1039_292_fu_34372_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54841:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_293_fu_34382_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54841 | assign zext_ln1039_255_fu_34388_p1 = icmp_ln1039_293_fu_34382_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54843:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_294_fu_34392_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54843 | assign zext_ln1039_256_fu_34398_p1 = icmp_ln1039_294_fu_34392_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54845:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_295_fu_34402_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54845 | assign zext_ln1039_257_fu_34408_p1 = icmp_ln1039_295_fu_34402_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54847:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_296_fu_34412_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54847 | assign zext_ln1039_258_fu_34418_p1 = icmp_ln1039_296_fu_34412_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54849:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_297_fu_34422_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54849 | assign zext_ln1039_259_fu_34428_p1 = icmp_ln1039_297_fu_34422_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54851:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_27_fu_29440_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54851 | assign zext_ln1039_25_fu_29446_p1 = icmp_ln1039_27_fu_29440_p2;
[2025-10-21 18:09:33,345]       |                                   ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54853:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_300_fu_34576_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54853 | assign zext_ln1039_260_fu_34582_p1 = icmp_ln1039_300_fu_34576_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54855:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_301_fu_34586_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54855 | assign zext_ln1039_261_fu_34592_p1 = icmp_ln1039_301_fu_34586_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54857:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_302_fu_34596_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54857 | assign zext_ln1039_262_fu_34602_p1 = icmp_ln1039_302_fu_34596_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54859:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_303_fu_34606_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54859 | assign zext_ln1039_263_fu_34612_p1 = icmp_ln1039_303_fu_34606_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54861:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_304_fu_34616_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54861 | assign zext_ln1039_264_fu_34622_p1 = icmp_ln1039_304_fu_34616_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54863:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_305_fu_34626_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54863 | assign zext_ln1039_265_fu_34632_p1 = icmp_ln1039_305_fu_34626_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54865:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_306_fu_34636_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54865 | assign zext_ln1039_266_fu_34642_p1 = icmp_ln1039_306_fu_34636_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54867:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_307_fu_34646_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54867 | assign zext_ln1039_267_fu_34652_p1 = icmp_ln1039_307_fu_34646_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54869:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_308_fu_34656_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54869 | assign zext_ln1039_268_fu_34662_p1 = icmp_ln1039_308_fu_34656_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54871:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_309_fu_34666_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54871 | assign zext_ln1039_269_fu_34672_p1 = icmp_ln1039_309_fu_34666_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54873:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_30_fu_29594_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54873 | assign zext_ln1039_26_fu_29600_p1 = icmp_ln1039_30_fu_29594_p2;
[2025-10-21 18:09:33,345]       |                                   ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54875:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_310_fu_34676_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54875 | assign zext_ln1039_270_fu_34682_p1 = icmp_ln1039_310_fu_34676_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54877:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_311_fu_34686_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54877 | assign zext_ln1039_271_fu_34692_p1 = icmp_ln1039_311_fu_34686_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54879:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_312_fu_34696_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54879 | assign zext_ln1039_272_fu_34702_p1 = icmp_ln1039_312_fu_34696_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54881:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_315_fu_34850_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54881 | assign zext_ln1039_273_fu_34856_p1 = icmp_ln1039_315_fu_34850_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54883:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_316_fu_34860_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54883 | assign zext_ln1039_274_fu_34866_p1 = icmp_ln1039_316_fu_34860_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54885:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_317_fu_34870_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54885 | assign zext_ln1039_275_fu_34876_p1 = icmp_ln1039_317_fu_34870_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54887:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_318_fu_34880_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54887 | assign zext_ln1039_276_fu_34886_p1 = icmp_ln1039_318_fu_34880_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54889:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_319_fu_34890_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54889 | assign zext_ln1039_277_fu_34896_p1 = icmp_ln1039_319_fu_34890_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54891:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_320_fu_34900_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54891 | assign zext_ln1039_278_fu_34906_p1 = icmp_ln1039_320_fu_34900_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54893:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_321_fu_34910_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54893 | assign zext_ln1039_279_fu_34916_p1 = icmp_ln1039_321_fu_34910_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54895:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_31_fu_29604_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54895 | assign zext_ln1039_27_fu_29610_p1 = icmp_ln1039_31_fu_29604_p2;
[2025-10-21 18:09:33,345]       |                                   ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54897:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_322_fu_34920_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54897 | assign zext_ln1039_280_fu_34926_p1 = icmp_ln1039_322_fu_34920_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54899:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_323_fu_34930_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54899 | assign zext_ln1039_281_fu_34936_p1 = icmp_ln1039_323_fu_34930_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54901:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_324_fu_34940_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54901 | assign zext_ln1039_282_fu_34946_p1 = icmp_ln1039_324_fu_34940_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54903:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_325_fu_34950_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54903 | assign zext_ln1039_283_fu_34956_p1 = icmp_ln1039_325_fu_34950_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54905:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_326_fu_34960_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54905 | assign zext_ln1039_284_fu_34966_p1 = icmp_ln1039_326_fu_34960_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54907:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_327_fu_34970_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54907 | assign zext_ln1039_285_fu_34976_p1 = icmp_ln1039_327_fu_34970_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54909:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_330_fu_35124_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54909 | assign zext_ln1039_286_fu_35130_p1 = icmp_ln1039_330_fu_35124_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54911:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_331_fu_35134_p2' generates 1 bits.
[2025-10-21 18:09:33,345] 54911 | assign zext_ln1039_287_fu_35140_p1 = icmp_ln1039_331_fu_35134_p2;
[2025-10-21 18:09:33,345]       |                                    ^
[2025-10-21 18:09:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54913:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_332_fu_35144_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54913 | assign zext_ln1039_288_fu_35150_p1 = icmp_ln1039_332_fu_35144_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54915:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_333_fu_35154_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54915 | assign zext_ln1039_289_fu_35160_p1 = icmp_ln1039_333_fu_35154_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54917:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_32_fu_29614_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54917 | assign zext_ln1039_28_fu_29620_p1 = icmp_ln1039_32_fu_29614_p2;
[2025-10-21 18:09:33,346]       |                                   ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54919:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_334_fu_35164_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54919 | assign zext_ln1039_290_fu_35170_p1 = icmp_ln1039_334_fu_35164_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54921:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_335_fu_35174_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54921 | assign zext_ln1039_291_fu_35180_p1 = icmp_ln1039_335_fu_35174_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54923:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_336_fu_35184_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54923 | assign zext_ln1039_292_fu_35190_p1 = icmp_ln1039_336_fu_35184_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54925:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_337_fu_35194_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54925 | assign zext_ln1039_293_fu_35200_p1 = icmp_ln1039_337_fu_35194_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54927:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_338_fu_35204_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54927 | assign zext_ln1039_294_fu_35210_p1 = icmp_ln1039_338_fu_35204_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54929:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_339_fu_35214_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54929 | assign zext_ln1039_295_fu_35220_p1 = icmp_ln1039_339_fu_35214_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54931:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_340_fu_35224_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54931 | assign zext_ln1039_296_fu_35230_p1 = icmp_ln1039_340_fu_35224_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54933:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_341_fu_35234_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54933 | assign zext_ln1039_297_fu_35240_p1 = icmp_ln1039_341_fu_35234_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54935:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_342_fu_35244_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54935 | assign zext_ln1039_298_fu_35250_p1 = icmp_ln1039_342_fu_35244_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54937:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_345_fu_35398_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54937 | assign zext_ln1039_299_fu_35404_p1 = icmp_ln1039_345_fu_35398_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54939:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_33_fu_29624_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54939 | assign zext_ln1039_29_fu_29630_p1 = icmp_ln1039_33_fu_29624_p2;
[2025-10-21 18:09:33,346]       |                                   ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54941:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_2_fu_29066_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54941 | assign zext_ln1039_2_fu_29072_p1 = icmp_ln1039_2_fu_29066_p2;
[2025-10-21 18:09:33,346]       |                                  ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54943:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_346_fu_35408_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54943 | assign zext_ln1039_300_fu_35414_p1 = icmp_ln1039_346_fu_35408_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54945:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_347_fu_35418_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54945 | assign zext_ln1039_301_fu_35424_p1 = icmp_ln1039_347_fu_35418_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54947:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_348_fu_35428_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54947 | assign zext_ln1039_302_fu_35434_p1 = icmp_ln1039_348_fu_35428_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54949:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_349_fu_35438_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54949 | assign zext_ln1039_303_fu_35444_p1 = icmp_ln1039_349_fu_35438_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54951:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_350_fu_35448_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54951 | assign zext_ln1039_304_fu_35454_p1 = icmp_ln1039_350_fu_35448_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54953:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_351_fu_35458_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54953 | assign zext_ln1039_305_fu_35464_p1 = icmp_ln1039_351_fu_35458_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54955:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_352_fu_35468_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54955 | assign zext_ln1039_306_fu_35474_p1 = icmp_ln1039_352_fu_35468_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54957:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_353_fu_35478_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54957 | assign zext_ln1039_307_fu_35484_p1 = icmp_ln1039_353_fu_35478_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54959:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_354_fu_35488_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54959 | assign zext_ln1039_308_fu_35494_p1 = icmp_ln1039_354_fu_35488_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54961:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_355_fu_35498_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54961 | assign zext_ln1039_309_fu_35504_p1 = icmp_ln1039_355_fu_35498_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54963:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_34_fu_29634_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54963 | assign zext_ln1039_30_fu_29640_p1 = icmp_ln1039_34_fu_29634_p2;
[2025-10-21 18:09:33,346]       |                                   ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54965:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_356_fu_35508_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54965 | assign zext_ln1039_310_fu_35514_p1 = icmp_ln1039_356_fu_35508_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54967:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_357_fu_35518_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54967 | assign zext_ln1039_311_fu_35524_p1 = icmp_ln1039_357_fu_35518_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54969:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_360_fu_35672_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54969 | assign zext_ln1039_312_fu_35678_p1 = icmp_ln1039_360_fu_35672_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54971:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_361_fu_35682_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54971 | assign zext_ln1039_313_fu_35688_p1 = icmp_ln1039_361_fu_35682_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54973:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_362_fu_35692_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54973 | assign zext_ln1039_314_fu_35698_p1 = icmp_ln1039_362_fu_35692_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54975:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_363_fu_35702_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54975 | assign zext_ln1039_315_fu_35708_p1 = icmp_ln1039_363_fu_35702_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54977:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_364_fu_35712_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54977 | assign zext_ln1039_316_fu_35718_p1 = icmp_ln1039_364_fu_35712_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54979:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_365_fu_35722_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54979 | assign zext_ln1039_317_fu_35728_p1 = icmp_ln1039_365_fu_35722_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54981:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_366_fu_35732_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54981 | assign zext_ln1039_318_fu_35738_p1 = icmp_ln1039_366_fu_35732_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54983:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_367_fu_35742_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54983 | assign zext_ln1039_319_fu_35748_p1 = icmp_ln1039_367_fu_35742_p2;
[2025-10-21 18:09:33,346]       |                                    ^
[2025-10-21 18:09:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54985:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_35_fu_29644_p2' generates 1 bits.
[2025-10-21 18:09:33,346] 54985 | assign zext_ln1039_31_fu_29650_p1 = icmp_ln1039_35_fu_29644_p2;
[2025-10-21 18:09:33,347]       |                                   ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54987:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_368_fu_35752_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 54987 | assign zext_ln1039_320_fu_35758_p1 = icmp_ln1039_368_fu_35752_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54989:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_369_fu_35762_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 54989 | assign zext_ln1039_321_fu_35768_p1 = icmp_ln1039_369_fu_35762_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54991:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_370_fu_35772_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 54991 | assign zext_ln1039_322_fu_35778_p1 = icmp_ln1039_370_fu_35772_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54993:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_371_fu_35782_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 54993 | assign zext_ln1039_323_fu_35788_p1 = icmp_ln1039_371_fu_35782_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54995:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_372_fu_35792_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 54995 | assign zext_ln1039_324_fu_35798_p1 = icmp_ln1039_372_fu_35792_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54997:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_375_fu_35946_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 54997 | assign zext_ln1039_325_fu_35952_p1 = icmp_ln1039_375_fu_35946_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:54999:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_376_fu_35956_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 54999 | assign zext_ln1039_326_fu_35962_p1 = icmp_ln1039_376_fu_35956_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55001:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_377_fu_35966_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55001 | assign zext_ln1039_327_fu_35972_p1 = icmp_ln1039_377_fu_35966_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55003:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_382_fu_35986_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55003 | assign zext_ln1039_328_fu_35992_p1 = icmp_ln1039_382_fu_35986_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55005:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_379_fu_35996_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55005 | assign zext_ln1039_329_fu_36002_p1 = icmp_ln1039_379_fu_35996_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55007:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_36_fu_29654_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55007 | assign zext_ln1039_32_fu_29660_p1 = icmp_ln1039_36_fu_29654_p2;
[2025-10-21 18:09:33,347]       |                                   ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55009:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_380_fu_36006_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55009 | assign zext_ln1039_330_fu_36012_p1 = icmp_ln1039_380_fu_36006_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55011:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_381_fu_36016_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55011 | assign zext_ln1039_331_fu_36022_p1 = icmp_ln1039_381_fu_36016_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55013:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_389_fu_36036_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55013 | assign zext_ln1039_332_fu_36042_p1 = icmp_ln1039_389_fu_36036_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55015:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_383_fu_36046_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55015 | assign zext_ln1039_333_fu_36052_p1 = icmp_ln1039_383_fu_36046_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55017:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_384_fu_36056_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55017 | assign zext_ln1039_334_fu_36062_p1 = icmp_ln1039_384_fu_36056_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55019:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_385_fu_36066_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55019 | assign zext_ln1039_335_fu_36072_p1 = icmp_ln1039_385_fu_36066_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55021:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_386_fu_36076_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55021 | assign zext_ln1039_336_fu_36082_p1 = icmp_ln1039_386_fu_36076_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55023:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_387_fu_36086_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55023 | assign zext_ln1039_337_fu_36092_p1 = icmp_ln1039_387_fu_36086_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55025:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_390_fu_36240_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55025 | assign zext_ln1039_338_fu_36246_p1 = icmp_ln1039_390_fu_36240_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55027:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_391_fu_36250_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55027 | assign zext_ln1039_339_fu_36256_p1 = icmp_ln1039_391_fu_36250_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55029:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_37_fu_29664_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55029 | assign zext_ln1039_33_fu_29670_p1 = icmp_ln1039_37_fu_29664_p2;
[2025-10-21 18:09:33,347]       |                                   ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55031:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_392_fu_36260_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55031 | assign zext_ln1039_340_fu_36266_p1 = icmp_ln1039_392_fu_36260_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55033:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_393_fu_36270_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55033 | assign zext_ln1039_341_fu_36276_p1 = icmp_ln1039_393_fu_36270_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55035:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_394_fu_36280_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55035 | assign zext_ln1039_342_fu_36286_p1 = icmp_ln1039_394_fu_36280_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55037:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_395_fu_36290_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55037 | assign zext_ln1039_343_fu_36296_p1 = icmp_ln1039_395_fu_36290_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55039:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_396_fu_36300_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55039 | assign zext_ln1039_344_fu_36306_p1 = icmp_ln1039_396_fu_36300_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55041:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_397_fu_36310_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55041 | assign zext_ln1039_345_fu_36316_p1 = icmp_ln1039_397_fu_36310_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55043:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_398_fu_36320_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55043 | assign zext_ln1039_346_fu_36326_p1 = icmp_ln1039_398_fu_36320_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55045:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_399_fu_36330_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55045 | assign zext_ln1039_347_fu_36336_p1 = icmp_ln1039_399_fu_36330_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55047:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_400_fu_36340_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55047 | assign zext_ln1039_348_fu_36346_p1 = icmp_ln1039_400_fu_36340_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55049:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_401_fu_36350_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55049 | assign zext_ln1039_349_fu_36356_p1 = icmp_ln1039_401_fu_36350_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55051:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_38_fu_29674_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55051 | assign zext_ln1039_34_fu_29680_p1 = icmp_ln1039_38_fu_29674_p2;
[2025-10-21 18:09:33,347]       |                                   ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55053:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_402_fu_36360_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55053 | assign zext_ln1039_350_fu_36366_p1 = icmp_ln1039_402_fu_36360_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55055:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_405_fu_36514_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55055 | assign zext_ln1039_351_fu_36520_p1 = icmp_ln1039_405_fu_36514_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55057:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_406_fu_36524_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55057 | assign zext_ln1039_352_fu_36530_p1 = icmp_ln1039_406_fu_36524_p2;
[2025-10-21 18:09:33,347]       |                                    ^
[2025-10-21 18:09:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55059:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_419_fu_36544_p2' generates 1 bits.
[2025-10-21 18:09:33,347] 55059 | assign zext_ln1039_353_fu_36550_p1 = icmp_ln1039_419_fu_36544_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55061:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_408_fu_36554_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55061 | assign zext_ln1039_354_fu_36560_p1 = icmp_ln1039_408_fu_36554_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55063:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_409_fu_36564_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55063 | assign zext_ln1039_355_fu_36570_p1 = icmp_ln1039_409_fu_36564_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55065:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_410_fu_36574_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55065 | assign zext_ln1039_356_fu_36580_p1 = icmp_ln1039_410_fu_36574_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55067:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_411_fu_36584_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55067 | assign zext_ln1039_357_fu_36590_p1 = icmp_ln1039_411_fu_36584_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55069:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_412_fu_36594_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55069 | assign zext_ln1039_358_fu_36600_p1 = icmp_ln1039_412_fu_36594_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55071:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_413_fu_36604_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55071 | assign zext_ln1039_359_fu_36610_p1 = icmp_ln1039_413_fu_36604_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55073:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_39_fu_29684_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55073 | assign zext_ln1039_35_fu_29690_p1 = icmp_ln1039_39_fu_29684_p2;
[2025-10-21 18:09:33,348]       |                                   ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55075:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_414_fu_36614_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55075 | assign zext_ln1039_360_fu_36620_p1 = icmp_ln1039_414_fu_36614_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55077:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_415_fu_36624_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55077 | assign zext_ln1039_361_fu_36630_p1 = icmp_ln1039_415_fu_36624_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55079:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_416_fu_36634_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55079 | assign zext_ln1039_362_fu_36640_p1 = icmp_ln1039_416_fu_36634_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55081:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_417_fu_36644_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55081 | assign zext_ln1039_363_fu_36650_p1 = icmp_ln1039_417_fu_36644_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55083:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_420_fu_36798_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55083 | assign zext_ln1039_364_fu_36804_p1 = icmp_ln1039_420_fu_36798_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55085:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_421_fu_36808_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55085 | assign zext_ln1039_365_fu_36814_p1 = icmp_ln1039_421_fu_36808_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55087:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_422_fu_36818_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55087 | assign zext_ln1039_366_fu_36824_p1 = icmp_ln1039_422_fu_36818_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55089:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_423_fu_36828_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55089 | assign zext_ln1039_367_fu_36834_p1 = icmp_ln1039_423_fu_36828_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55091:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_424_fu_36838_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55091 | assign zext_ln1039_368_fu_36844_p1 = icmp_ln1039_424_fu_36838_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55093:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_425_fu_36848_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55093 | assign zext_ln1039_369_fu_36854_p1 = icmp_ln1039_425_fu_36848_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55095:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_40_fu_29694_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55095 | assign zext_ln1039_36_fu_29700_p1 = icmp_ln1039_40_fu_29694_p2;
[2025-10-21 18:09:33,348]       |                                   ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55097:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_426_fu_36858_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55097 | assign zext_ln1039_370_fu_36864_p1 = icmp_ln1039_426_fu_36858_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55099:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_427_fu_36868_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55099 | assign zext_ln1039_371_fu_36874_p1 = icmp_ln1039_427_fu_36868_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55101:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_428_fu_36878_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55101 | assign zext_ln1039_372_fu_36884_p1 = icmp_ln1039_428_fu_36878_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55103:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_429_fu_36888_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55103 | assign zext_ln1039_373_fu_36894_p1 = icmp_ln1039_429_fu_36888_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55105:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_430_fu_36898_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55105 | assign zext_ln1039_374_fu_36904_p1 = icmp_ln1039_430_fu_36898_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55107:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_431_fu_36908_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55107 | assign zext_ln1039_375_fu_36914_p1 = icmp_ln1039_431_fu_36908_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55109:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_432_fu_36918_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55109 | assign zext_ln1039_376_fu_36924_p1 = icmp_ln1039_432_fu_36918_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55111:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_435_fu_37072_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55111 | assign zext_ln1039_377_fu_37078_p1 = icmp_ln1039_435_fu_37072_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55113:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_436_fu_37082_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55113 | assign zext_ln1039_378_fu_37088_p1 = icmp_ln1039_436_fu_37082_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55115:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_437_fu_37092_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55115 | assign zext_ln1039_379_fu_37098_p1 = icmp_ln1039_437_fu_37092_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55117:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_41_fu_29704_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55117 | assign zext_ln1039_37_fu_29710_p1 = icmp_ln1039_41_fu_29704_p2;
[2025-10-21 18:09:33,348]       |                                   ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55119:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_438_fu_37102_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55119 | assign zext_ln1039_380_fu_37108_p1 = icmp_ln1039_438_fu_37102_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55121:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_439_fu_37112_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55121 | assign zext_ln1039_381_fu_37118_p1 = icmp_ln1039_439_fu_37112_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55123:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_440_fu_37122_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55123 | assign zext_ln1039_382_fu_37128_p1 = icmp_ln1039_440_fu_37122_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55125:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_441_fu_37132_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55125 | assign zext_ln1039_383_fu_37138_p1 = icmp_ln1039_441_fu_37132_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55127:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_442_fu_37142_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55127 | assign zext_ln1039_384_fu_37148_p1 = icmp_ln1039_442_fu_37142_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55129:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_443_fu_37152_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55129 | assign zext_ln1039_385_fu_37158_p1 = icmp_ln1039_443_fu_37152_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55131:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_444_fu_37162_p2' generates 1 bits.
[2025-10-21 18:09:33,348] 55131 | assign zext_ln1039_386_fu_37168_p1 = icmp_ln1039_444_fu_37162_p2;
[2025-10-21 18:09:33,348]       |                                    ^
[2025-10-21 18:09:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55133:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_445_fu_37172_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55133 | assign zext_ln1039_387_fu_37178_p1 = icmp_ln1039_445_fu_37172_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55135:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_446_fu_37182_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55135 | assign zext_ln1039_388_fu_37188_p1 = icmp_ln1039_446_fu_37182_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55137:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_447_fu_37192_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55137 | assign zext_ln1039_389_fu_37198_p1 = icmp_ln1039_447_fu_37192_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55139:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_42_fu_29714_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55139 | assign zext_ln1039_38_fu_29720_p1 = icmp_ln1039_42_fu_29714_p2;
[2025-10-21 18:09:33,349]       |                                   ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55141:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_450_fu_37356_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55141 | assign zext_ln1039_390_fu_37362_p1 = icmp_ln1039_450_fu_37356_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55143:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_451_fu_37366_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55143 | assign zext_ln1039_391_fu_37372_p1 = icmp_ln1039_451_fu_37366_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55145:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_452_fu_37376_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55145 | assign zext_ln1039_392_fu_37382_p1 = icmp_ln1039_452_fu_37376_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55147:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_453_fu_37386_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55147 | assign zext_ln1039_393_fu_37392_p1 = icmp_ln1039_453_fu_37386_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55149:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_454_fu_37396_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55149 | assign zext_ln1039_394_fu_37402_p1 = icmp_ln1039_454_fu_37396_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55151:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_455_fu_37406_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55151 | assign zext_ln1039_395_fu_37412_p1 = icmp_ln1039_455_fu_37406_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55153:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_456_fu_37416_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55153 | assign zext_ln1039_396_fu_37422_p1 = icmp_ln1039_456_fu_37416_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55155:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_457_fu_37426_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55155 | assign zext_ln1039_397_fu_37432_p1 = icmp_ln1039_457_fu_37426_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55157:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_458_fu_37436_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55157 | assign zext_ln1039_398_fu_37442_p1 = icmp_ln1039_458_fu_37436_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55159:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_459_fu_37446_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55159 | assign zext_ln1039_399_fu_37452_p1 = icmp_ln1039_459_fu_37446_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55161:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_45_fu_29878_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55161 | assign zext_ln1039_39_fu_29884_p1 = icmp_ln1039_45_fu_29878_p2;
[2025-10-21 18:09:33,349]       |                                   ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55163:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_3_fu_29076_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55163 | assign zext_ln1039_3_fu_29082_p1 = icmp_ln1039_3_fu_29076_p2;
[2025-10-21 18:09:33,349]       |                                  ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55165:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_460_fu_37456_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55165 | assign zext_ln1039_400_fu_37462_p1 = icmp_ln1039_460_fu_37456_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55167:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_461_fu_37466_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55167 | assign zext_ln1039_401_fu_37472_p1 = icmp_ln1039_461_fu_37466_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55169:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_462_fu_37476_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55169 | assign zext_ln1039_402_fu_37482_p1 = icmp_ln1039_462_fu_37476_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55171:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_465_fu_37630_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55171 | assign zext_ln1039_403_fu_37636_p1 = icmp_ln1039_465_fu_37630_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55173:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_466_fu_37640_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55173 | assign zext_ln1039_404_fu_37646_p1 = icmp_ln1039_466_fu_37640_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55175:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_467_fu_37650_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55175 | assign zext_ln1039_405_fu_37656_p1 = icmp_ln1039_467_fu_37650_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55177:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_468_fu_37660_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55177 | assign zext_ln1039_406_fu_37666_p1 = icmp_ln1039_468_fu_37660_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55179:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_469_fu_37670_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55179 | assign zext_ln1039_407_fu_37676_p1 = icmp_ln1039_469_fu_37670_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55181:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_470_fu_37680_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55181 | assign zext_ln1039_408_fu_37686_p1 = icmp_ln1039_470_fu_37680_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55183:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_471_fu_37690_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55183 | assign zext_ln1039_409_fu_37696_p1 = icmp_ln1039_471_fu_37690_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55185:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_46_fu_29888_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55185 | assign zext_ln1039_40_fu_29894_p1 = icmp_ln1039_46_fu_29888_p2;
[2025-10-21 18:09:33,349]       |                                   ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55187:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_472_fu_37700_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55187 | assign zext_ln1039_410_fu_37706_p1 = icmp_ln1039_472_fu_37700_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55189:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_473_fu_37710_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55189 | assign zext_ln1039_411_fu_37716_p1 = icmp_ln1039_473_fu_37710_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55191:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_474_fu_37720_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55191 | assign zext_ln1039_412_fu_37726_p1 = icmp_ln1039_474_fu_37720_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55193:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_475_fu_37730_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55193 | assign zext_ln1039_413_fu_37736_p1 = icmp_ln1039_475_fu_37730_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55195:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_476_fu_37740_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55195 | assign zext_ln1039_414_fu_37746_p1 = icmp_ln1039_476_fu_37740_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55197:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_477_fu_37750_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55197 | assign zext_ln1039_415_fu_37756_p1 = icmp_ln1039_477_fu_37750_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55199:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_480_fu_37904_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55199 | assign zext_ln1039_416_fu_37910_p1 = icmp_ln1039_480_fu_37904_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55201:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_481_fu_37914_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55201 | assign zext_ln1039_417_fu_37920_p1 = icmp_ln1039_481_fu_37914_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55203:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_482_fu_37924_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55203 | assign zext_ln1039_418_fu_37930_p1 = icmp_ln1039_482_fu_37924_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55205:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_483_fu_37934_p2' generates 1 bits.
[2025-10-21 18:09:33,349] 55205 | assign zext_ln1039_419_fu_37940_p1 = icmp_ln1039_483_fu_37934_p2;
[2025-10-21 18:09:33,349]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55207:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_47_fu_29898_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55207 | assign zext_ln1039_41_fu_29904_p1 = icmp_ln1039_47_fu_29898_p2;
[2025-10-21 18:09:33,350]       |                                   ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55209:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_484_fu_37944_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55209 | assign zext_ln1039_420_fu_37950_p1 = icmp_ln1039_484_fu_37944_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55211:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_485_fu_37954_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55211 | assign zext_ln1039_421_fu_37960_p1 = icmp_ln1039_485_fu_37954_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55213:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_486_fu_37964_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55213 | assign zext_ln1039_422_fu_37970_p1 = icmp_ln1039_486_fu_37964_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55215:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_487_fu_37974_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55215 | assign zext_ln1039_423_fu_37980_p1 = icmp_ln1039_487_fu_37974_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55217:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_488_fu_37984_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55217 | assign zext_ln1039_424_fu_37990_p1 = icmp_ln1039_488_fu_37984_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55219:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_489_fu_37994_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55219 | assign zext_ln1039_425_fu_38000_p1 = icmp_ln1039_489_fu_37994_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55221:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_490_fu_38004_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55221 | assign zext_ln1039_426_fu_38010_p1 = icmp_ln1039_490_fu_38004_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55223:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_491_fu_38014_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55223 | assign zext_ln1039_427_fu_38020_p1 = icmp_ln1039_491_fu_38014_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55225:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_492_fu_38024_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55225 | assign zext_ln1039_428_fu_38030_p1 = icmp_ln1039_492_fu_38024_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55227:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_495_fu_38178_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55227 | assign zext_ln1039_429_fu_38184_p1 = icmp_ln1039_495_fu_38178_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55229:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_48_fu_29908_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55229 | assign zext_ln1039_42_fu_29914_p1 = icmp_ln1039_48_fu_29908_p2;
[2025-10-21 18:09:33,350]       |                                   ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55231:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_496_fu_38188_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55231 | assign zext_ln1039_430_fu_38194_p1 = icmp_ln1039_496_fu_38188_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55233:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_497_fu_38198_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55233 | assign zext_ln1039_431_fu_38204_p1 = icmp_ln1039_497_fu_38198_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55235:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_498_fu_38208_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55235 | assign zext_ln1039_432_fu_38214_p1 = icmp_ln1039_498_fu_38208_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55237:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_499_fu_38218_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55237 | assign zext_ln1039_433_fu_38224_p1 = icmp_ln1039_499_fu_38218_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55239:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_500_fu_38228_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55239 | assign zext_ln1039_434_fu_38234_p1 = icmp_ln1039_500_fu_38228_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55241:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_501_fu_38238_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55241 | assign zext_ln1039_435_fu_38244_p1 = icmp_ln1039_501_fu_38238_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55243:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_502_fu_38248_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55243 | assign zext_ln1039_436_fu_38254_p1 = icmp_ln1039_502_fu_38248_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55245:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_503_fu_38258_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55245 | assign zext_ln1039_437_fu_38264_p1 = icmp_ln1039_503_fu_38258_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55247:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_504_fu_38268_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55247 | assign zext_ln1039_438_fu_38274_p1 = icmp_ln1039_504_fu_38268_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55249:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_505_fu_38278_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55249 | assign zext_ln1039_439_fu_38284_p1 = icmp_ln1039_505_fu_38278_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55251:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_49_fu_29918_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55251 | assign zext_ln1039_43_fu_29924_p1 = icmp_ln1039_49_fu_29918_p2;
[2025-10-21 18:09:33,350]       |                                   ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55253:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_506_fu_38288_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55253 | assign zext_ln1039_440_fu_38294_p1 = icmp_ln1039_506_fu_38288_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55255:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_507_fu_38298_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55255 | assign zext_ln1039_441_fu_38304_p1 = icmp_ln1039_507_fu_38298_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55257:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_510_fu_38452_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55257 | assign zext_ln1039_442_fu_38458_p1 = icmp_ln1039_510_fu_38452_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55259:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_511_fu_38462_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55259 | assign zext_ln1039_443_fu_38468_p1 = icmp_ln1039_511_fu_38462_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55261:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_512_fu_38472_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55261 | assign zext_ln1039_444_fu_38478_p1 = icmp_ln1039_512_fu_38472_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55263:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_513_fu_38482_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55263 | assign zext_ln1039_445_fu_38488_p1 = icmp_ln1039_513_fu_38482_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55265:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_514_fu_38492_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55265 | assign zext_ln1039_446_fu_38498_p1 = icmp_ln1039_514_fu_38492_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55267:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_515_fu_38502_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55267 | assign zext_ln1039_447_fu_38508_p1 = icmp_ln1039_515_fu_38502_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55269:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_516_fu_38512_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55269 | assign zext_ln1039_448_fu_38518_p1 = icmp_ln1039_516_fu_38512_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55271:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_517_fu_38522_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55271 | assign zext_ln1039_449_fu_38528_p1 = icmp_ln1039_517_fu_38522_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55273:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_50_fu_29928_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55273 | assign zext_ln1039_44_fu_29934_p1 = icmp_ln1039_50_fu_29928_p2;
[2025-10-21 18:09:33,350]       |                                   ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55275:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_518_fu_38532_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55275 | assign zext_ln1039_450_fu_38538_p1 = icmp_ln1039_518_fu_38532_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55277:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_519_fu_38542_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55277 | assign zext_ln1039_451_fu_38548_p1 = icmp_ln1039_519_fu_38542_p2;
[2025-10-21 18:09:33,350]       |                                    ^
[2025-10-21 18:09:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55279:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_520_fu_38552_p2' generates 1 bits.
[2025-10-21 18:09:33,350] 55279 | assign zext_ln1039_452_fu_38558_p1 = icmp_ln1039_520_fu_38552_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55281:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_521_fu_38562_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55281 | assign zext_ln1039_453_fu_38568_p1 = icmp_ln1039_521_fu_38562_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55283:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_522_fu_38572_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55283 | assign zext_ln1039_454_fu_38578_p1 = icmp_ln1039_522_fu_38572_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55285:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_525_fu_38726_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55285 | assign zext_ln1039_455_fu_38732_p1 = icmp_ln1039_525_fu_38726_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55287:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_527_fu_38746_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55287 | assign zext_ln1039_456_fu_38752_p1 = icmp_ln1039_527_fu_38746_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55289:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_539_fu_38766_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55289 | assign zext_ln1039_457_fu_38772_p1 = icmp_ln1039_539_fu_38766_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55291:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_528_fu_38776_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55291 | assign zext_ln1039_458_fu_38782_p1 = icmp_ln1039_528_fu_38776_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55293:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_529_fu_38786_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55293 | assign zext_ln1039_459_fu_38792_p1 = icmp_ln1039_529_fu_38786_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55295:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_51_fu_29938_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55295 | assign zext_ln1039_45_fu_29944_p1 = icmp_ln1039_51_fu_29938_p2;
[2025-10-21 18:09:33,351]       |                                   ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55297:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_530_fu_38796_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55297 | assign zext_ln1039_460_fu_38802_p1 = icmp_ln1039_530_fu_38796_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55299:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_531_fu_38806_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55299 | assign zext_ln1039_461_fu_38812_p1 = icmp_ln1039_531_fu_38806_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55301:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_532_fu_38816_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55301 | assign zext_ln1039_462_fu_38822_p1 = icmp_ln1039_532_fu_38816_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55303:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_533_fu_38826_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55303 | assign zext_ln1039_463_fu_38832_p1 = icmp_ln1039_533_fu_38826_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55305:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_534_fu_38836_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55305 | assign zext_ln1039_464_fu_38842_p1 = icmp_ln1039_534_fu_38836_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55307:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_535_fu_38846_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55307 | assign zext_ln1039_465_fu_38852_p1 = icmp_ln1039_535_fu_38846_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55309:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_536_fu_38856_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55309 | assign zext_ln1039_466_fu_38862_p1 = icmp_ln1039_536_fu_38856_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55311:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_537_fu_38866_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55311 | assign zext_ln1039_467_fu_38872_p1 = icmp_ln1039_537_fu_38866_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55313:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_540_fu_39020_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55313 | assign zext_ln1039_468_fu_39026_p1 = icmp_ln1039_540_fu_39020_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55315:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_541_fu_39030_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55315 | assign zext_ln1039_469_fu_39036_p1 = icmp_ln1039_541_fu_39030_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55317:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_52_fu_29948_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55317 | assign zext_ln1039_46_fu_29954_p1 = icmp_ln1039_52_fu_29948_p2;
[2025-10-21 18:09:33,351]       |                                   ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55319:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_542_fu_39040_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55319 | assign zext_ln1039_470_fu_39046_p1 = icmp_ln1039_542_fu_39040_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55321:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_543_fu_39050_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55321 | assign zext_ln1039_471_fu_39056_p1 = icmp_ln1039_543_fu_39050_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55323:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_544_fu_39060_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55323 | assign zext_ln1039_472_fu_39066_p1 = icmp_ln1039_544_fu_39060_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55325:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_545_fu_39070_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55325 | assign zext_ln1039_473_fu_39076_p1 = icmp_ln1039_545_fu_39070_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55327:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_546_fu_39080_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55327 | assign zext_ln1039_474_fu_39086_p1 = icmp_ln1039_546_fu_39080_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55329:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_547_fu_39090_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55329 | assign zext_ln1039_475_fu_39096_p1 = icmp_ln1039_547_fu_39090_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55331:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_548_fu_39100_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55331 | assign zext_ln1039_476_fu_39106_p1 = icmp_ln1039_548_fu_39100_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55333:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_549_fu_39110_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55333 | assign zext_ln1039_477_fu_39116_p1 = icmp_ln1039_549_fu_39110_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55335:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_550_fu_39120_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55335 | assign zext_ln1039_478_fu_39126_p1 = icmp_ln1039_550_fu_39120_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55337:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_551_fu_39130_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55337 | assign zext_ln1039_479_fu_39136_p1 = icmp_ln1039_551_fu_39130_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55339:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_53_fu_29958_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55339 | assign zext_ln1039_47_fu_29964_p1 = icmp_ln1039_53_fu_29958_p2;
[2025-10-21 18:09:33,351]       |                                   ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55341:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_554_fu_39150_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55341 | assign zext_ln1039_480_fu_39156_p1 = icmp_ln1039_554_fu_39150_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55343:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_555_fu_39304_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55343 | assign zext_ln1039_481_fu_39310_p1 = icmp_ln1039_555_fu_39304_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55345:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_556_fu_39314_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55345 | assign zext_ln1039_482_fu_39320_p1 = icmp_ln1039_556_fu_39314_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55347:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_557_fu_39324_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55347 | assign zext_ln1039_483_fu_39330_p1 = icmp_ln1039_557_fu_39324_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55349:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_558_fu_39334_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55349 | assign zext_ln1039_484_fu_39340_p1 = icmp_ln1039_558_fu_39334_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55351:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_559_fu_39344_p2' generates 1 bits.
[2025-10-21 18:09:33,351] 55351 | assign zext_ln1039_485_fu_39350_p1 = icmp_ln1039_559_fu_39344_p2;
[2025-10-21 18:09:33,351]       |                                    ^
[2025-10-21 18:09:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55353:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_560_fu_39354_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55353 | assign zext_ln1039_486_fu_39360_p1 = icmp_ln1039_560_fu_39354_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55355:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_561_fu_39364_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55355 | assign zext_ln1039_487_fu_39370_p1 = icmp_ln1039_561_fu_39364_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55357:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_562_fu_39374_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55357 | assign zext_ln1039_488_fu_39380_p1 = icmp_ln1039_562_fu_39374_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55359:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_563_fu_39384_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55359 | assign zext_ln1039_489_fu_39390_p1 = icmp_ln1039_563_fu_39384_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55361:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_54_fu_29968_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55361 | assign zext_ln1039_48_fu_29974_p1 = icmp_ln1039_54_fu_29968_p2;
[2025-10-21 18:09:33,352]       |                                   ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55363:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_564_fu_39394_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55363 | assign zext_ln1039_490_fu_39400_p1 = icmp_ln1039_564_fu_39394_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55365:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_565_fu_39404_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55365 | assign zext_ln1039_491_fu_39410_p1 = icmp_ln1039_565_fu_39404_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55367:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_566_fu_39414_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55367 | assign zext_ln1039_492_fu_39420_p1 = icmp_ln1039_566_fu_39414_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55369:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_567_fu_39424_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55369 | assign zext_ln1039_493_fu_39430_p1 = icmp_ln1039_567_fu_39424_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55371:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_570_fu_39578_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55371 | assign zext_ln1039_494_fu_39584_p1 = icmp_ln1039_570_fu_39578_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55373:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_571_fu_39588_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55373 | assign zext_ln1039_495_fu_39594_p1 = icmp_ln1039_571_fu_39588_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55375:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_572_fu_39598_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55375 | assign zext_ln1039_496_fu_39604_p1 = icmp_ln1039_572_fu_39598_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55377:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_573_fu_39608_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55377 | assign zext_ln1039_497_fu_39614_p1 = icmp_ln1039_573_fu_39608_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55379:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_574_fu_39618_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55379 | assign zext_ln1039_498_fu_39624_p1 = icmp_ln1039_574_fu_39618_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55381:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_575_fu_39628_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55381 | assign zext_ln1039_499_fu_39634_p1 = icmp_ln1039_575_fu_39628_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55383:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_55_fu_29978_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55383 | assign zext_ln1039_49_fu_29984_p1 = icmp_ln1039_55_fu_29978_p2;
[2025-10-21 18:09:33,352]       |                                   ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55385:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_4_fu_29086_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55385 | assign zext_ln1039_4_fu_29092_p1 = icmp_ln1039_4_fu_29086_p2;
[2025-10-21 18:09:33,352]       |                                  ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55387:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_576_fu_39638_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55387 | assign zext_ln1039_500_fu_39644_p1 = icmp_ln1039_576_fu_39638_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55389:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_577_fu_39648_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55389 | assign zext_ln1039_501_fu_39654_p1 = icmp_ln1039_577_fu_39648_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55391:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_578_fu_39658_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55391 | assign zext_ln1039_502_fu_39664_p1 = icmp_ln1039_578_fu_39658_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55393:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_579_fu_39668_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55393 | assign zext_ln1039_503_fu_39674_p1 = icmp_ln1039_579_fu_39668_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55395:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_580_fu_39678_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55395 | assign zext_ln1039_504_fu_39684_p1 = icmp_ln1039_580_fu_39678_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55397:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_581_fu_39688_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55397 | assign zext_ln1039_505_fu_39694_p1 = icmp_ln1039_581_fu_39688_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55399:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_582_fu_39698_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55399 | assign zext_ln1039_506_fu_39704_p1 = icmp_ln1039_582_fu_39698_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55401:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_585_fu_39852_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55401 | assign zext_ln1039_507_fu_39858_p1 = icmp_ln1039_585_fu_39852_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55403:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_586_fu_39862_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55403 | assign zext_ln1039_508_fu_39868_p1 = icmp_ln1039_586_fu_39862_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55405:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_587_fu_39872_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55405 | assign zext_ln1039_509_fu_39878_p1 = icmp_ln1039_587_fu_39872_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55407:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_56_fu_29988_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55407 | assign zext_ln1039_50_fu_29994_p1 = icmp_ln1039_56_fu_29988_p2;
[2025-10-21 18:09:33,352]       |                                   ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55409:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_588_fu_39882_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55409 | assign zext_ln1039_510_fu_39888_p1 = icmp_ln1039_588_fu_39882_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55411:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_589_fu_39892_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55411 | assign zext_ln1039_511_fu_39898_p1 = icmp_ln1039_589_fu_39892_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55413:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_590_fu_39902_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55413 | assign zext_ln1039_512_fu_39908_p1 = icmp_ln1039_590_fu_39902_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55415:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_591_fu_39912_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55415 | assign zext_ln1039_513_fu_39918_p1 = icmp_ln1039_591_fu_39912_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55417:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_599_fu_39932_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55417 | assign zext_ln1039_514_fu_39938_p1 = icmp_ln1039_599_fu_39932_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55419:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_593_fu_39942_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55419 | assign zext_ln1039_515_fu_39948_p1 = icmp_ln1039_593_fu_39942_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55421:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_594_fu_39952_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55421 | assign zext_ln1039_516_fu_39958_p1 = icmp_ln1039_594_fu_39952_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,352] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55423:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_595_fu_39962_p2' generates 1 bits.
[2025-10-21 18:09:33,352] 55423 | assign zext_ln1039_517_fu_39968_p1 = icmp_ln1039_595_fu_39962_p2;
[2025-10-21 18:09:33,352]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55425:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_596_fu_39972_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55425 | assign zext_ln1039_518_fu_39978_p1 = icmp_ln1039_596_fu_39972_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55427:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_597_fu_39982_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55427 | assign zext_ln1039_519_fu_39988_p1 = icmp_ln1039_597_fu_39982_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55429:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_57_fu_29998_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55429 | assign zext_ln1039_51_fu_30004_p1 = icmp_ln1039_57_fu_29998_p2;
[2025-10-21 18:09:33,353]       |                                   ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55431:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_600_fu_40136_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55431 | assign zext_ln1039_520_fu_40142_p1 = icmp_ln1039_600_fu_40136_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55433:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_601_fu_40146_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55433 | assign zext_ln1039_521_fu_40152_p1 = icmp_ln1039_601_fu_40146_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55435:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_602_fu_40156_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55435 | assign zext_ln1039_522_fu_40162_p1 = icmp_ln1039_602_fu_40156_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55437:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_603_fu_40166_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55437 | assign zext_ln1039_523_fu_40172_p1 = icmp_ln1039_603_fu_40166_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55439:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_604_fu_40176_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55439 | assign zext_ln1039_524_fu_40182_p1 = icmp_ln1039_604_fu_40176_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55441:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_605_fu_40186_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55441 | assign zext_ln1039_525_fu_40192_p1 = icmp_ln1039_605_fu_40186_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55443:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_606_fu_40196_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55443 | assign zext_ln1039_526_fu_40202_p1 = icmp_ln1039_606_fu_40196_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55445:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_607_fu_40206_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55445 | assign zext_ln1039_527_fu_40212_p1 = icmp_ln1039_607_fu_40206_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55447:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_608_fu_40216_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55447 | assign zext_ln1039_528_fu_40222_p1 = icmp_ln1039_608_fu_40216_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55449:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_609_fu_40226_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55449 | assign zext_ln1039_529_fu_40232_p1 = icmp_ln1039_609_fu_40226_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55451:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_60_fu_30152_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55451 | assign zext_ln1039_52_fu_30158_p1 = icmp_ln1039_60_fu_30152_p2;
[2025-10-21 18:09:33,353]       |                                   ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55453:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_610_fu_40236_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55453 | assign zext_ln1039_530_fu_40242_p1 = icmp_ln1039_610_fu_40236_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55455:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_611_fu_40246_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55455 | assign zext_ln1039_531_fu_40252_p1 = icmp_ln1039_611_fu_40246_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55457:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_612_fu_40256_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55457 | assign zext_ln1039_532_fu_40262_p1 = icmp_ln1039_612_fu_40256_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55459:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_615_fu_40410_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55459 | assign zext_ln1039_533_fu_40416_p1 = icmp_ln1039_615_fu_40410_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55461:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_616_fu_40420_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55461 | assign zext_ln1039_534_fu_40426_p1 = icmp_ln1039_616_fu_40420_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55463:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_617_fu_40430_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55463 | assign zext_ln1039_535_fu_40436_p1 = icmp_ln1039_617_fu_40430_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55465:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_618_fu_40440_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55465 | assign zext_ln1039_536_fu_40446_p1 = icmp_ln1039_618_fu_40440_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55467:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_619_fu_40450_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55467 | assign zext_ln1039_537_fu_40456_p1 = icmp_ln1039_619_fu_40450_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55469:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_620_fu_40460_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55469 | assign zext_ln1039_538_fu_40466_p1 = icmp_ln1039_620_fu_40460_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55471:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_621_fu_40470_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55471 | assign zext_ln1039_539_fu_40476_p1 = icmp_ln1039_621_fu_40470_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55473:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_61_fu_30162_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55473 | assign zext_ln1039_53_fu_30168_p1 = icmp_ln1039_61_fu_30162_p2;
[2025-10-21 18:09:33,353]       |                                   ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55475:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_622_fu_40480_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55475 | assign zext_ln1039_540_fu_40486_p1 = icmp_ln1039_622_fu_40480_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55477:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_623_fu_40490_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55477 | assign zext_ln1039_541_fu_40496_p1 = icmp_ln1039_623_fu_40490_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55479:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_624_fu_40500_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55479 | assign zext_ln1039_542_fu_40506_p1 = icmp_ln1039_624_fu_40500_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55481:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_625_fu_40510_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55481 | assign zext_ln1039_543_fu_40516_p1 = icmp_ln1039_625_fu_40510_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55483:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_626_fu_40520_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55483 | assign zext_ln1039_544_fu_40526_p1 = icmp_ln1039_626_fu_40520_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55485:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_627_fu_40530_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55485 | assign zext_ln1039_545_fu_40536_p1 = icmp_ln1039_627_fu_40530_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55487:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_630_fu_40684_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55487 | assign zext_ln1039_546_fu_40690_p1 = icmp_ln1039_630_fu_40684_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55489:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_631_fu_40694_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55489 | assign zext_ln1039_547_fu_40700_p1 = icmp_ln1039_631_fu_40694_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55491:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_632_fu_40704_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55491 | assign zext_ln1039_548_fu_40710_p1 = icmp_ln1039_632_fu_40704_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55493:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_633_fu_40714_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55493 | assign zext_ln1039_549_fu_40720_p1 = icmp_ln1039_633_fu_40714_p2;
[2025-10-21 18:09:33,353]       |                                    ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55495:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_62_fu_30172_p2' generates 1 bits.
[2025-10-21 18:09:33,353] 55495 | assign zext_ln1039_54_fu_30178_p1 = icmp_ln1039_62_fu_30172_p2;
[2025-10-21 18:09:33,353]       |                                   ^
[2025-10-21 18:09:33,353] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55497:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_634_fu_40724_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55497 | assign zext_ln1039_550_fu_40730_p1 = icmp_ln1039_634_fu_40724_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55499:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_635_fu_40734_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55499 | assign zext_ln1039_551_fu_40740_p1 = icmp_ln1039_635_fu_40734_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55501:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_636_fu_40744_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55501 | assign zext_ln1039_552_fu_40750_p1 = icmp_ln1039_636_fu_40744_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55503:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_637_fu_40754_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55503 | assign zext_ln1039_553_fu_40760_p1 = icmp_ln1039_637_fu_40754_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55505:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_638_fu_40764_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55505 | assign zext_ln1039_554_fu_40770_p1 = icmp_ln1039_638_fu_40764_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55507:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_639_fu_40774_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55507 | assign zext_ln1039_555_fu_40780_p1 = icmp_ln1039_639_fu_40774_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55509:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_640_fu_40784_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55509 | assign zext_ln1039_556_fu_40790_p1 = icmp_ln1039_640_fu_40784_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55511:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_641_fu_40794_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55511 | assign zext_ln1039_557_fu_40800_p1 = icmp_ln1039_641_fu_40794_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55513:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_642_fu_40804_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55513 | assign zext_ln1039_558_fu_40810_p1 = icmp_ln1039_642_fu_40804_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55515:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_645_fu_40958_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55515 | assign zext_ln1039_559_fu_40964_p1 = icmp_ln1039_645_fu_40958_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55517:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_63_fu_30182_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55517 | assign zext_ln1039_55_fu_30188_p1 = icmp_ln1039_63_fu_30182_p2;
[2025-10-21 18:09:33,354]       |                                   ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55519:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_646_fu_40968_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55519 | assign zext_ln1039_560_fu_40974_p1 = icmp_ln1039_646_fu_40968_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55521:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_647_fu_40978_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55521 | assign zext_ln1039_561_fu_40984_p1 = icmp_ln1039_647_fu_40978_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55523:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_648_fu_40988_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55523 | assign zext_ln1039_562_fu_40994_p1 = icmp_ln1039_648_fu_40988_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55525:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_649_fu_40998_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55525 | assign zext_ln1039_563_fu_41004_p1 = icmp_ln1039_649_fu_40998_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55527:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_650_fu_41008_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55527 | assign zext_ln1039_564_fu_41014_p1 = icmp_ln1039_650_fu_41008_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55529:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_651_fu_41018_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55529 | assign zext_ln1039_565_fu_41024_p1 = icmp_ln1039_651_fu_41018_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55531:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_652_fu_41028_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55531 | assign zext_ln1039_566_fu_41034_p1 = icmp_ln1039_652_fu_41028_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55533:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_653_fu_41038_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55533 | assign zext_ln1039_567_fu_41044_p1 = icmp_ln1039_653_fu_41038_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55535:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_654_fu_41048_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55535 | assign zext_ln1039_568_fu_41054_p1 = icmp_ln1039_654_fu_41048_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55537:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_659_fu_41068_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55537 | assign zext_ln1039_569_fu_41074_p1 = icmp_ln1039_659_fu_41068_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55539:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_64_fu_30192_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55539 | assign zext_ln1039_56_fu_30198_p1 = icmp_ln1039_64_fu_30192_p2;
[2025-10-21 18:09:33,354]       |                                   ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55541:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_656_fu_41078_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55541 | assign zext_ln1039_570_fu_41084_p1 = icmp_ln1039_656_fu_41078_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55543:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_657_fu_41088_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55543 | assign zext_ln1039_571_fu_41094_p1 = icmp_ln1039_657_fu_41088_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55545:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_660_fu_41242_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55545 | assign zext_ln1039_572_fu_41248_p1 = icmp_ln1039_660_fu_41242_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55547:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_661_fu_41252_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55547 | assign zext_ln1039_573_fu_41258_p1 = icmp_ln1039_661_fu_41252_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55549:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_662_fu_41262_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55549 | assign zext_ln1039_574_fu_41268_p1 = icmp_ln1039_662_fu_41262_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55551:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_663_fu_41272_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55551 | assign zext_ln1039_575_fu_41278_p1 = icmp_ln1039_663_fu_41272_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55553:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_664_fu_41282_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55553 | assign zext_ln1039_576_fu_41288_p1 = icmp_ln1039_664_fu_41282_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55555:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_665_fu_41292_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55555 | assign zext_ln1039_577_fu_41298_p1 = icmp_ln1039_665_fu_41292_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55557:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_666_fu_41302_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55557 | assign zext_ln1039_578_fu_41308_p1 = icmp_ln1039_666_fu_41302_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55559:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_667_fu_41312_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55559 | assign zext_ln1039_579_fu_41318_p1 = icmp_ln1039_667_fu_41312_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55561:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_65_fu_30202_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55561 | assign zext_ln1039_57_fu_30208_p1 = icmp_ln1039_65_fu_30202_p2;
[2025-10-21 18:09:33,354]       |                                   ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55563:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_668_fu_41322_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55563 | assign zext_ln1039_580_fu_41328_p1 = icmp_ln1039_668_fu_41322_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55565:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_669_fu_41332_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55565 | assign zext_ln1039_581_fu_41338_p1 = icmp_ln1039_669_fu_41332_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55567:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_670_fu_41342_p2' generates 1 bits.
[2025-10-21 18:09:33,354] 55567 | assign zext_ln1039_582_fu_41348_p1 = icmp_ln1039_670_fu_41342_p2;
[2025-10-21 18:09:33,354]       |                                    ^
[2025-10-21 18:09:33,354] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55569:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_671_fu_41352_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55569 | assign zext_ln1039_583_fu_41358_p1 = icmp_ln1039_671_fu_41352_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55571:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_674_fu_41372_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55571 | assign zext_ln1039_584_fu_41378_p1 = icmp_ln1039_674_fu_41372_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55573:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_675_fu_41526_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55573 | assign zext_ln1039_585_fu_41532_p1 = icmp_ln1039_675_fu_41526_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55575:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_676_fu_41536_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55575 | assign zext_ln1039_586_fu_41542_p1 = icmp_ln1039_676_fu_41536_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55577:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_677_fu_41546_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55577 | assign zext_ln1039_587_fu_41552_p1 = icmp_ln1039_677_fu_41546_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55579:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_678_fu_41556_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55579 | assign zext_ln1039_588_fu_41562_p1 = icmp_ln1039_678_fu_41556_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55581:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_679_fu_41566_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55581 | assign zext_ln1039_589_fu_41572_p1 = icmp_ln1039_679_fu_41566_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55583:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_66_fu_30212_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55583 | assign zext_ln1039_58_fu_30218_p1 = icmp_ln1039_66_fu_30212_p2;
[2025-10-21 18:09:33,355]       |                                   ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55585:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_680_fu_41576_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55585 | assign zext_ln1039_590_fu_41582_p1 = icmp_ln1039_680_fu_41576_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55587:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_689_fu_41596_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55587 | assign zext_ln1039_591_fu_41602_p1 = icmp_ln1039_689_fu_41596_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55589:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_682_fu_41606_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55589 | assign zext_ln1039_592_fu_41612_p1 = icmp_ln1039_682_fu_41606_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55591:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_683_fu_41616_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55591 | assign zext_ln1039_593_fu_41622_p1 = icmp_ln1039_683_fu_41616_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55593:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_684_fu_41626_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55593 | assign zext_ln1039_594_fu_41632_p1 = icmp_ln1039_684_fu_41626_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55595:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_685_fu_41636_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55595 | assign zext_ln1039_595_fu_41642_p1 = icmp_ln1039_685_fu_41636_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55597:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_686_fu_41646_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55597 | assign zext_ln1039_596_fu_41652_p1 = icmp_ln1039_686_fu_41646_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55599:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_687_fu_41656_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55599 | assign zext_ln1039_597_fu_41662_p1 = icmp_ln1039_687_fu_41656_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55601:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_690_fu_41810_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55601 | assign zext_ln1039_598_fu_41816_p1 = icmp_ln1039_690_fu_41810_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55603:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_691_fu_41820_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55603 | assign zext_ln1039_599_fu_41826_p1 = icmp_ln1039_691_fu_41820_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55605:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_67_fu_30222_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55605 | assign zext_ln1039_59_fu_30228_p1 = icmp_ln1039_67_fu_30222_p2;
[2025-10-21 18:09:33,355]       |                                   ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55607:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_5_fu_29096_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55607 | assign zext_ln1039_5_fu_29102_p1 = icmp_ln1039_5_fu_29096_p2;
[2025-10-21 18:09:33,355]       |                                  ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55609:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_692_fu_41830_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55609 | assign zext_ln1039_600_fu_41836_p1 = icmp_ln1039_692_fu_41830_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55611:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_693_fu_41840_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55611 | assign zext_ln1039_601_fu_41846_p1 = icmp_ln1039_693_fu_41840_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55613:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_694_fu_41850_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55613 | assign zext_ln1039_602_fu_41856_p1 = icmp_ln1039_694_fu_41850_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55615:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_695_fu_41860_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55615 | assign zext_ln1039_603_fu_41866_p1 = icmp_ln1039_695_fu_41860_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55617:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_696_fu_41870_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55617 | assign zext_ln1039_604_fu_41876_p1 = icmp_ln1039_696_fu_41870_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55619:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_697_fu_41880_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55619 | assign zext_ln1039_605_fu_41886_p1 = icmp_ln1039_697_fu_41880_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55621:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_698_fu_41890_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55621 | assign zext_ln1039_606_fu_41896_p1 = icmp_ln1039_698_fu_41890_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55623:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_699_fu_41900_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55623 | assign zext_ln1039_607_fu_41906_p1 = icmp_ln1039_699_fu_41900_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55625:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_700_fu_41910_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55625 | assign zext_ln1039_608_fu_41916_p1 = icmp_ln1039_700_fu_41910_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55627:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_701_fu_41920_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55627 | assign zext_ln1039_609_fu_41926_p1 = icmp_ln1039_701_fu_41920_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55629:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_68_fu_30232_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55629 | assign zext_ln1039_60_fu_30238_p1 = icmp_ln1039_68_fu_30232_p2;
[2025-10-21 18:09:33,355]       |                                   ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55631:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_702_fu_41930_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55631 | assign zext_ln1039_610_fu_41936_p1 = icmp_ln1039_702_fu_41930_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55633:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_705_fu_42084_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55633 | assign zext_ln1039_611_fu_42090_p1 = icmp_ln1039_705_fu_42084_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55635:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_706_fu_42094_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55635 | assign zext_ln1039_612_fu_42100_p1 = icmp_ln1039_706_fu_42094_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55637:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_707_fu_42104_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55637 | assign zext_ln1039_613_fu_42110_p1 = icmp_ln1039_707_fu_42104_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55639:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_708_fu_42114_p2' generates 1 bits.
[2025-10-21 18:09:33,355] 55639 | assign zext_ln1039_614_fu_42120_p1 = icmp_ln1039_708_fu_42114_p2;
[2025-10-21 18:09:33,355]       |                                    ^
[2025-10-21 18:09:33,355] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55641:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_709_fu_42124_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55641 | assign zext_ln1039_615_fu_42130_p1 = icmp_ln1039_709_fu_42124_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55643:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_710_fu_42134_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55643 | assign zext_ln1039_616_fu_42140_p1 = icmp_ln1039_710_fu_42134_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55645:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_711_fu_42144_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55645 | assign zext_ln1039_617_fu_42150_p1 = icmp_ln1039_711_fu_42144_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55647:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_712_fu_42154_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55647 | assign zext_ln1039_618_fu_42160_p1 = icmp_ln1039_712_fu_42154_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55649:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_713_fu_42164_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55649 | assign zext_ln1039_619_fu_42170_p1 = icmp_ln1039_713_fu_42164_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55651:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_69_fu_30242_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55651 | assign zext_ln1039_61_fu_30248_p1 = icmp_ln1039_69_fu_30242_p2;
[2025-10-21 18:09:33,356]       |                                   ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55653:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_714_fu_42174_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55653 | assign zext_ln1039_620_fu_42180_p1 = icmp_ln1039_714_fu_42174_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55655:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_715_fu_42184_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55655 | assign zext_ln1039_621_fu_42190_p1 = icmp_ln1039_715_fu_42184_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55657:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_716_fu_42194_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55657 | assign zext_ln1039_622_fu_42200_p1 = icmp_ln1039_716_fu_42194_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55659:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_717_fu_42204_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55659 | assign zext_ln1039_623_fu_42210_p1 = icmp_ln1039_717_fu_42204_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55661:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_720_fu_42358_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55661 | assign zext_ln1039_624_fu_42364_p1 = icmp_ln1039_720_fu_42358_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55663:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_721_fu_42368_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55663 | assign zext_ln1039_625_fu_42374_p1 = icmp_ln1039_721_fu_42368_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55665:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_722_fu_42378_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55665 | assign zext_ln1039_626_fu_42384_p1 = icmp_ln1039_722_fu_42378_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55667:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_723_fu_42388_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55667 | assign zext_ln1039_627_fu_42394_p1 = icmp_ln1039_723_fu_42388_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55669:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_724_fu_42398_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55669 | assign zext_ln1039_628_fu_42404_p1 = icmp_ln1039_724_fu_42398_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55671:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_725_fu_42408_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55671 | assign zext_ln1039_629_fu_42414_p1 = icmp_ln1039_725_fu_42408_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55673:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_70_fu_30252_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55673 | assign zext_ln1039_62_fu_30258_p1 = icmp_ln1039_70_fu_30252_p2;
[2025-10-21 18:09:33,356]       |                                   ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55675:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_726_fu_42418_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55675 | assign zext_ln1039_630_fu_42424_p1 = icmp_ln1039_726_fu_42418_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55677:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_727_fu_42428_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55677 | assign zext_ln1039_631_fu_42434_p1 = icmp_ln1039_727_fu_42428_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55679:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_728_fu_42438_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55679 | assign zext_ln1039_632_fu_42444_p1 = icmp_ln1039_728_fu_42438_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55681:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_729_fu_42448_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55681 | assign zext_ln1039_633_fu_42454_p1 = icmp_ln1039_729_fu_42448_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55683:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_730_fu_42458_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55683 | assign zext_ln1039_634_fu_42464_p1 = icmp_ln1039_730_fu_42458_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55685:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_731_fu_42468_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55685 | assign zext_ln1039_635_fu_42474_p1 = icmp_ln1039_731_fu_42468_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55687:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_732_fu_42478_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55687 | assign zext_ln1039_636_fu_42484_p1 = icmp_ln1039_732_fu_42478_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55689:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_735_fu_42632_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55689 | assign zext_ln1039_637_fu_42638_p1 = icmp_ln1039_735_fu_42632_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55691:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_736_fu_42642_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55691 | assign zext_ln1039_638_fu_42648_p1 = icmp_ln1039_736_fu_42642_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55693:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_737_fu_42652_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55693 | assign zext_ln1039_639_fu_42658_p1 = icmp_ln1039_737_fu_42652_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55695:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_71_fu_30262_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55695 | assign zext_ln1039_63_fu_30268_p1 = icmp_ln1039_71_fu_30262_p2;
[2025-10-21 18:09:33,356]       |                                   ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55697:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_738_fu_42662_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55697 | assign zext_ln1039_640_fu_42668_p1 = icmp_ln1039_738_fu_42662_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55699:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_739_fu_42672_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55699 | assign zext_ln1039_641_fu_42678_p1 = icmp_ln1039_739_fu_42672_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55701:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_740_fu_42682_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55701 | assign zext_ln1039_642_fu_42688_p1 = icmp_ln1039_740_fu_42682_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55703:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_741_fu_42692_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55703 | assign zext_ln1039_643_fu_42698_p1 = icmp_ln1039_741_fu_42692_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55705:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_742_fu_42702_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55705 | assign zext_ln1039_644_fu_42708_p1 = icmp_ln1039_742_fu_42702_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55707:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_743_fu_42712_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55707 | assign zext_ln1039_645_fu_42718_p1 = icmp_ln1039_743_fu_42712_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55709:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_744_fu_42722_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55709 | assign zext_ln1039_646_fu_42728_p1 = icmp_ln1039_744_fu_42722_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55711:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_745_fu_42732_p2' generates 1 bits.
[2025-10-21 18:09:33,356] 55711 | assign zext_ln1039_647_fu_42738_p1 = icmp_ln1039_745_fu_42732_p2;
[2025-10-21 18:09:33,356]       |                                    ^
[2025-10-21 18:09:33,356] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55713:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_746_fu_42742_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55713 | assign zext_ln1039_648_fu_42748_p1 = icmp_ln1039_746_fu_42742_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55715:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_747_fu_42752_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55715 | assign zext_ln1039_649_fu_42758_p1 = icmp_ln1039_747_fu_42752_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55717:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_72_fu_30272_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55717 | assign zext_ln1039_64_fu_30278_p1 = icmp_ln1039_72_fu_30272_p2;
[2025-10-21 18:09:33,357]       |                                   ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55719:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_750_fu_42906_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55719 | assign zext_ln1039_650_fu_42912_p1 = icmp_ln1039_750_fu_42906_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55721:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_751_fu_42916_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55721 | assign zext_ln1039_651_fu_42922_p1 = icmp_ln1039_751_fu_42916_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55723:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_752_fu_42926_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55723 | assign zext_ln1039_652_fu_42932_p1 = icmp_ln1039_752_fu_42926_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55725:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_753_fu_42936_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55725 | assign zext_ln1039_653_fu_42942_p1 = icmp_ln1039_753_fu_42936_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55727:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_754_fu_42946_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55727 | assign zext_ln1039_654_fu_42952_p1 = icmp_ln1039_754_fu_42946_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55729:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_755_fu_42956_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55729 | assign zext_ln1039_655_fu_42962_p1 = icmp_ln1039_755_fu_42956_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55731:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_756_fu_42966_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55731 | assign zext_ln1039_656_fu_42972_p1 = icmp_ln1039_756_fu_42966_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55733:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_757_fu_42976_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55733 | assign zext_ln1039_657_fu_42982_p1 = icmp_ln1039_757_fu_42976_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55735:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_758_fu_42986_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55735 | assign zext_ln1039_658_fu_42992_p1 = icmp_ln1039_758_fu_42986_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55737:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_759_fu_42996_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55737 | assign zext_ln1039_659_fu_43002_p1 = icmp_ln1039_759_fu_42996_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55739:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_75_fu_30426_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55739 | assign zext_ln1039_65_fu_30432_p1 = icmp_ln1039_75_fu_30426_p2;
[2025-10-21 18:09:33,357]       |                                   ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55741:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_760_fu_43006_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55741 | assign zext_ln1039_660_fu_43012_p1 = icmp_ln1039_760_fu_43006_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55743:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_761_fu_43016_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55743 | assign zext_ln1039_661_fu_43022_p1 = icmp_ln1039_761_fu_43016_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55745:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_762_fu_43026_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55745 | assign zext_ln1039_662_fu_43032_p1 = icmp_ln1039_762_fu_43026_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55747:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_765_fu_43180_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55747 | assign zext_ln1039_663_fu_43186_p1 = icmp_ln1039_765_fu_43180_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55749:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_766_fu_43190_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55749 | assign zext_ln1039_664_fu_43196_p1 = icmp_ln1039_766_fu_43190_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55751:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_767_fu_43200_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55751 | assign zext_ln1039_665_fu_43206_p1 = icmp_ln1039_767_fu_43200_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55753:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_768_fu_43210_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55753 | assign zext_ln1039_666_fu_43216_p1 = icmp_ln1039_768_fu_43210_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55755:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_769_fu_43220_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55755 | assign zext_ln1039_667_fu_43226_p1 = icmp_ln1039_769_fu_43220_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55757:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_770_fu_43230_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55757 | assign zext_ln1039_668_fu_43236_p1 = icmp_ln1039_770_fu_43230_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55759:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_771_fu_43240_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55759 | assign zext_ln1039_669_fu_43246_p1 = icmp_ln1039_771_fu_43240_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55761:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_76_fu_30436_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55761 | assign zext_ln1039_66_fu_30442_p1 = icmp_ln1039_76_fu_30436_p2;
[2025-10-21 18:09:33,357]       |                                   ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55763:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_772_fu_43250_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55763 | assign zext_ln1039_670_fu_43256_p1 = icmp_ln1039_772_fu_43250_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55765:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_773_fu_43260_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55765 | assign zext_ln1039_671_fu_43266_p1 = icmp_ln1039_773_fu_43260_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55767:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_774_fu_43270_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55767 | assign zext_ln1039_672_fu_43276_p1 = icmp_ln1039_774_fu_43270_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55769:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_775_fu_43280_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55769 | assign zext_ln1039_673_fu_43286_p1 = icmp_ln1039_775_fu_43280_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55771:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_776_fu_43290_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55771 | assign zext_ln1039_674_fu_43296_p1 = icmp_ln1039_776_fu_43290_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55773:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_777_fu_43300_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55773 | assign zext_ln1039_675_fu_43306_p1 = icmp_ln1039_777_fu_43300_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55775:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_780_fu_43454_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55775 | assign zext_ln1039_676_fu_43460_p1 = icmp_ln1039_780_fu_43454_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55777:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_781_fu_43464_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55777 | assign zext_ln1039_677_fu_43470_p1 = icmp_ln1039_781_fu_43464_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55779:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_782_fu_43474_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55779 | assign zext_ln1039_678_fu_43480_p1 = icmp_ln1039_782_fu_43474_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55781:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_783_fu_43484_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55781 | assign zext_ln1039_679_fu_43490_p1 = icmp_ln1039_783_fu_43484_p2;
[2025-10-21 18:09:33,357]       |                                    ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55783:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_77_fu_30446_p2' generates 1 bits.
[2025-10-21 18:09:33,357] 55783 | assign zext_ln1039_67_fu_30452_p1 = icmp_ln1039_77_fu_30446_p2;
[2025-10-21 18:09:33,357]       |                                   ^
[2025-10-21 18:09:33,357] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55785:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_794_fu_43504_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55785 | assign zext_ln1039_680_fu_43510_p1 = icmp_ln1039_794_fu_43504_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55787:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_785_fu_43514_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55787 | assign zext_ln1039_681_fu_43520_p1 = icmp_ln1039_785_fu_43514_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55789:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_786_fu_43524_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55789 | assign zext_ln1039_682_fu_43530_p1 = icmp_ln1039_786_fu_43524_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55791:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_787_fu_43534_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55791 | assign zext_ln1039_683_fu_43540_p1 = icmp_ln1039_787_fu_43534_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55793:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_788_fu_43544_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55793 | assign zext_ln1039_684_fu_43550_p1 = icmp_ln1039_788_fu_43544_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55795:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_789_fu_43554_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55795 | assign zext_ln1039_685_fu_43560_p1 = icmp_ln1039_789_fu_43554_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55797:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_790_fu_43564_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55797 | assign zext_ln1039_686_fu_43570_p1 = icmp_ln1039_790_fu_43564_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55799:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_791_fu_43574_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55799 | assign zext_ln1039_687_fu_43580_p1 = icmp_ln1039_791_fu_43574_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55801:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_792_fu_43584_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55801 | assign zext_ln1039_688_fu_43590_p1 = icmp_ln1039_792_fu_43584_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55803:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_795_fu_43738_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55803 | assign zext_ln1039_689_fu_43744_p1 = icmp_ln1039_795_fu_43738_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55805:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_78_fu_30456_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55805 | assign zext_ln1039_68_fu_30462_p1 = icmp_ln1039_78_fu_30456_p2;
[2025-10-21 18:09:33,358]       |                                   ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55807:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_796_fu_43748_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55807 | assign zext_ln1039_690_fu_43754_p1 = icmp_ln1039_796_fu_43748_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55809:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_797_fu_43758_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55809 | assign zext_ln1039_691_fu_43764_p1 = icmp_ln1039_797_fu_43758_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55811:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_798_fu_43768_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55811 | assign zext_ln1039_692_fu_43774_p1 = icmp_ln1039_798_fu_43768_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55813:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_799_fu_43778_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55813 | assign zext_ln1039_693_fu_43784_p1 = icmp_ln1039_799_fu_43778_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55815:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_800_fu_43788_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55815 | assign zext_ln1039_694_fu_43794_p1 = icmp_ln1039_800_fu_43788_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55817:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_801_fu_43798_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55817 | assign zext_ln1039_695_fu_43804_p1 = icmp_ln1039_801_fu_43798_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55819:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_802_fu_43808_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55819 | assign zext_ln1039_696_fu_43814_p1 = icmp_ln1039_802_fu_43808_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55821:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_803_fu_43818_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55821 | assign zext_ln1039_697_fu_43824_p1 = icmp_ln1039_803_fu_43818_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55823:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_804_fu_43828_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55823 | assign zext_ln1039_698_fu_43834_p1 = icmp_ln1039_804_fu_43828_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55825:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_805_fu_43838_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55825 | assign zext_ln1039_699_fu_43844_p1 = icmp_ln1039_805_fu_43838_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55827:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_79_fu_30466_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55827 | assign zext_ln1039_69_fu_30472_p1 = icmp_ln1039_79_fu_30466_p2;
[2025-10-21 18:09:33,358]       |                                   ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55829:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_6_fu_29106_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55829 | assign zext_ln1039_6_fu_29112_p1 = icmp_ln1039_6_fu_29106_p2;
[2025-10-21 18:09:33,358]       |                                  ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55831:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_806_fu_43848_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55831 | assign zext_ln1039_700_fu_43854_p1 = icmp_ln1039_806_fu_43848_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55833:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_807_fu_43858_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55833 | assign zext_ln1039_701_fu_43864_p1 = icmp_ln1039_807_fu_43858_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55835:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_810_fu_44012_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55835 | assign zext_ln1039_702_fu_44018_p1 = icmp_ln1039_810_fu_44012_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55837:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_811_fu_44022_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55837 | assign zext_ln1039_703_fu_44028_p1 = icmp_ln1039_811_fu_44022_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55839:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_812_fu_44032_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55839 | assign zext_ln1039_704_fu_44038_p1 = icmp_ln1039_812_fu_44032_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55841:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_813_fu_44042_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55841 | assign zext_ln1039_705_fu_44048_p1 = icmp_ln1039_813_fu_44042_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55843:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_814_fu_44052_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55843 | assign zext_ln1039_706_fu_44058_p1 = icmp_ln1039_814_fu_44052_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55845:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_815_fu_44062_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55845 | assign zext_ln1039_707_fu_44068_p1 = icmp_ln1039_815_fu_44062_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55847:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_816_fu_44072_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55847 | assign zext_ln1039_708_fu_44078_p1 = icmp_ln1039_816_fu_44072_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55849:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_817_fu_44082_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55849 | assign zext_ln1039_709_fu_44088_p1 = icmp_ln1039_817_fu_44082_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55851:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_89_fu_30486_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55851 | assign zext_ln1039_70_fu_30492_p1 = icmp_ln1039_89_fu_30486_p2;
[2025-10-21 18:09:33,358]       |                                   ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55853:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_818_fu_44092_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55853 | assign zext_ln1039_710_fu_44098_p1 = icmp_ln1039_818_fu_44092_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55855:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_819_fu_44102_p2' generates 1 bits.
[2025-10-21 18:09:33,358] 55855 | assign zext_ln1039_711_fu_44108_p1 = icmp_ln1039_819_fu_44102_p2;
[2025-10-21 18:09:33,358]       |                                    ^
[2025-10-21 18:09:33,358] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55857:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_820_fu_44112_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55857 | assign zext_ln1039_712_fu_44118_p1 = icmp_ln1039_820_fu_44112_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55859:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_821_fu_44122_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55859 | assign zext_ln1039_713_fu_44128_p1 = icmp_ln1039_821_fu_44122_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55861:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_822_fu_44132_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55861 | assign zext_ln1039_714_fu_44138_p1 = icmp_ln1039_822_fu_44132_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55863:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_825_fu_44286_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55863 | assign zext_ln1039_715_fu_44292_p1 = icmp_ln1039_825_fu_44286_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55865:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_826_fu_44296_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55865 | assign zext_ln1039_716_fu_44302_p1 = icmp_ln1039_826_fu_44296_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55867:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_827_fu_44306_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55867 | assign zext_ln1039_717_fu_44312_p1 = icmp_ln1039_827_fu_44306_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55869:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_828_fu_44316_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55869 | assign zext_ln1039_718_fu_44322_p1 = icmp_ln1039_828_fu_44316_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55871:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_829_fu_44326_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55871 | assign zext_ln1039_719_fu_44332_p1 = icmp_ln1039_829_fu_44326_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55873:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_81_fu_30496_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55873 | assign zext_ln1039_71_fu_30502_p1 = icmp_ln1039_81_fu_30496_p2;
[2025-10-21 18:09:33,359]       |                                   ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55875:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_830_fu_44336_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55875 | assign zext_ln1039_720_fu_44342_p1 = icmp_ln1039_830_fu_44336_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55877:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_831_fu_44346_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55877 | assign zext_ln1039_721_fu_44352_p1 = icmp_ln1039_831_fu_44346_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55879:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_832_fu_44356_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55879 | assign zext_ln1039_722_fu_44362_p1 = icmp_ln1039_832_fu_44356_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55881:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_833_fu_44366_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55881 | assign zext_ln1039_723_fu_44372_p1 = icmp_ln1039_833_fu_44366_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55883:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_834_fu_44376_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55883 | assign zext_ln1039_724_fu_44382_p1 = icmp_ln1039_834_fu_44376_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55885:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_835_fu_44386_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55885 | assign zext_ln1039_725_fu_44392_p1 = icmp_ln1039_835_fu_44386_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55887:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_836_fu_44396_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55887 | assign zext_ln1039_726_fu_44402_p1 = icmp_ln1039_836_fu_44396_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55889:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_837_fu_44406_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55889 | assign zext_ln1039_727_fu_44412_p1 = icmp_ln1039_837_fu_44406_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55891:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_840_fu_44560_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55891 | assign zext_ln1039_728_fu_44566_p1 = icmp_ln1039_840_fu_44560_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55893:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_841_fu_44570_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55893 | assign zext_ln1039_729_fu_44576_p1 = icmp_ln1039_841_fu_44570_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55895:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_82_fu_30506_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55895 | assign zext_ln1039_72_fu_30512_p1 = icmp_ln1039_82_fu_30506_p2;
[2025-10-21 18:09:33,359]       |                                   ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55897:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_842_fu_44580_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55897 | assign zext_ln1039_730_fu_44586_p1 = icmp_ln1039_842_fu_44580_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55899:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_843_fu_44590_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55899 | assign zext_ln1039_731_fu_44596_p1 = icmp_ln1039_843_fu_44590_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55901:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_844_fu_44600_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55901 | assign zext_ln1039_732_fu_44606_p1 = icmp_ln1039_844_fu_44600_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55903:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_845_fu_44610_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55903 | assign zext_ln1039_733_fu_44616_p1 = icmp_ln1039_845_fu_44610_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55905:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_846_fu_44620_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55905 | assign zext_ln1039_734_fu_44626_p1 = icmp_ln1039_846_fu_44620_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55907:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_847_fu_44630_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55907 | assign zext_ln1039_735_fu_44636_p1 = icmp_ln1039_847_fu_44630_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55909:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_848_fu_44640_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55909 | assign zext_ln1039_736_fu_44646_p1 = icmp_ln1039_848_fu_44640_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55911:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_849_fu_44650_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55911 | assign zext_ln1039_737_fu_44656_p1 = icmp_ln1039_849_fu_44650_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55913:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_850_fu_44660_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55913 | assign zext_ln1039_738_fu_44666_p1 = icmp_ln1039_850_fu_44660_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55915:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_851_fu_44670_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55915 | assign zext_ln1039_739_fu_44676_p1 = icmp_ln1039_851_fu_44670_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55917:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_83_fu_30516_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55917 | assign zext_ln1039_73_fu_30522_p1 = icmp_ln1039_83_fu_30516_p2;
[2025-10-21 18:09:33,359]       |                                   ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55919:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_852_fu_44680_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55919 | assign zext_ln1039_740_fu_44686_p1 = icmp_ln1039_852_fu_44680_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55921:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_855_fu_44834_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55921 | assign zext_ln1039_741_fu_44840_p1 = icmp_ln1039_855_fu_44834_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55923:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_856_fu_44844_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55923 | assign zext_ln1039_742_fu_44850_p1 = icmp_ln1039_856_fu_44844_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55925:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_857_fu_44854_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55925 | assign zext_ln1039_743_fu_44860_p1 = icmp_ln1039_857_fu_44854_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55927:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_858_fu_44864_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55927 | assign zext_ln1039_744_fu_44870_p1 = icmp_ln1039_858_fu_44864_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,359] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55929:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_859_fu_44874_p2' generates 1 bits.
[2025-10-21 18:09:33,359] 55929 | assign zext_ln1039_745_fu_44880_p1 = icmp_ln1039_859_fu_44874_p2;
[2025-10-21 18:09:33,359]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55931:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_860_fu_44884_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55931 | assign zext_ln1039_746_fu_44890_p1 = icmp_ln1039_860_fu_44884_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55933:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_861_fu_44894_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55933 | assign zext_ln1039_747_fu_44900_p1 = icmp_ln1039_861_fu_44894_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55935:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_862_fu_44904_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55935 | assign zext_ln1039_748_fu_44910_p1 = icmp_ln1039_862_fu_44904_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55937:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_863_fu_44914_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55937 | assign zext_ln1039_749_fu_44920_p1 = icmp_ln1039_863_fu_44914_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55939:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_84_fu_30526_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55939 | assign zext_ln1039_74_fu_30532_p1 = icmp_ln1039_84_fu_30526_p2;
[2025-10-21 18:09:33,360]       |                                   ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55941:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_864_fu_44924_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55941 | assign zext_ln1039_750_fu_44930_p1 = icmp_ln1039_864_fu_44924_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55943:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_865_fu_44934_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55943 | assign zext_ln1039_751_fu_44940_p1 = icmp_ln1039_865_fu_44934_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55945:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_866_fu_44944_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55945 | assign zext_ln1039_752_fu_44950_p1 = icmp_ln1039_866_fu_44944_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55947:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_867_fu_44954_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55947 | assign zext_ln1039_753_fu_44960_p1 = icmp_ln1039_867_fu_44954_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55949:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_870_fu_45108_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55949 | assign zext_ln1039_754_fu_45114_p1 = icmp_ln1039_870_fu_45108_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55951:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_871_fu_45118_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55951 | assign zext_ln1039_755_fu_45124_p1 = icmp_ln1039_871_fu_45118_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55953:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_872_fu_45128_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55953 | assign zext_ln1039_756_fu_45134_p1 = icmp_ln1039_872_fu_45128_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55955:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_873_fu_45138_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55955 | assign zext_ln1039_757_fu_45144_p1 = icmp_ln1039_873_fu_45138_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55957:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_874_fu_45148_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55957 | assign zext_ln1039_758_fu_45154_p1 = icmp_ln1039_874_fu_45148_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55959:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_875_fu_45158_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55959 | assign zext_ln1039_759_fu_45164_p1 = icmp_ln1039_875_fu_45158_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55961:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_85_fu_30536_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55961 | assign zext_ln1039_75_fu_30542_p1 = icmp_ln1039_85_fu_30536_p2;
[2025-10-21 18:09:33,360]       |                                   ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55963:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_876_fu_45168_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55963 | assign zext_ln1039_760_fu_45174_p1 = icmp_ln1039_876_fu_45168_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55965:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_877_fu_45178_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55965 | assign zext_ln1039_761_fu_45184_p1 = icmp_ln1039_877_fu_45178_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55967:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_878_fu_45188_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55967 | assign zext_ln1039_762_fu_45194_p1 = icmp_ln1039_878_fu_45188_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55969:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_879_fu_45198_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55969 | assign zext_ln1039_763_fu_45204_p1 = icmp_ln1039_879_fu_45198_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55971:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_880_fu_45208_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55971 | assign zext_ln1039_764_fu_45214_p1 = icmp_ln1039_880_fu_45208_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55973:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_881_fu_45218_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55973 | assign zext_ln1039_765_fu_45224_p1 = icmp_ln1039_881_fu_45218_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55975:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_882_fu_45228_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55975 | assign zext_ln1039_766_fu_45234_p1 = icmp_ln1039_882_fu_45228_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55977:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_885_fu_45382_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55977 | assign zext_ln1039_767_fu_45388_p1 = icmp_ln1039_885_fu_45382_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55979:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_899_fu_45402_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55979 | assign zext_ln1039_768_fu_45408_p1 = icmp_ln1039_899_fu_45402_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55981:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_887_fu_45412_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55981 | assign zext_ln1039_769_fu_45418_p1 = icmp_ln1039_887_fu_45412_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55983:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_86_fu_30546_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55983 | assign zext_ln1039_76_fu_30552_p1 = icmp_ln1039_86_fu_30546_p2;
[2025-10-21 18:09:33,360]       |                                   ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55985:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_888_fu_45422_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55985 | assign zext_ln1039_770_fu_45428_p1 = icmp_ln1039_888_fu_45422_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55987:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_889_fu_45432_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55987 | assign zext_ln1039_771_fu_45438_p1 = icmp_ln1039_889_fu_45432_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55989:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_890_fu_45442_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55989 | assign zext_ln1039_772_fu_45448_p1 = icmp_ln1039_890_fu_45442_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55991:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_891_fu_45452_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55991 | assign zext_ln1039_773_fu_45458_p1 = icmp_ln1039_891_fu_45452_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55993:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_892_fu_45462_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55993 | assign zext_ln1039_774_fu_45468_p1 = icmp_ln1039_892_fu_45462_p2;
[2025-10-21 18:09:33,360]       |                                    ^
[2025-10-21 18:09:33,360] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55995:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_893_fu_45472_p2' generates 1 bits.
[2025-10-21 18:09:33,360] 55995 | assign zext_ln1039_775_fu_45478_p1 = icmp_ln1039_893_fu_45472_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55997:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_894_fu_45482_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 55997 | assign zext_ln1039_776_fu_45488_p1 = icmp_ln1039_894_fu_45482_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:55999:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_895_fu_45492_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 55999 | assign zext_ln1039_777_fu_45498_p1 = icmp_ln1039_895_fu_45492_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56001:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_896_fu_45502_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56001 | assign zext_ln1039_778_fu_45508_p1 = icmp_ln1039_896_fu_45502_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56003:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_897_fu_45512_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56003 | assign zext_ln1039_779_fu_45518_p1 = icmp_ln1039_897_fu_45512_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56005:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_87_fu_30556_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56005 | assign zext_ln1039_77_fu_30562_p1 = icmp_ln1039_87_fu_30556_p2;
[2025-10-21 18:09:33,361]       |                                   ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56007:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_900_fu_45676_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56007 | assign zext_ln1039_780_fu_45682_p1 = icmp_ln1039_900_fu_45676_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56009:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_901_fu_45686_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56009 | assign zext_ln1039_781_fu_45692_p1 = icmp_ln1039_901_fu_45686_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56011:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_902_fu_45696_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56011 | assign zext_ln1039_782_fu_45702_p1 = icmp_ln1039_902_fu_45696_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56013:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_903_fu_45706_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56013 | assign zext_ln1039_783_fu_45712_p1 = icmp_ln1039_903_fu_45706_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56015:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_904_fu_45716_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56015 | assign zext_ln1039_784_fu_45722_p1 = icmp_ln1039_904_fu_45716_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56017:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_905_fu_45726_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56017 | assign zext_ln1039_785_fu_45732_p1 = icmp_ln1039_905_fu_45726_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56019:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_906_fu_45736_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56019 | assign zext_ln1039_786_fu_45742_p1 = icmp_ln1039_906_fu_45736_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56021:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_907_fu_45746_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56021 | assign zext_ln1039_787_fu_45752_p1 = icmp_ln1039_907_fu_45746_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56023:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_908_fu_45756_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56023 | assign zext_ln1039_788_fu_45762_p1 = icmp_ln1039_908_fu_45756_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56025:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_909_fu_45766_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56025 | assign zext_ln1039_789_fu_45772_p1 = icmp_ln1039_909_fu_45766_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56027:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_90_fu_30710_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56027 | assign zext_ln1039_78_fu_30716_p1 = icmp_ln1039_90_fu_30710_p2;
[2025-10-21 18:09:33,361]       |                                   ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56029:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_910_fu_45776_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56029 | assign zext_ln1039_790_fu_45782_p1 = icmp_ln1039_910_fu_45776_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56031:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_911_fu_45786_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56031 | assign zext_ln1039_791_fu_45792_p1 = icmp_ln1039_911_fu_45786_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56033:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_912_fu_45796_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56033 | assign zext_ln1039_792_fu_45802_p1 = icmp_ln1039_912_fu_45796_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56035:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_915_fu_45950_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56035 | assign zext_ln1039_793_fu_45956_p1 = icmp_ln1039_915_fu_45950_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56037:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_916_fu_45960_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56037 | assign zext_ln1039_794_fu_45966_p1 = icmp_ln1039_916_fu_45960_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56039:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_917_fu_45970_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56039 | assign zext_ln1039_795_fu_45976_p1 = icmp_ln1039_917_fu_45970_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56041:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_918_fu_45980_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56041 | assign zext_ln1039_796_fu_45986_p1 = icmp_ln1039_918_fu_45980_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56043:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_919_fu_45990_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56043 | assign zext_ln1039_797_fu_45996_p1 = icmp_ln1039_919_fu_45990_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56045:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_920_fu_46000_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56045 | assign zext_ln1039_798_fu_46006_p1 = icmp_ln1039_920_fu_46000_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56047:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_921_fu_46010_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56047 | assign zext_ln1039_799_fu_46016_p1 = icmp_ln1039_921_fu_46010_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56049:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_91_fu_30720_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56049 | assign zext_ln1039_79_fu_30726_p1 = icmp_ln1039_91_fu_30720_p2;
[2025-10-21 18:09:33,361]       |                                   ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56051:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_7_fu_29116_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56051 | assign zext_ln1039_7_fu_29122_p1 = icmp_ln1039_7_fu_29116_p2;
[2025-10-21 18:09:33,361]       |                                  ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56053:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_922_fu_46020_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56053 | assign zext_ln1039_800_fu_46026_p1 = icmp_ln1039_922_fu_46020_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56055:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_923_fu_46030_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56055 | assign zext_ln1039_801_fu_46036_p1 = icmp_ln1039_923_fu_46030_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56057:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_924_fu_46040_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56057 | assign zext_ln1039_802_fu_46046_p1 = icmp_ln1039_924_fu_46040_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56059:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_925_fu_46050_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56059 | assign zext_ln1039_803_fu_46056_p1 = icmp_ln1039_925_fu_46050_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56061:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_926_fu_46060_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56061 | assign zext_ln1039_804_fu_46066_p1 = icmp_ln1039_926_fu_46060_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56063:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_929_fu_46080_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56063 | assign zext_ln1039_805_fu_46086_p1 = icmp_ln1039_929_fu_46080_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56065:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_930_fu_46234_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56065 | assign zext_ln1039_806_fu_46240_p1 = icmp_ln1039_930_fu_46234_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56067:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_931_fu_46244_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56067 | assign zext_ln1039_807_fu_46250_p1 = icmp_ln1039_931_fu_46244_p2;
[2025-10-21 18:09:33,361]       |                                    ^
[2025-10-21 18:09:33,361] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56069:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_932_fu_46254_p2' generates 1 bits.
[2025-10-21 18:09:33,361] 56069 | assign zext_ln1039_808_fu_46260_p1 = icmp_ln1039_932_fu_46254_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56071:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_933_fu_46264_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56071 | assign zext_ln1039_809_fu_46270_p1 = icmp_ln1039_933_fu_46264_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56073:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_92_fu_30730_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56073 | assign zext_ln1039_80_fu_30736_p1 = icmp_ln1039_92_fu_30730_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56075:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_934_fu_46274_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56075 | assign zext_ln1039_810_fu_46280_p1 = icmp_ln1039_934_fu_46274_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56077:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_935_fu_46284_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56077 | assign zext_ln1039_811_fu_46290_p1 = icmp_ln1039_935_fu_46284_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56079:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_944_fu_46304_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56079 | assign zext_ln1039_812_fu_46310_p1 = icmp_ln1039_944_fu_46304_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56081:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_937_fu_46314_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56081 | assign zext_ln1039_813_fu_46320_p1 = icmp_ln1039_937_fu_46314_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56083:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_938_fu_46324_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56083 | assign zext_ln1039_814_fu_46330_p1 = icmp_ln1039_938_fu_46324_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56085:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_939_fu_46334_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56085 | assign zext_ln1039_815_fu_46340_p1 = icmp_ln1039_939_fu_46334_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56087:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_940_fu_46344_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56087 | assign zext_ln1039_816_fu_46350_p1 = icmp_ln1039_940_fu_46344_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56089:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_941_fu_46354_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56089 | assign zext_ln1039_817_fu_46360_p1 = icmp_ln1039_941_fu_46354_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56091:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_942_fu_46364_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56091 | assign zext_ln1039_818_fu_46370_p1 = icmp_ln1039_942_fu_46364_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56093:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_945_fu_46518_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56093 | assign zext_ln1039_819_fu_46524_p1 = icmp_ln1039_945_fu_46518_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56095:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_93_fu_30740_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56095 | assign zext_ln1039_81_fu_30746_p1 = icmp_ln1039_93_fu_30740_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56097:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_959_fu_46538_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56097 | assign zext_ln1039_820_fu_46544_p1 = icmp_ln1039_959_fu_46538_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56099:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_947_fu_46548_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56099 | assign zext_ln1039_821_fu_46554_p1 = icmp_ln1039_947_fu_46548_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56101:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_948_fu_46558_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56101 | assign zext_ln1039_822_fu_46564_p1 = icmp_ln1039_948_fu_46558_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56103:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_949_fu_46568_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56103 | assign zext_ln1039_823_fu_46574_p1 = icmp_ln1039_949_fu_46568_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56105:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_950_fu_46578_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56105 | assign zext_ln1039_824_fu_46584_p1 = icmp_ln1039_950_fu_46578_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56107:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_951_fu_46588_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56107 | assign zext_ln1039_825_fu_46594_p1 = icmp_ln1039_951_fu_46588_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56109:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_952_fu_46598_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56109 | assign zext_ln1039_826_fu_46604_p1 = icmp_ln1039_952_fu_46598_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56111:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_953_fu_46608_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56111 | assign zext_ln1039_827_fu_46614_p1 = icmp_ln1039_953_fu_46608_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56113:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_954_fu_46618_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56113 | assign zext_ln1039_828_fu_46624_p1 = icmp_ln1039_954_fu_46618_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56115:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_955_fu_46628_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56115 | assign zext_ln1039_829_fu_46634_p1 = icmp_ln1039_955_fu_46628_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56117:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_94_fu_30750_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56117 | assign zext_ln1039_82_fu_30756_p1 = icmp_ln1039_94_fu_30750_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56119:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_956_fu_46638_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56119 | assign zext_ln1039_830_fu_46644_p1 = icmp_ln1039_956_fu_46638_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56121:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_957_fu_46648_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56121 | assign zext_ln1039_831_fu_46654_p1 = icmp_ln1039_957_fu_46648_p2;
[2025-10-21 18:09:33,362]       |                                    ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56123:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_95_fu_30760_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56123 | assign zext_ln1039_83_fu_30766_p1 = icmp_ln1039_95_fu_30760_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56125:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_96_fu_30770_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56125 | assign zext_ln1039_84_fu_30776_p1 = icmp_ln1039_96_fu_30770_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56127:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_97_fu_30780_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56127 | assign zext_ln1039_85_fu_30786_p1 = icmp_ln1039_97_fu_30780_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56129:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_98_fu_30790_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56129 | assign zext_ln1039_86_fu_30796_p1 = icmp_ln1039_98_fu_30790_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56131:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_99_fu_30800_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56131 | assign zext_ln1039_87_fu_30806_p1 = icmp_ln1039_99_fu_30800_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56133:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_100_fu_30810_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56133 | assign zext_ln1039_88_fu_30816_p1 = icmp_ln1039_100_fu_30810_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56135:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_101_fu_30820_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56135 | assign zext_ln1039_89_fu_30826_p1 = icmp_ln1039_101_fu_30820_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56137:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_8_fu_29126_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56137 | assign zext_ln1039_8_fu_29132_p1 = icmp_ln1039_8_fu_29126_p2;
[2025-10-21 18:09:33,362]       |                                  ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56139:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_102_fu_30830_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56139 | assign zext_ln1039_90_fu_30836_p1 = icmp_ln1039_102_fu_30830_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56141:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_105_fu_30984_p2' generates 1 bits.
[2025-10-21 18:09:33,362] 56141 | assign zext_ln1039_91_fu_30990_p1 = icmp_ln1039_105_fu_30984_p2;
[2025-10-21 18:09:33,362]       |                                   ^
[2025-10-21 18:09:33,362] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56143:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_106_fu_30994_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56143 | assign zext_ln1039_92_fu_31000_p1 = icmp_ln1039_106_fu_30994_p2;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56145:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_119_fu_31014_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56145 | assign zext_ln1039_93_fu_31020_p1 = icmp_ln1039_119_fu_31014_p2;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56147:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_108_fu_31024_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56147 | assign zext_ln1039_94_fu_31030_p1 = icmp_ln1039_108_fu_31024_p2;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56149:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_109_fu_31034_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56149 | assign zext_ln1039_95_fu_31040_p1 = icmp_ln1039_109_fu_31034_p2;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56151:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_110_fu_31044_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56151 | assign zext_ln1039_96_fu_31050_p1 = icmp_ln1039_110_fu_31044_p2;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56153:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_111_fu_31054_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56153 | assign zext_ln1039_97_fu_31060_p1 = icmp_ln1039_111_fu_31054_p2;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56155:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_112_fu_31064_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56155 | assign zext_ln1039_98_fu_31070_p1 = icmp_ln1039_112_fu_31064_p2;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56157:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_113_fu_31074_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56157 | assign zext_ln1039_99_fu_31080_p1 = icmp_ln1039_113_fu_31074_p2;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56159:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_9_fu_29136_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56159 | assign zext_ln1039_9_fu_29142_p1 = icmp_ln1039_9_fu_29136_p2;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56161:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_fu_29046_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56161 | assign zext_ln1039_fu_29052_p1 = icmp_ln1039_fu_29046_p2;
[2025-10-21 18:09:33,363]       |                                ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56163:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_reg_52908' generates 4 bits.
[2025-10-21 18:09:33,363] 56163 | assign zext_ln1494_10_fu_15720_p1 = r_V_10_reg_52908;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56165:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_52913_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:09:33,363] 56165 | assign zext_ln1494_11_fu_17521_p1 = r_V_11_reg_52913_pp0_iter2_reg;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56167:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_reg_52918' generates 4 bits.
[2025-10-21 18:09:33,363] 56167 | assign zext_ln1494_12_fu_15726_p1 = r_V_12_reg_52918;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56169:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_52923_pp0_iter1_reg' generates 4 bits.
[2025-10-21 18:09:33,363] 56169 | assign zext_ln1494_13_fu_16722_p1 = r_V_13_reg_52923_pp0_iter1_reg;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56171:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_reg_52928_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:09:33,363] 56171 | assign zext_ln1494_14_fu_17537_p1 = r_V_14_reg_52928_pp0_iter2_reg;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56173:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_52933' generates 4 bits.
[2025-10-21 18:09:33,363] 56173 | assign zext_ln1494_15_fu_15732_p1 = r_V_15_reg_52933;
[2025-10-21 18:09:33,363]       |                                   ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56175:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_52863' generates 4 bits.
[2025-10-21 18:09:33,363] 56175 | assign zext_ln1494_1_fu_15708_p1 = r_V_1_reg_52863;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56177:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_reg_52868_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:09:33,363] 56177 | assign zext_ln1494_2_fu_17457_p1 = r_V_2_reg_52868_pp0_iter2_reg;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56179:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_52873_pp0_iter1_reg' generates 4 bits.
[2025-10-21 18:09:33,363] 56179 | assign zext_ln1494_3_fu_16710_p1 = r_V_3_reg_52873_pp0_iter1_reg;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56181:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_reg_52878_pp0_iter3_reg' generates 4 bits.
[2025-10-21 18:09:33,363] 56181 | assign zext_ln1494_4_fu_22368_p1 = r_V_4_reg_52878_pp0_iter3_reg;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56183:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_52883_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:09:33,363] 56183 | assign zext_ln1494_5_fu_17473_p1 = r_V_5_reg_52883_pp0_iter2_reg;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56185:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_reg_52888_pp0_iter1_reg' generates 4 bits.
[2025-10-21 18:09:33,363] 56185 | assign zext_ln1494_6_fu_16716_p1 = r_V_6_reg_52888_pp0_iter1_reg;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56187:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_52893_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:09:33,363] 56187 | assign zext_ln1494_7_fu_17489_p1 = r_V_7_reg_52893_pp0_iter2_reg;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56189:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_reg_52898' generates 4 bits.
[2025-10-21 18:09:33,363] 56189 | assign zext_ln1494_8_fu_15714_p1 = r_V_8_reg_52898;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56191:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_52903_pp0_iter2_reg' generates 4 bits.
[2025-10-21 18:09:33,363] 56191 | assign zext_ln1494_9_fu_17505_p1 = r_V_9_reg_52903_pp0_iter2_reg;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56193:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_52858' generates 4 bits.
[2025-10-21 18:09:33,363] 56193 | assign zext_ln1494_fu_15702_p1 = r_V_reg_52858;
[2025-10-21 18:09:33,363]       |                                ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56195:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_20_fu_31806_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56195 | assign zext_ln215_10_fu_31812_p1 = result_V_20_fu_31806_p2;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56197:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_22_fu_32090_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56197 | assign zext_ln215_11_fu_32096_p1 = result_V_22_fu_32090_p2;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56199:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_24_fu_32364_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56199 | assign zext_ln215_12_fu_32370_p1 = result_V_24_fu_32364_p2;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56201:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_26_fu_32638_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56201 | assign zext_ln215_13_fu_32644_p1 = result_V_26_fu_32638_p2;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56203:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_28_fu_32912_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56203 | assign zext_ln215_14_fu_32918_p1 = result_V_28_fu_32912_p2;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56205:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_30_fu_33186_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56205 | assign zext_ln215_15_fu_33192_p1 = result_V_30_fu_33186_p2;
[2025-10-21 18:09:33,363]       |                                  ^
[2025-10-21 18:09:33,363] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56207:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_32_fu_33460_p2' generates 1 bits.
[2025-10-21 18:09:33,363] 56207 | assign zext_ln215_16_fu_33466_p1 = result_V_32_fu_33460_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56209:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_34_fu_33744_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56209 | assign zext_ln215_17_fu_33750_p1 = result_V_34_fu_33744_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56211:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_36_fu_34018_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56211 | assign zext_ln215_18_fu_34024_p1 = result_V_36_fu_34018_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56213:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_38_fu_34292_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56213 | assign zext_ln215_19_fu_34298_p1 = result_V_38_fu_34292_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56215:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_29310_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56215 | assign zext_ln215_1_fu_29316_p1 = result_V_2_fu_29310_p2;
[2025-10-21 18:09:33,364]       |                                 ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56217:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_40_fu_34566_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56217 | assign zext_ln215_20_fu_34572_p1 = result_V_40_fu_34566_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56219:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_42_fu_34840_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56219 | assign zext_ln215_21_fu_34846_p1 = result_V_42_fu_34840_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56221:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_44_fu_35114_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56221 | assign zext_ln215_22_fu_35120_p1 = result_V_44_fu_35114_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56223:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_46_fu_35388_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56223 | assign zext_ln215_23_fu_35394_p1 = result_V_46_fu_35388_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56225:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_48_fu_35662_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56225 | assign zext_ln215_24_fu_35668_p1 = result_V_48_fu_35662_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56227:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_50_fu_35936_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56227 | assign zext_ln215_25_fu_35942_p1 = result_V_50_fu_35936_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56229:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_52_fu_36230_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56229 | assign zext_ln215_26_fu_36236_p1 = result_V_52_fu_36230_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56231:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_54_fu_36504_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56231 | assign zext_ln215_27_fu_36510_p1 = result_V_54_fu_36504_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56233:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_56_fu_36788_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56233 | assign zext_ln215_28_fu_36794_p1 = result_V_56_fu_36788_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56235:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_58_fu_37062_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56235 | assign zext_ln215_29_fu_37068_p1 = result_V_58_fu_37062_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56237:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_29584_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56237 | assign zext_ln215_2_fu_29590_p1 = result_V_4_fu_29584_p2;
[2025-10-21 18:09:33,364]       |                                 ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56239:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_60_fu_37346_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56239 | assign zext_ln215_30_fu_37352_p1 = result_V_60_fu_37346_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56241:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_62_fu_37620_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56241 | assign zext_ln215_31_fu_37626_p1 = result_V_62_fu_37620_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56243:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_64_fu_37894_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56243 | assign zext_ln215_32_fu_37900_p1 = result_V_64_fu_37894_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56245:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_66_fu_38168_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56245 | assign zext_ln215_33_fu_38174_p1 = result_V_66_fu_38168_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56247:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_68_fu_38442_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56247 | assign zext_ln215_34_fu_38448_p1 = result_V_68_fu_38442_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56249:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_70_fu_38716_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56249 | assign zext_ln215_35_fu_38722_p1 = result_V_70_fu_38716_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56251:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_72_fu_39010_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56251 | assign zext_ln215_36_fu_39016_p1 = result_V_72_fu_39010_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56253:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_74_fu_39294_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56253 | assign zext_ln215_37_fu_39300_p1 = result_V_74_fu_39294_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56255:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_76_fu_39568_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56255 | assign zext_ln215_38_fu_39574_p1 = result_V_76_fu_39568_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56257:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_78_fu_39842_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56257 | assign zext_ln215_39_fu_39848_p1 = result_V_78_fu_39842_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56259:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_29868_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56259 | assign zext_ln215_3_fu_29874_p1 = result_V_6_fu_29868_p2;
[2025-10-21 18:09:33,364]       |                                 ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56261:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_80_fu_40126_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56261 | assign zext_ln215_40_fu_40132_p1 = result_V_80_fu_40126_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56263:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_82_fu_40400_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56263 | assign zext_ln215_41_fu_40406_p1 = result_V_82_fu_40400_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56265:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_84_fu_40674_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56265 | assign zext_ln215_42_fu_40680_p1 = result_V_84_fu_40674_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56267:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_86_fu_40948_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56267 | assign zext_ln215_43_fu_40954_p1 = result_V_86_fu_40948_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56269:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_88_fu_41232_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56269 | assign zext_ln215_44_fu_41238_p1 = result_V_88_fu_41232_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56271:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_90_fu_41516_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56271 | assign zext_ln215_45_fu_41522_p1 = result_V_90_fu_41516_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56273:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_92_fu_41800_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56273 | assign zext_ln215_46_fu_41806_p1 = result_V_92_fu_41800_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56275:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_94_fu_42074_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56275 | assign zext_ln215_47_fu_42080_p1 = result_V_94_fu_42074_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56277:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_96_fu_42348_p2' generates 1 bits.
[2025-10-21 18:09:33,364] 56277 | assign zext_ln215_48_fu_42354_p1 = result_V_96_fu_42348_p2;
[2025-10-21 18:09:33,364]       |                                  ^
[2025-10-21 18:09:33,364] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56279:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_98_fu_42622_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56279 | assign zext_ln215_49_fu_42628_p1 = result_V_98_fu_42622_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56281:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_30142_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56281 | assign zext_ln215_4_fu_30148_p1 = result_V_8_fu_30142_p2;
[2025-10-21 18:09:33,365]       |                                 ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56283:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_100_fu_42896_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56283 | assign zext_ln215_50_fu_42902_p1 = result_V_100_fu_42896_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56285:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_102_fu_43170_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56285 | assign zext_ln215_51_fu_43176_p1 = result_V_102_fu_43170_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56287:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_104_fu_43444_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56287 | assign zext_ln215_52_fu_43450_p1 = result_V_104_fu_43444_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56289:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_106_fu_43728_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56289 | assign zext_ln215_53_fu_43734_p1 = result_V_106_fu_43728_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56291:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_108_fu_44002_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56291 | assign zext_ln215_54_fu_44008_p1 = result_V_108_fu_44002_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56293:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_110_fu_44276_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56293 | assign zext_ln215_55_fu_44282_p1 = result_V_110_fu_44276_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56295:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_112_fu_44550_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56295 | assign zext_ln215_56_fu_44556_p1 = result_V_112_fu_44550_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56297:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_114_fu_44824_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56297 | assign zext_ln215_57_fu_44830_p1 = result_V_114_fu_44824_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56299:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_116_fu_45098_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56299 | assign zext_ln215_58_fu_45104_p1 = result_V_116_fu_45098_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56301:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_118_fu_45372_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56301 | assign zext_ln215_59_fu_45378_p1 = result_V_118_fu_45372_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56303:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_30416_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56303 | assign zext_ln215_5_fu_30422_p1 = result_V_10_fu_30416_p2;
[2025-10-21 18:09:33,365]       |                                 ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56305:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_120_fu_45666_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56305 | assign zext_ln215_60_fu_45672_p1 = result_V_120_fu_45666_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56307:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_122_fu_45940_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56307 | assign zext_ln215_61_fu_45946_p1 = result_V_122_fu_45940_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56309:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_124_fu_46224_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56309 | assign zext_ln215_62_fu_46230_p1 = result_V_124_fu_46224_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56311:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_126_fu_46508_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56311 | assign zext_ln215_63_fu_46514_p1 = result_V_126_fu_46508_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56313:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_30700_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56313 | assign zext_ln215_6_fu_30706_p1 = result_V_12_fu_30700_p2;
[2025-10-21 18:09:33,365]       |                                 ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56315:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_30974_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56315 | assign zext_ln215_7_fu_30980_p1 = result_V_14_fu_30974_p2;
[2025-10-21 18:09:33,365]       |                                 ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56317:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_16_fu_31258_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56317 | assign zext_ln215_8_fu_31264_p1 = result_V_16_fu_31258_p2;
[2025-10-21 18:09:33,365]       |                                 ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56319:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_18_fu_31532_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56319 | assign zext_ln215_9_fu_31538_p1 = result_V_18_fu_31532_p2;
[2025-10-21 18:09:33,365]       |                                 ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56321:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_29036_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56321 | assign zext_ln215_fu_29042_p1 = result_V_fu_29036_p2;
[2025-10-21 18:09:33,365]       |                               ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56323:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1151_fu_31688_p2' generates 2 bits.
[2025-10-21 18:09:33,365] 56323 | assign zext_ln840_100_fu_31694_p1 = add_ln840_1151_fu_31688_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56325:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1152_fu_31698_p2' generates 2 bits.
[2025-10-21 18:09:33,365] 56325 | assign zext_ln840_101_fu_31704_p1 = add_ln840_1152_fu_31698_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56327:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1153_fu_31708_p2' generates 2 bits.
[2025-10-21 18:09:33,365] 56327 | assign zext_ln840_102_fu_31714_p1 = add_ln840_1153_fu_31708_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56329:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1155_fu_31724_p2' generates 3 bits.
[2025-10-21 18:09:33,365] 56329 | assign zext_ln840_103_fu_31730_p1 = add_ln840_1155_fu_31724_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56331:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1156_fu_31734_p2' generates 2 bits.
[2025-10-21 18:09:33,365] 56331 | assign zext_ln840_104_fu_31740_p1 = add_ln840_1156_fu_31734_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56333:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1157_fu_31744_p2' generates 2 bits.
[2025-10-21 18:09:33,365] 56333 | assign zext_ln840_105_fu_31750_p1 = add_ln840_1157_fu_31744_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56335:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1158_fu_31754_p2' generates 3 bits.
[2025-10-21 18:09:33,365] 56335 | assign zext_ln840_106_fu_31760_p1 = add_ln840_1158_fu_31754_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56337:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1159_fu_31764_p2' generates 2 bits.
[2025-10-21 18:09:33,365] 56337 | assign zext_ln840_107_fu_31770_p1 = add_ln840_1159_fu_31764_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56339:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1160_fu_31774_p2' generates 2 bits.
[2025-10-21 18:09:33,365] 56339 | assign zext_ln840_108_fu_31780_p1 = add_ln840_1160_fu_31774_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56341:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1161_fu_31784_p2' generates 3 bits.
[2025-10-21 18:09:33,365] 56341 | assign zext_ln840_109_fu_31790_p1 = add_ln840_1161_fu_31784_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56343:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1035_fu_29288_p2' generates 3 bits.
[2025-10-21 18:09:33,365] 56343 | assign zext_ln840_10_fu_29294_p1 = add_ln840_1035_fu_29288_p2;
[2025-10-21 18:09:33,365]       |                                  ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56345:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_163_fu_31946_p2' generates 1 bits.
[2025-10-21 18:09:33,365] 56345 | assign zext_ln840_110_fu_31952_p1 = icmp_ln1039_163_fu_31946_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56347:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1165_fu_31962_p2' generates 2 bits.
[2025-10-21 18:09:33,365] 56347 | assign zext_ln840_111_fu_31968_p1 = add_ln840_1165_fu_31962_p2;
[2025-10-21 18:09:33,365]       |                                   ^
[2025-10-21 18:09:33,365] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56349:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1166_fu_31972_p2' generates 2 bits.
[2025-10-21 18:09:33,365] 56349 | assign zext_ln840_112_fu_31978_p1 = add_ln840_1166_fu_31972_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56351:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1167_fu_31982_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56351 | assign zext_ln840_113_fu_31988_p1 = add_ln840_1167_fu_31982_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56353:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1169_fu_31998_p2' generates 3 bits.
[2025-10-21 18:09:33,366] 56353 | assign zext_ln840_114_fu_32004_p1 = add_ln840_1169_fu_31998_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56355:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1170_fu_32008_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56355 | assign zext_ln840_115_fu_32014_p1 = add_ln840_1170_fu_32008_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56357:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1171_fu_32018_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56357 | assign zext_ln840_116_fu_32024_p1 = add_ln840_1171_fu_32018_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56359:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1172_fu_32028_p2' generates 3 bits.
[2025-10-21 18:09:33,366] 56359 | assign zext_ln840_117_fu_32034_p1 = add_ln840_1172_fu_32028_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56361:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1173_fu_32038_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56361 | assign zext_ln840_118_fu_32044_p1 = add_ln840_1173_fu_32038_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56363:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1174_fu_32048_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56363 | assign zext_ln840_119_fu_32054_p1 = add_ln840_1174_fu_32048_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56365:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_28_fu_29450_p2' generates 1 bits.
[2025-10-21 18:09:33,366] 56365 | assign zext_ln840_11_fu_29456_p1 = icmp_ln1039_28_fu_29450_p2;
[2025-10-21 18:09:33,366]       |                                  ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56367:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1175_fu_32058_p2' generates 3 bits.
[2025-10-21 18:09:33,366] 56367 | assign zext_ln840_120_fu_32064_p1 = add_ln840_1175_fu_32058_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56369:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_178_fu_32230_p2' generates 1 bits.
[2025-10-21 18:09:33,366] 56369 | assign zext_ln840_121_fu_32236_p1 = icmp_ln1039_178_fu_32230_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56371:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1179_fu_32246_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56371 | assign zext_ln840_122_fu_32252_p1 = add_ln840_1179_fu_32246_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56373:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1180_fu_32256_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56373 | assign zext_ln840_123_fu_32262_p1 = add_ln840_1180_fu_32256_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56375:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1181_fu_32266_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56375 | assign zext_ln840_124_fu_32272_p1 = add_ln840_1181_fu_32266_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56377:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1183_fu_32282_p2' generates 3 bits.
[2025-10-21 18:09:33,366] 56377 | assign zext_ln840_125_fu_32288_p1 = add_ln840_1183_fu_32282_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56379:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1184_fu_32292_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56379 | assign zext_ln840_126_fu_32298_p1 = add_ln840_1184_fu_32292_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56381:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1185_fu_32302_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56381 | assign zext_ln840_127_fu_32308_p1 = add_ln840_1185_fu_32302_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56383:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1186_fu_32312_p2' generates 3 bits.
[2025-10-21 18:09:33,366] 56383 | assign zext_ln840_128_fu_32318_p1 = add_ln840_1186_fu_32312_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56385:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1187_fu_32322_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56385 | assign zext_ln840_129_fu_32328_p1 = add_ln840_1187_fu_32322_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56387:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1039_fu_29466_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56387 | assign zext_ln840_12_fu_29472_p1 = add_ln840_1039_fu_29466_p2;
[2025-10-21 18:09:33,366]       |                                  ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56389:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1188_fu_32332_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56389 | assign zext_ln840_130_fu_32338_p1 = add_ln840_1188_fu_32332_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56391:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1189_fu_32342_p2' generates 3 bits.
[2025-10-21 18:09:33,366] 56391 | assign zext_ln840_131_fu_32348_p1 = add_ln840_1189_fu_32342_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56393:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_193_fu_32504_p2' generates 1 bits.
[2025-10-21 18:09:33,366] 56393 | assign zext_ln840_132_fu_32510_p1 = icmp_ln1039_193_fu_32504_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56395:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1193_fu_32520_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56395 | assign zext_ln840_133_fu_32526_p1 = add_ln840_1193_fu_32520_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56397:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1194_fu_32530_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56397 | assign zext_ln840_134_fu_32536_p1 = add_ln840_1194_fu_32530_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56399:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1195_fu_32540_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56399 | assign zext_ln840_135_fu_32546_p1 = add_ln840_1195_fu_32540_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56401:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1197_fu_32556_p2' generates 3 bits.
[2025-10-21 18:09:33,366] 56401 | assign zext_ln840_136_fu_32562_p1 = add_ln840_1197_fu_32556_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56403:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1198_fu_32566_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56403 | assign zext_ln840_137_fu_32572_p1 = add_ln840_1198_fu_32566_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56405:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1199_fu_32576_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56405 | assign zext_ln840_138_fu_32582_p1 = add_ln840_1199_fu_32576_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56407:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1200_fu_32586_p2' generates 3 bits.
[2025-10-21 18:09:33,366] 56407 | assign zext_ln840_139_fu_32592_p1 = add_ln840_1200_fu_32586_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56409:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1040_fu_29476_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56409 | assign zext_ln840_13_fu_29482_p1 = add_ln840_1040_fu_29476_p2;
[2025-10-21 18:09:33,366]       |                                  ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56411:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1201_fu_32596_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56411 | assign zext_ln840_140_fu_32602_p1 = add_ln840_1201_fu_32596_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56413:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1202_fu_32606_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56413 | assign zext_ln840_141_fu_32612_p1 = add_ln840_1202_fu_32606_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56415:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1203_fu_32616_p2' generates 3 bits.
[2025-10-21 18:09:33,366] 56415 | assign zext_ln840_142_fu_32622_p1 = add_ln840_1203_fu_32616_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56417:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_208_fu_32778_p2' generates 1 bits.
[2025-10-21 18:09:33,366] 56417 | assign zext_ln840_143_fu_32784_p1 = icmp_ln1039_208_fu_32778_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,366] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56419:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1207_fu_32794_p2' generates 2 bits.
[2025-10-21 18:09:33,366] 56419 | assign zext_ln840_144_fu_32800_p1 = add_ln840_1207_fu_32794_p2;
[2025-10-21 18:09:33,366]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56421:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1208_fu_32804_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56421 | assign zext_ln840_145_fu_32810_p1 = add_ln840_1208_fu_32804_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56423:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1209_fu_32814_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56423 | assign zext_ln840_146_fu_32820_p1 = add_ln840_1209_fu_32814_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56425:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1211_fu_32830_p2' generates 3 bits.
[2025-10-21 18:09:33,367] 56425 | assign zext_ln840_147_fu_32836_p1 = add_ln840_1211_fu_32830_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56427:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1212_fu_32840_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56427 | assign zext_ln840_148_fu_32846_p1 = add_ln840_1212_fu_32840_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56429:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1213_fu_32850_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56429 | assign zext_ln840_149_fu_32856_p1 = add_ln840_1213_fu_32850_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56431:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1041_fu_29486_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56431 | assign zext_ln840_14_fu_29492_p1 = add_ln840_1041_fu_29486_p2;
[2025-10-21 18:09:33,367]       |                                  ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56433:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1214_fu_32860_p2' generates 3 bits.
[2025-10-21 18:09:33,367] 56433 | assign zext_ln840_150_fu_32866_p1 = add_ln840_1214_fu_32860_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56435:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1215_fu_32870_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56435 | assign zext_ln840_151_fu_32876_p1 = add_ln840_1215_fu_32870_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56437:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1216_fu_32880_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56437 | assign zext_ln840_152_fu_32886_p1 = add_ln840_1216_fu_32880_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56439:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1217_fu_32890_p2' generates 3 bits.
[2025-10-21 18:09:33,367] 56439 | assign zext_ln840_153_fu_32896_p1 = add_ln840_1217_fu_32890_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56441:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_223_fu_33052_p2' generates 1 bits.
[2025-10-21 18:09:33,367] 56441 | assign zext_ln840_154_fu_33058_p1 = icmp_ln1039_223_fu_33052_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56443:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1221_fu_33068_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56443 | assign zext_ln840_155_fu_33074_p1 = add_ln840_1221_fu_33068_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56445:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1222_fu_33078_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56445 | assign zext_ln840_156_fu_33084_p1 = add_ln840_1222_fu_33078_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56447:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1223_fu_33088_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56447 | assign zext_ln840_157_fu_33094_p1 = add_ln840_1223_fu_33088_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56449:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1225_fu_33104_p2' generates 3 bits.
[2025-10-21 18:09:33,367] 56449 | assign zext_ln840_158_fu_33110_p1 = add_ln840_1225_fu_33104_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56451:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1226_fu_33114_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56451 | assign zext_ln840_159_fu_33120_p1 = add_ln840_1226_fu_33114_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56453:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1043_fu_29502_p2' generates 3 bits.
[2025-10-21 18:09:33,367] 56453 | assign zext_ln840_15_fu_29508_p1 = add_ln840_1043_fu_29502_p2;
[2025-10-21 18:09:33,367]       |                                  ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56455:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1227_fu_33124_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56455 | assign zext_ln840_160_fu_33130_p1 = add_ln840_1227_fu_33124_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56457:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1228_fu_33134_p2' generates 3 bits.
[2025-10-21 18:09:33,367] 56457 | assign zext_ln840_161_fu_33140_p1 = add_ln840_1228_fu_33134_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56459:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1229_fu_33144_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56459 | assign zext_ln840_162_fu_33150_p1 = add_ln840_1229_fu_33144_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56461:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1230_fu_33154_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56461 | assign zext_ln840_163_fu_33160_p1 = add_ln840_1230_fu_33154_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56463:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1231_fu_33164_p2' generates 3 bits.
[2025-10-21 18:09:33,367] 56463 | assign zext_ln840_164_fu_33170_p1 = add_ln840_1231_fu_33164_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56465:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_238_fu_33326_p2' generates 1 bits.
[2025-10-21 18:09:33,367] 56465 | assign zext_ln840_165_fu_33332_p1 = icmp_ln1039_238_fu_33326_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56467:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1235_fu_33342_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56467 | assign zext_ln840_166_fu_33348_p1 = add_ln840_1235_fu_33342_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56469:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1236_fu_33352_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56469 | assign zext_ln840_167_fu_33358_p1 = add_ln840_1236_fu_33352_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56471:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1237_fu_33362_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56471 | assign zext_ln840_168_fu_33368_p1 = add_ln840_1237_fu_33362_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56473:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1239_fu_33378_p2' generates 3 bits.
[2025-10-21 18:09:33,367] 56473 | assign zext_ln840_169_fu_33384_p1 = add_ln840_1239_fu_33378_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56475:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1044_fu_29512_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56475 | assign zext_ln840_16_fu_29518_p1 = add_ln840_1044_fu_29512_p2;
[2025-10-21 18:09:33,367]       |                                  ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56477:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1240_fu_33388_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56477 | assign zext_ln840_170_fu_33394_p1 = add_ln840_1240_fu_33388_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56479:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1241_fu_33398_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56479 | assign zext_ln840_171_fu_33404_p1 = add_ln840_1241_fu_33398_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56481:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1242_fu_33408_p2' generates 3 bits.
[2025-10-21 18:09:33,367] 56481 | assign zext_ln840_172_fu_33414_p1 = add_ln840_1242_fu_33408_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56483:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1243_fu_33418_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56483 | assign zext_ln840_173_fu_33424_p1 = add_ln840_1243_fu_33418_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56485:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1244_fu_33428_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56485 | assign zext_ln840_174_fu_33434_p1 = add_ln840_1244_fu_33428_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56487:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1245_fu_33438_p2' generates 3 bits.
[2025-10-21 18:09:33,367] 56487 | assign zext_ln840_175_fu_33444_p1 = add_ln840_1245_fu_33438_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56489:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_253_fu_33610_p2' generates 1 bits.
[2025-10-21 18:09:33,367] 56489 | assign zext_ln840_176_fu_33616_p1 = icmp_ln1039_253_fu_33610_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56491:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1249_fu_33626_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56491 | assign zext_ln840_177_fu_33632_p1 = add_ln840_1249_fu_33626_p2;
[2025-10-21 18:09:33,367]       |                                   ^
[2025-10-21 18:09:33,367] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56493:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1250_fu_33636_p2' generates 2 bits.
[2025-10-21 18:09:33,367] 56493 | assign zext_ln840_178_fu_33642_p1 = add_ln840_1250_fu_33636_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56495:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1251_fu_33646_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56495 | assign zext_ln840_179_fu_33652_p1 = add_ln840_1251_fu_33646_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56497:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1045_fu_29522_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56497 | assign zext_ln840_17_fu_29528_p1 = add_ln840_1045_fu_29522_p2;
[2025-10-21 18:09:33,368]       |                                  ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56499:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1253_fu_33662_p2' generates 3 bits.
[2025-10-21 18:09:33,368] 56499 | assign zext_ln840_180_fu_33668_p1 = add_ln840_1253_fu_33662_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56501:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1254_fu_33672_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56501 | assign zext_ln840_181_fu_33678_p1 = add_ln840_1254_fu_33672_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56503:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1255_fu_33682_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56503 | assign zext_ln840_182_fu_33688_p1 = add_ln840_1255_fu_33682_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56505:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1256_fu_33692_p2' generates 3 bits.
[2025-10-21 18:09:33,368] 56505 | assign zext_ln840_183_fu_33698_p1 = add_ln840_1256_fu_33692_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56507:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1257_fu_33702_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56507 | assign zext_ln840_184_fu_33708_p1 = add_ln840_1257_fu_33702_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56509:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1258_fu_33712_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56509 | assign zext_ln840_185_fu_33718_p1 = add_ln840_1258_fu_33712_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56511:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1259_fu_33722_p2' generates 3 bits.
[2025-10-21 18:09:33,368] 56511 | assign zext_ln840_186_fu_33728_p1 = add_ln840_1259_fu_33722_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56513:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_268_fu_33884_p2' generates 1 bits.
[2025-10-21 18:09:33,368] 56513 | assign zext_ln840_187_fu_33890_p1 = icmp_ln1039_268_fu_33884_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56515:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1263_fu_33900_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56515 | assign zext_ln840_188_fu_33906_p1 = add_ln840_1263_fu_33900_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56517:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1264_fu_33910_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56517 | assign zext_ln840_189_fu_33916_p1 = add_ln840_1264_fu_33910_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56519:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1046_fu_29532_p2' generates 3 bits.
[2025-10-21 18:09:33,368] 56519 | assign zext_ln840_18_fu_29538_p1 = add_ln840_1046_fu_29532_p2;
[2025-10-21 18:09:33,368]       |                                  ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56521:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1265_fu_33920_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56521 | assign zext_ln840_190_fu_33926_p1 = add_ln840_1265_fu_33920_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56523:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1267_fu_33936_p2' generates 3 bits.
[2025-10-21 18:09:33,368] 56523 | assign zext_ln840_191_fu_33942_p1 = add_ln840_1267_fu_33936_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56525:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1268_fu_33946_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56525 | assign zext_ln840_192_fu_33952_p1 = add_ln840_1268_fu_33946_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56527:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1269_fu_33956_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56527 | assign zext_ln840_193_fu_33962_p1 = add_ln840_1269_fu_33956_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56529:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1270_fu_33966_p2' generates 3 bits.
[2025-10-21 18:09:33,368] 56529 | assign zext_ln840_194_fu_33972_p1 = add_ln840_1270_fu_33966_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56531:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1271_fu_33976_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56531 | assign zext_ln840_195_fu_33982_p1 = add_ln840_1271_fu_33976_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56533:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1272_fu_33986_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56533 | assign zext_ln840_196_fu_33992_p1 = add_ln840_1272_fu_33986_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56535:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1273_fu_33996_p2' generates 3 bits.
[2025-10-21 18:09:33,368] 56535 | assign zext_ln840_197_fu_34002_p1 = add_ln840_1273_fu_33996_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56537:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_283_fu_34158_p2' generates 1 bits.
[2025-10-21 18:09:33,368] 56537 | assign zext_ln840_198_fu_34164_p1 = icmp_ln1039_283_fu_34158_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56539:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1277_fu_34174_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56539 | assign zext_ln840_199_fu_34180_p1 = add_ln840_1277_fu_34174_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56541:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1047_fu_29542_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56541 | assign zext_ln840_19_fu_29548_p1 = add_ln840_1047_fu_29542_p2;
[2025-10-21 18:09:33,368]       |                                  ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56543:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1025_fu_29192_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56543 | assign zext_ln840_1_fu_29198_p1 = add_ln840_1025_fu_29192_p2;
[2025-10-21 18:09:33,368]       |                                 ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56545:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1278_fu_34184_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56545 | assign zext_ln840_200_fu_34190_p1 = add_ln840_1278_fu_34184_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56547:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1279_fu_34194_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56547 | assign zext_ln840_201_fu_34200_p1 = add_ln840_1279_fu_34194_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56549:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1281_fu_34210_p2' generates 3 bits.
[2025-10-21 18:09:33,368] 56549 | assign zext_ln840_202_fu_34216_p1 = add_ln840_1281_fu_34210_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56551:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1282_fu_34220_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56551 | assign zext_ln840_203_fu_34226_p1 = add_ln840_1282_fu_34220_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56553:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1283_fu_34230_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56553 | assign zext_ln840_204_fu_34236_p1 = add_ln840_1283_fu_34230_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56555:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1284_fu_34240_p2' generates 3 bits.
[2025-10-21 18:09:33,368] 56555 | assign zext_ln840_205_fu_34246_p1 = add_ln840_1284_fu_34240_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56557:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1285_fu_34250_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56557 | assign zext_ln840_206_fu_34256_p1 = add_ln840_1285_fu_34250_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56559:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1286_fu_34260_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56559 | assign zext_ln840_207_fu_34266_p1 = add_ln840_1286_fu_34260_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56561:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1287_fu_34270_p2' generates 3 bits.
[2025-10-21 18:09:33,368] 56561 | assign zext_ln840_208_fu_34276_p1 = add_ln840_1287_fu_34270_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56563:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_298_fu_34432_p2' generates 1 bits.
[2025-10-21 18:09:33,368] 56563 | assign zext_ln840_209_fu_34438_p1 = icmp_ln1039_298_fu_34432_p2;
[2025-10-21 18:09:33,368]       |                                   ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56565:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1048_fu_29552_p2' generates 2 bits.
[2025-10-21 18:09:33,368] 56565 | assign zext_ln840_20_fu_29558_p1 = add_ln840_1048_fu_29552_p2;
[2025-10-21 18:09:33,368]       |                                  ^
[2025-10-21 18:09:33,368] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56567:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1291_fu_34448_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56567 | assign zext_ln840_210_fu_34454_p1 = add_ln840_1291_fu_34448_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56569:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1292_fu_34458_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56569 | assign zext_ln840_211_fu_34464_p1 = add_ln840_1292_fu_34458_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56571:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1293_fu_34468_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56571 | assign zext_ln840_212_fu_34474_p1 = add_ln840_1293_fu_34468_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56573:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1295_fu_34484_p2' generates 3 bits.
[2025-10-21 18:09:33,369] 56573 | assign zext_ln840_213_fu_34490_p1 = add_ln840_1295_fu_34484_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56575:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1296_fu_34494_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56575 | assign zext_ln840_214_fu_34500_p1 = add_ln840_1296_fu_34494_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56577:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1297_fu_34504_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56577 | assign zext_ln840_215_fu_34510_p1 = add_ln840_1297_fu_34504_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56579:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1298_fu_34514_p2' generates 3 bits.
[2025-10-21 18:09:33,369] 56579 | assign zext_ln840_216_fu_34520_p1 = add_ln840_1298_fu_34514_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56581:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1299_fu_34524_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56581 | assign zext_ln840_217_fu_34530_p1 = add_ln840_1299_fu_34524_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56583:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1300_fu_34534_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56583 | assign zext_ln840_218_fu_34540_p1 = add_ln840_1300_fu_34534_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56585:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1301_fu_34544_p2' generates 3 bits.
[2025-10-21 18:09:33,369] 56585 | assign zext_ln840_219_fu_34550_p1 = add_ln840_1301_fu_34544_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56587:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1049_fu_29562_p2' generates 3 bits.
[2025-10-21 18:09:33,369] 56587 | assign zext_ln840_21_fu_29568_p1 = add_ln840_1049_fu_29562_p2;
[2025-10-21 18:09:33,369]       |                                  ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56589:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_313_fu_34706_p2' generates 1 bits.
[2025-10-21 18:09:33,369] 56589 | assign zext_ln840_220_fu_34712_p1 = icmp_ln1039_313_fu_34706_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56591:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1305_fu_34722_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56591 | assign zext_ln840_221_fu_34728_p1 = add_ln840_1305_fu_34722_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56593:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1306_fu_34732_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56593 | assign zext_ln840_222_fu_34738_p1 = add_ln840_1306_fu_34732_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56595:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1307_fu_34742_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56595 | assign zext_ln840_223_fu_34748_p1 = add_ln840_1307_fu_34742_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56597:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1309_fu_34758_p2' generates 3 bits.
[2025-10-21 18:09:33,369] 56597 | assign zext_ln840_224_fu_34764_p1 = add_ln840_1309_fu_34758_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56599:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1310_fu_34768_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56599 | assign zext_ln840_225_fu_34774_p1 = add_ln840_1310_fu_34768_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56601:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1311_fu_34778_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56601 | assign zext_ln840_226_fu_34784_p1 = add_ln840_1311_fu_34778_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56603:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1312_fu_34788_p2' generates 3 bits.
[2025-10-21 18:09:33,369] 56603 | assign zext_ln840_227_fu_34794_p1 = add_ln840_1312_fu_34788_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56605:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1313_fu_34798_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56605 | assign zext_ln840_228_fu_34804_p1 = add_ln840_1313_fu_34798_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56607:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1314_fu_34808_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56607 | assign zext_ln840_229_fu_34814_p1 = add_ln840_1314_fu_34808_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56609:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_43_fu_29724_p2' generates 1 bits.
[2025-10-21 18:09:33,369] 56609 | assign zext_ln840_22_fu_29730_p1 = icmp_ln1039_43_fu_29724_p2;
[2025-10-21 18:09:33,369]       |                                  ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56611:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1315_fu_34818_p2' generates 3 bits.
[2025-10-21 18:09:33,369] 56611 | assign zext_ln840_230_fu_34824_p1 = add_ln840_1315_fu_34818_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56613:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_328_fu_34980_p2' generates 1 bits.
[2025-10-21 18:09:33,369] 56613 | assign zext_ln840_231_fu_34986_p1 = icmp_ln1039_328_fu_34980_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56615:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1319_fu_34996_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56615 | assign zext_ln840_232_fu_35002_p1 = add_ln840_1319_fu_34996_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56617:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1320_fu_35006_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56617 | assign zext_ln840_233_fu_35012_p1 = add_ln840_1320_fu_35006_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56619:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1321_fu_35016_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56619 | assign zext_ln840_234_fu_35022_p1 = add_ln840_1321_fu_35016_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56621:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1323_fu_35032_p2' generates 3 bits.
[2025-10-21 18:09:33,369] 56621 | assign zext_ln840_235_fu_35038_p1 = add_ln840_1323_fu_35032_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56623:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1324_fu_35042_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56623 | assign zext_ln840_236_fu_35048_p1 = add_ln840_1324_fu_35042_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56625:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1325_fu_35052_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56625 | assign zext_ln840_237_fu_35058_p1 = add_ln840_1325_fu_35052_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56627:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1326_fu_35062_p2' generates 3 bits.
[2025-10-21 18:09:33,369] 56627 | assign zext_ln840_238_fu_35068_p1 = add_ln840_1326_fu_35062_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56629:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1327_fu_35072_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56629 | assign zext_ln840_239_fu_35078_p1 = add_ln840_1327_fu_35072_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56631:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1053_fu_29740_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56631 | assign zext_ln840_23_fu_29746_p1 = add_ln840_1053_fu_29740_p2;
[2025-10-21 18:09:33,369]       |                                  ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56633:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1328_fu_35082_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56633 | assign zext_ln840_240_fu_35088_p1 = add_ln840_1328_fu_35082_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56635:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1329_fu_35092_p2' generates 3 bits.
[2025-10-21 18:09:33,369] 56635 | assign zext_ln840_241_fu_35098_p1 = add_ln840_1329_fu_35092_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56637:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_343_fu_35254_p2' generates 1 bits.
[2025-10-21 18:09:33,369] 56637 | assign zext_ln840_242_fu_35260_p1 = icmp_ln1039_343_fu_35254_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,369] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56639:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1333_fu_35270_p2' generates 2 bits.
[2025-10-21 18:09:33,369] 56639 | assign zext_ln840_243_fu_35276_p1 = add_ln840_1333_fu_35270_p2;
[2025-10-21 18:09:33,369]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56641:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1334_fu_35280_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56641 | assign zext_ln840_244_fu_35286_p1 = add_ln840_1334_fu_35280_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56643:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1335_fu_35290_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56643 | assign zext_ln840_245_fu_35296_p1 = add_ln840_1335_fu_35290_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56645:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1337_fu_35306_p2' generates 3 bits.
[2025-10-21 18:09:33,370] 56645 | assign zext_ln840_246_fu_35312_p1 = add_ln840_1337_fu_35306_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56647:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1338_fu_35316_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56647 | assign zext_ln840_247_fu_35322_p1 = add_ln840_1338_fu_35316_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56649:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1339_fu_35326_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56649 | assign zext_ln840_248_fu_35332_p1 = add_ln840_1339_fu_35326_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56651:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1340_fu_35336_p2' generates 3 bits.
[2025-10-21 18:09:33,370] 56651 | assign zext_ln840_249_fu_35342_p1 = add_ln840_1340_fu_35336_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56653:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1054_fu_29750_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56653 | assign zext_ln840_24_fu_29756_p1 = add_ln840_1054_fu_29750_p2;
[2025-10-21 18:09:33,370]       |                                  ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56655:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1341_fu_35346_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56655 | assign zext_ln840_250_fu_35352_p1 = add_ln840_1341_fu_35346_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56657:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1342_fu_35356_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56657 | assign zext_ln840_251_fu_35362_p1 = add_ln840_1342_fu_35356_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56659:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1343_fu_35366_p2' generates 3 bits.
[2025-10-21 18:09:33,370] 56659 | assign zext_ln840_252_fu_35372_p1 = add_ln840_1343_fu_35366_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56661:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_358_fu_35528_p2' generates 1 bits.
[2025-10-21 18:09:33,370] 56661 | assign zext_ln840_253_fu_35534_p1 = icmp_ln1039_358_fu_35528_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56663:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1347_fu_35544_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56663 | assign zext_ln840_254_fu_35550_p1 = add_ln840_1347_fu_35544_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56665:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1348_fu_35554_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56665 | assign zext_ln840_255_fu_35560_p1 = add_ln840_1348_fu_35554_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56667:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1349_fu_35564_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56667 | assign zext_ln840_256_fu_35570_p1 = add_ln840_1349_fu_35564_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56669:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1351_fu_35580_p2' generates 3 bits.
[2025-10-21 18:09:33,370] 56669 | assign zext_ln840_257_fu_35586_p1 = add_ln840_1351_fu_35580_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56671:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1352_fu_35590_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56671 | assign zext_ln840_258_fu_35596_p1 = add_ln840_1352_fu_35590_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56673:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1353_fu_35600_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56673 | assign zext_ln840_259_fu_35606_p1 = add_ln840_1353_fu_35600_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56675:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1055_fu_29760_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56675 | assign zext_ln840_25_fu_29766_p1 = add_ln840_1055_fu_29760_p2;
[2025-10-21 18:09:33,370]       |                                  ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56677:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1354_fu_35610_p2' generates 3 bits.
[2025-10-21 18:09:33,370] 56677 | assign zext_ln840_260_fu_35616_p1 = add_ln840_1354_fu_35610_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56679:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1355_fu_35620_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56679 | assign zext_ln840_261_fu_35626_p1 = add_ln840_1355_fu_35620_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56681:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1356_fu_35630_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56681 | assign zext_ln840_262_fu_35636_p1 = add_ln840_1356_fu_35630_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56683:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1357_fu_35640_p2' generates 3 bits.
[2025-10-21 18:09:33,370] 56683 | assign zext_ln840_263_fu_35646_p1 = add_ln840_1357_fu_35640_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56685:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_373_fu_35802_p2' generates 1 bits.
[2025-10-21 18:09:33,370] 56685 | assign zext_ln840_264_fu_35808_p1 = icmp_ln1039_373_fu_35802_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56687:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1361_fu_35818_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56687 | assign zext_ln840_265_fu_35824_p1 = add_ln840_1361_fu_35818_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56689:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1362_fu_35828_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56689 | assign zext_ln840_266_fu_35834_p1 = add_ln840_1362_fu_35828_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56691:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1363_fu_35838_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56691 | assign zext_ln840_267_fu_35844_p1 = add_ln840_1363_fu_35838_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56693:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1365_fu_35854_p2' generates 3 bits.
[2025-10-21 18:09:33,370] 56693 | assign zext_ln840_268_fu_35860_p1 = add_ln840_1365_fu_35854_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56695:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1366_fu_35864_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56695 | assign zext_ln840_269_fu_35870_p1 = add_ln840_1366_fu_35864_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56697:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1057_fu_29776_p2' generates 3 bits.
[2025-10-21 18:09:33,370] 56697 | assign zext_ln840_26_fu_29782_p1 = add_ln840_1057_fu_29776_p2;
[2025-10-21 18:09:33,370]       |                                  ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56699:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1367_fu_35874_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56699 | assign zext_ln840_270_fu_35880_p1 = add_ln840_1367_fu_35874_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56701:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1368_fu_35884_p2' generates 3 bits.
[2025-10-21 18:09:33,370] 56701 | assign zext_ln840_271_fu_35890_p1 = add_ln840_1368_fu_35884_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56703:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1369_fu_35894_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56703 | assign zext_ln840_272_fu_35900_p1 = add_ln840_1369_fu_35894_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56705:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1370_fu_35904_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56705 | assign zext_ln840_273_fu_35910_p1 = add_ln840_1370_fu_35904_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56707:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1371_fu_35914_p2' generates 3 bits.
[2025-10-21 18:09:33,370] 56707 | assign zext_ln840_274_fu_35920_p1 = add_ln840_1371_fu_35914_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56709:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_388_fu_36096_p2' generates 1 bits.
[2025-10-21 18:09:33,370] 56709 | assign zext_ln840_275_fu_36102_p1 = icmp_ln1039_388_fu_36096_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56711:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1375_fu_36112_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56711 | assign zext_ln840_276_fu_36118_p1 = add_ln840_1375_fu_36112_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,370] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56713:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1376_fu_36122_p2' generates 2 bits.
[2025-10-21 18:09:33,370] 56713 | assign zext_ln840_277_fu_36128_p1 = add_ln840_1376_fu_36122_p2;
[2025-10-21 18:09:33,370]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56715:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1377_fu_36132_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56715 | assign zext_ln840_278_fu_36138_p1 = add_ln840_1377_fu_36132_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56717:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1379_fu_36148_p2' generates 3 bits.
[2025-10-21 18:09:33,371] 56717 | assign zext_ln840_279_fu_36154_p1 = add_ln840_1379_fu_36148_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56719:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1058_fu_29786_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56719 | assign zext_ln840_27_fu_29792_p1 = add_ln840_1058_fu_29786_p2;
[2025-10-21 18:09:33,371]       |                                  ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56721:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1380_fu_36158_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56721 | assign zext_ln840_280_fu_36164_p1 = add_ln840_1380_fu_36158_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56723:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1381_fu_36168_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56723 | assign zext_ln840_281_fu_36174_p1 = add_ln840_1381_fu_36168_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56725:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1382_fu_36178_p2' generates 3 bits.
[2025-10-21 18:09:33,371] 56725 | assign zext_ln840_282_fu_36184_p1 = add_ln840_1382_fu_36178_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56727:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1383_fu_36188_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56727 | assign zext_ln840_283_fu_36194_p1 = add_ln840_1383_fu_36188_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56729:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1384_fu_36198_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56729 | assign zext_ln840_284_fu_36204_p1 = add_ln840_1384_fu_36198_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56731:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1385_fu_36208_p2' generates 3 bits.
[2025-10-21 18:09:33,371] 56731 | assign zext_ln840_285_fu_36214_p1 = add_ln840_1385_fu_36208_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56733:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_403_fu_36370_p2' generates 1 bits.
[2025-10-21 18:09:33,371] 56733 | assign zext_ln840_286_fu_36376_p1 = icmp_ln1039_403_fu_36370_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56735:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1389_fu_36386_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56735 | assign zext_ln840_287_fu_36392_p1 = add_ln840_1389_fu_36386_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56737:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1390_fu_36396_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56737 | assign zext_ln840_288_fu_36402_p1 = add_ln840_1390_fu_36396_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56739:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1391_fu_36406_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56739 | assign zext_ln840_289_fu_36412_p1 = add_ln840_1391_fu_36406_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56741:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1059_fu_29796_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56741 | assign zext_ln840_28_fu_29802_p1 = add_ln840_1059_fu_29796_p2;
[2025-10-21 18:09:33,371]       |                                  ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56743:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1393_fu_36422_p2' generates 3 bits.
[2025-10-21 18:09:33,371] 56743 | assign zext_ln840_290_fu_36428_p1 = add_ln840_1393_fu_36422_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56745:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1394_fu_36432_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56745 | assign zext_ln840_291_fu_36438_p1 = add_ln840_1394_fu_36432_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56747:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1395_fu_36442_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56747 | assign zext_ln840_292_fu_36448_p1 = add_ln840_1395_fu_36442_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56749:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1396_fu_36452_p2' generates 3 bits.
[2025-10-21 18:09:33,371] 56749 | assign zext_ln840_293_fu_36458_p1 = add_ln840_1396_fu_36452_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56751:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1397_fu_36462_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56751 | assign zext_ln840_294_fu_36468_p1 = add_ln840_1397_fu_36462_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56753:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1398_fu_36472_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56753 | assign zext_ln840_295_fu_36478_p1 = add_ln840_1398_fu_36472_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56755:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1399_fu_36482_p2' generates 3 bits.
[2025-10-21 18:09:33,371] 56755 | assign zext_ln840_296_fu_36488_p1 = add_ln840_1399_fu_36482_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56757:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_418_fu_36654_p2' generates 1 bits.
[2025-10-21 18:09:33,371] 56757 | assign zext_ln840_297_fu_36660_p1 = icmp_ln1039_418_fu_36654_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56759:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1403_fu_36670_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56759 | assign zext_ln840_298_fu_36676_p1 = add_ln840_1403_fu_36670_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56761:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1404_fu_36680_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56761 | assign zext_ln840_299_fu_36686_p1 = add_ln840_1404_fu_36680_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56763:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1060_fu_29806_p2' generates 3 bits.
[2025-10-21 18:09:33,371] 56763 | assign zext_ln840_29_fu_29812_p1 = add_ln840_1060_fu_29806_p2;
[2025-10-21 18:09:33,371]       |                                  ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56765:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1026_fu_29202_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56765 | assign zext_ln840_2_fu_29208_p1 = add_ln840_1026_fu_29202_p2;
[2025-10-21 18:09:33,371]       |                                 ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56767:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1405_fu_36690_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56767 | assign zext_ln840_300_fu_36696_p1 = add_ln840_1405_fu_36690_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56769:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1407_fu_36706_p2' generates 3 bits.
[2025-10-21 18:09:33,371] 56769 | assign zext_ln840_301_fu_36712_p1 = add_ln840_1407_fu_36706_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56771:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1408_fu_36716_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56771 | assign zext_ln840_302_fu_36722_p1 = add_ln840_1408_fu_36716_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56773:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1409_fu_36726_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56773 | assign zext_ln840_303_fu_36732_p1 = add_ln840_1409_fu_36726_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56775:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1410_fu_36736_p2' generates 3 bits.
[2025-10-21 18:09:33,371] 56775 | assign zext_ln840_304_fu_36742_p1 = add_ln840_1410_fu_36736_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56777:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1411_fu_36746_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56777 | assign zext_ln840_305_fu_36752_p1 = add_ln840_1411_fu_36746_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56779:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1412_fu_36756_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56779 | assign zext_ln840_306_fu_36762_p1 = add_ln840_1412_fu_36756_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56781:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1413_fu_36766_p2' generates 3 bits.
[2025-10-21 18:09:33,371] 56781 | assign zext_ln840_307_fu_36772_p1 = add_ln840_1413_fu_36766_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56783:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_433_fu_36928_p2' generates 1 bits.
[2025-10-21 18:09:33,371] 56783 | assign zext_ln840_308_fu_36934_p1 = icmp_ln1039_433_fu_36928_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56785:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1417_fu_36944_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56785 | assign zext_ln840_309_fu_36950_p1 = add_ln840_1417_fu_36944_p2;
[2025-10-21 18:09:33,371]       |                                   ^
[2025-10-21 18:09:33,371] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56787:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1061_fu_29816_p2' generates 2 bits.
[2025-10-21 18:09:33,371] 56787 | assign zext_ln840_30_fu_29822_p1 = add_ln840_1061_fu_29816_p2;
[2025-10-21 18:09:33,372]       |                                  ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56789:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1418_fu_36954_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56789 | assign zext_ln840_310_fu_36960_p1 = add_ln840_1418_fu_36954_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56791:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1419_fu_36964_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56791 | assign zext_ln840_311_fu_36970_p1 = add_ln840_1419_fu_36964_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56793:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1421_fu_36980_p2' generates 3 bits.
[2025-10-21 18:09:33,372] 56793 | assign zext_ln840_312_fu_36986_p1 = add_ln840_1421_fu_36980_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56795:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1422_fu_36990_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56795 | assign zext_ln840_313_fu_36996_p1 = add_ln840_1422_fu_36990_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56797:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1423_fu_37000_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56797 | assign zext_ln840_314_fu_37006_p1 = add_ln840_1423_fu_37000_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56799:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1424_fu_37010_p2' generates 3 bits.
[2025-10-21 18:09:33,372] 56799 | assign zext_ln840_315_fu_37016_p1 = add_ln840_1424_fu_37010_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56801:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1425_fu_37020_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56801 | assign zext_ln840_316_fu_37026_p1 = add_ln840_1425_fu_37020_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56803:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1426_fu_37030_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56803 | assign zext_ln840_317_fu_37036_p1 = add_ln840_1426_fu_37030_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56805:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1427_fu_37040_p2' generates 3 bits.
[2025-10-21 18:09:33,372] 56805 | assign zext_ln840_318_fu_37046_p1 = add_ln840_1427_fu_37040_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56807:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_448_fu_37202_p2' generates 1 bits.
[2025-10-21 18:09:33,372] 56807 | assign zext_ln840_319_fu_37208_p1 = icmp_ln1039_448_fu_37202_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56809:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1062_fu_29826_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56809 | assign zext_ln840_31_fu_29832_p1 = add_ln840_1062_fu_29826_p2;
[2025-10-21 18:09:33,372]       |                                  ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56811:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1431_fu_37218_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56811 | assign zext_ln840_320_fu_37224_p1 = add_ln840_1431_fu_37218_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56813:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1432_fu_37228_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56813 | assign zext_ln840_321_fu_37234_p1 = add_ln840_1432_fu_37228_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56815:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1433_fu_37238_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56815 | assign zext_ln840_322_fu_37244_p1 = add_ln840_1433_fu_37238_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56817:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1435_fu_37254_p2' generates 3 bits.
[2025-10-21 18:09:33,372] 56817 | assign zext_ln840_323_fu_37260_p1 = add_ln840_1435_fu_37254_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56819:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1436_fu_37264_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56819 | assign zext_ln840_324_fu_37270_p1 = add_ln840_1436_fu_37264_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56821:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1437_fu_37274_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56821 | assign zext_ln840_325_fu_37280_p1 = add_ln840_1437_fu_37274_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56823:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1438_fu_37284_p2' generates 3 bits.
[2025-10-21 18:09:33,372] 56823 | assign zext_ln840_326_fu_37290_p1 = add_ln840_1438_fu_37284_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56825:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1439_fu_37294_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56825 | assign zext_ln840_327_fu_37300_p1 = add_ln840_1439_fu_37294_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56827:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1440_fu_37304_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56827 | assign zext_ln840_328_fu_37310_p1 = add_ln840_1440_fu_37304_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56829:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1441_fu_37314_p2' generates 3 bits.
[2025-10-21 18:09:33,372] 56829 | assign zext_ln840_329_fu_37320_p1 = add_ln840_1441_fu_37314_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56831:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1063_fu_29836_p2' generates 3 bits.
[2025-10-21 18:09:33,372] 56831 | assign zext_ln840_32_fu_29842_p1 = add_ln840_1063_fu_29836_p2;
[2025-10-21 18:09:33,372]       |                                  ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56833:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_463_fu_37486_p2' generates 1 bits.
[2025-10-21 18:09:33,372] 56833 | assign zext_ln840_330_fu_37492_p1 = icmp_ln1039_463_fu_37486_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56835:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1445_fu_37502_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56835 | assign zext_ln840_331_fu_37508_p1 = add_ln840_1445_fu_37502_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56837:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1446_fu_37512_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56837 | assign zext_ln840_332_fu_37518_p1 = add_ln840_1446_fu_37512_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56839:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1447_fu_37522_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56839 | assign zext_ln840_333_fu_37528_p1 = add_ln840_1447_fu_37522_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56841:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1449_fu_37538_p2' generates 3 bits.
[2025-10-21 18:09:33,372] 56841 | assign zext_ln840_334_fu_37544_p1 = add_ln840_1449_fu_37538_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56843:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1450_fu_37548_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56843 | assign zext_ln840_335_fu_37554_p1 = add_ln840_1450_fu_37548_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56845:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1451_fu_37558_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56845 | assign zext_ln840_336_fu_37564_p1 = add_ln840_1451_fu_37558_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56847:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1452_fu_37568_p2' generates 3 bits.
[2025-10-21 18:09:33,372] 56847 | assign zext_ln840_337_fu_37574_p1 = add_ln840_1452_fu_37568_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56849:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1453_fu_37578_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56849 | assign zext_ln840_338_fu_37584_p1 = add_ln840_1453_fu_37578_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56851:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1454_fu_37588_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56851 | assign zext_ln840_339_fu_37594_p1 = add_ln840_1454_fu_37588_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56853:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_58_fu_30008_p2' generates 1 bits.
[2025-10-21 18:09:33,372] 56853 | assign zext_ln840_33_fu_30014_p1 = icmp_ln1039_58_fu_30008_p2;
[2025-10-21 18:09:33,372]       |                                  ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56855:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1455_fu_37598_p2' generates 3 bits.
[2025-10-21 18:09:33,372] 56855 | assign zext_ln840_340_fu_37604_p1 = add_ln840_1455_fu_37598_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56857:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_478_fu_37760_p2' generates 1 bits.
[2025-10-21 18:09:33,372] 56857 | assign zext_ln840_341_fu_37766_p1 = icmp_ln1039_478_fu_37760_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56859:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1459_fu_37776_p2' generates 2 bits.
[2025-10-21 18:09:33,372] 56859 | assign zext_ln840_342_fu_37782_p1 = add_ln840_1459_fu_37776_p2;
[2025-10-21 18:09:33,372]       |                                   ^
[2025-10-21 18:09:33,372] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56861:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1460_fu_37786_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56861 | assign zext_ln840_343_fu_37792_p1 = add_ln840_1460_fu_37786_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56863:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1461_fu_37796_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56863 | assign zext_ln840_344_fu_37802_p1 = add_ln840_1461_fu_37796_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56865:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1463_fu_37812_p2' generates 3 bits.
[2025-10-21 18:09:33,373] 56865 | assign zext_ln840_345_fu_37818_p1 = add_ln840_1463_fu_37812_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56867:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1464_fu_37822_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56867 | assign zext_ln840_346_fu_37828_p1 = add_ln840_1464_fu_37822_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56869:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1465_fu_37832_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56869 | assign zext_ln840_347_fu_37838_p1 = add_ln840_1465_fu_37832_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56871:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1466_fu_37842_p2' generates 3 bits.
[2025-10-21 18:09:33,373] 56871 | assign zext_ln840_348_fu_37848_p1 = add_ln840_1466_fu_37842_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56873:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1467_fu_37852_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56873 | assign zext_ln840_349_fu_37858_p1 = add_ln840_1467_fu_37852_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56875:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1067_fu_30024_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56875 | assign zext_ln840_34_fu_30030_p1 = add_ln840_1067_fu_30024_p2;
[2025-10-21 18:09:33,373]       |                                  ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56877:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1468_fu_37862_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56877 | assign zext_ln840_350_fu_37868_p1 = add_ln840_1468_fu_37862_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56879:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1469_fu_37872_p2' generates 3 bits.
[2025-10-21 18:09:33,373] 56879 | assign zext_ln840_351_fu_37878_p1 = add_ln840_1469_fu_37872_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56881:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_493_fu_38034_p2' generates 1 bits.
[2025-10-21 18:09:33,373] 56881 | assign zext_ln840_352_fu_38040_p1 = icmp_ln1039_493_fu_38034_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56883:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1473_fu_38050_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56883 | assign zext_ln840_353_fu_38056_p1 = add_ln840_1473_fu_38050_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56885:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1474_fu_38060_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56885 | assign zext_ln840_354_fu_38066_p1 = add_ln840_1474_fu_38060_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56887:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1475_fu_38070_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56887 | assign zext_ln840_355_fu_38076_p1 = add_ln840_1475_fu_38070_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56889:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1477_fu_38086_p2' generates 3 bits.
[2025-10-21 18:09:33,373] 56889 | assign zext_ln840_356_fu_38092_p1 = add_ln840_1477_fu_38086_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56891:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1478_fu_38096_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56891 | assign zext_ln840_357_fu_38102_p1 = add_ln840_1478_fu_38096_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56893:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1479_fu_38106_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56893 | assign zext_ln840_358_fu_38112_p1 = add_ln840_1479_fu_38106_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56895:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1480_fu_38116_p2' generates 3 bits.
[2025-10-21 18:09:33,373] 56895 | assign zext_ln840_359_fu_38122_p1 = add_ln840_1480_fu_38116_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56897:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1068_fu_30034_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56897 | assign zext_ln840_35_fu_30040_p1 = add_ln840_1068_fu_30034_p2;
[2025-10-21 18:09:33,373]       |                                  ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56899:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1481_fu_38126_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56899 | assign zext_ln840_360_fu_38132_p1 = add_ln840_1481_fu_38126_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56901:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1482_fu_38136_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56901 | assign zext_ln840_361_fu_38142_p1 = add_ln840_1482_fu_38136_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56903:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1483_fu_38146_p2' generates 3 bits.
[2025-10-21 18:09:33,373] 56903 | assign zext_ln840_362_fu_38152_p1 = add_ln840_1483_fu_38146_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56905:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_508_fu_38308_p2' generates 1 bits.
[2025-10-21 18:09:33,373] 56905 | assign zext_ln840_363_fu_38314_p1 = icmp_ln1039_508_fu_38308_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56907:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1487_fu_38324_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56907 | assign zext_ln840_364_fu_38330_p1 = add_ln840_1487_fu_38324_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56909:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1488_fu_38334_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56909 | assign zext_ln840_365_fu_38340_p1 = add_ln840_1488_fu_38334_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56911:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1489_fu_38344_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56911 | assign zext_ln840_366_fu_38350_p1 = add_ln840_1489_fu_38344_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56913:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1491_fu_38360_p2' generates 3 bits.
[2025-10-21 18:09:33,373] 56913 | assign zext_ln840_367_fu_38366_p1 = add_ln840_1491_fu_38360_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56915:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1492_fu_38370_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56915 | assign zext_ln840_368_fu_38376_p1 = add_ln840_1492_fu_38370_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56917:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1493_fu_38380_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56917 | assign zext_ln840_369_fu_38386_p1 = add_ln840_1493_fu_38380_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56919:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1069_fu_30044_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56919 | assign zext_ln840_36_fu_30050_p1 = add_ln840_1069_fu_30044_p2;
[2025-10-21 18:09:33,373]       |                                  ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56921:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1494_fu_38390_p2' generates 3 bits.
[2025-10-21 18:09:33,373] 56921 | assign zext_ln840_370_fu_38396_p1 = add_ln840_1494_fu_38390_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56923:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1495_fu_38400_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56923 | assign zext_ln840_371_fu_38406_p1 = add_ln840_1495_fu_38400_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56925:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1496_fu_38410_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56925 | assign zext_ln840_372_fu_38416_p1 = add_ln840_1496_fu_38410_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56927:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1497_fu_38420_p2' generates 3 bits.
[2025-10-21 18:09:33,373] 56927 | assign zext_ln840_373_fu_38426_p1 = add_ln840_1497_fu_38420_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56929:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_523_fu_38582_p2' generates 1 bits.
[2025-10-21 18:09:33,373] 56929 | assign zext_ln840_374_fu_38588_p1 = icmp_ln1039_523_fu_38582_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56931:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1501_fu_38598_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56931 | assign zext_ln840_375_fu_38604_p1 = add_ln840_1501_fu_38598_p2;
[2025-10-21 18:09:33,373]       |                                   ^
[2025-10-21 18:09:33,373] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56933:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1502_fu_38608_p2' generates 2 bits.
[2025-10-21 18:09:33,373] 56933 | assign zext_ln840_376_fu_38614_p1 = add_ln840_1502_fu_38608_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56935:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1503_fu_38618_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56935 | assign zext_ln840_377_fu_38624_p1 = add_ln840_1503_fu_38618_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56937:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1505_fu_38634_p2' generates 3 bits.
[2025-10-21 18:09:33,374] 56937 | assign zext_ln840_378_fu_38640_p1 = add_ln840_1505_fu_38634_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56939:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1506_fu_38644_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56939 | assign zext_ln840_379_fu_38650_p1 = add_ln840_1506_fu_38644_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56941:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1071_fu_30060_p2' generates 3 bits.
[2025-10-21 18:09:33,374] 56941 | assign zext_ln840_37_fu_30066_p1 = add_ln840_1071_fu_30060_p2;
[2025-10-21 18:09:33,374]       |                                  ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56943:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1507_fu_38654_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56943 | assign zext_ln840_380_fu_38660_p1 = add_ln840_1507_fu_38654_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56945:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1508_fu_38664_p2' generates 3 bits.
[2025-10-21 18:09:33,374] 56945 | assign zext_ln840_381_fu_38670_p1 = add_ln840_1508_fu_38664_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56947:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1509_fu_38674_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56947 | assign zext_ln840_382_fu_38680_p1 = add_ln840_1509_fu_38674_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56949:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1510_fu_38684_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56949 | assign zext_ln840_383_fu_38690_p1 = add_ln840_1510_fu_38684_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56951:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1511_fu_38694_p2' generates 3 bits.
[2025-10-21 18:09:33,374] 56951 | assign zext_ln840_384_fu_38700_p1 = add_ln840_1511_fu_38694_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56953:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_538_fu_38876_p2' generates 1 bits.
[2025-10-21 18:09:33,374] 56953 | assign zext_ln840_385_fu_38882_p1 = icmp_ln1039_538_fu_38876_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56955:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1515_fu_38892_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56955 | assign zext_ln840_386_fu_38898_p1 = add_ln840_1515_fu_38892_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56957:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1516_fu_38902_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56957 | assign zext_ln840_387_fu_38908_p1 = add_ln840_1516_fu_38902_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56959:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1517_fu_38912_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56959 | assign zext_ln840_388_fu_38918_p1 = add_ln840_1517_fu_38912_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56961:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1519_fu_38928_p2' generates 3 bits.
[2025-10-21 18:09:33,374] 56961 | assign zext_ln840_389_fu_38934_p1 = add_ln840_1519_fu_38928_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56963:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1072_fu_30070_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56963 | assign zext_ln840_38_fu_30076_p1 = add_ln840_1072_fu_30070_p2;
[2025-10-21 18:09:33,374]       |                                  ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56965:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1520_fu_38938_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56965 | assign zext_ln840_390_fu_38944_p1 = add_ln840_1520_fu_38938_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56967:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1521_fu_38948_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56967 | assign zext_ln840_391_fu_38954_p1 = add_ln840_1521_fu_38948_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56969:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1522_fu_38958_p2' generates 3 bits.
[2025-10-21 18:09:33,374] 56969 | assign zext_ln840_392_fu_38964_p1 = add_ln840_1522_fu_38958_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56971:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1523_fu_38968_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56971 | assign zext_ln840_393_fu_38974_p1 = add_ln840_1523_fu_38968_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56973:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1524_fu_38978_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56973 | assign zext_ln840_394_fu_38984_p1 = add_ln840_1524_fu_38978_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56975:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1525_fu_38988_p2' generates 3 bits.
[2025-10-21 18:09:33,374] 56975 | assign zext_ln840_395_fu_38994_p1 = add_ln840_1525_fu_38988_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56977:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_553_fu_39160_p2' generates 1 bits.
[2025-10-21 18:09:33,374] 56977 | assign zext_ln840_396_fu_39166_p1 = icmp_ln1039_553_fu_39160_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56979:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1529_fu_39176_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56979 | assign zext_ln840_397_fu_39182_p1 = add_ln840_1529_fu_39176_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56981:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1530_fu_39186_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56981 | assign zext_ln840_398_fu_39192_p1 = add_ln840_1530_fu_39186_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56983:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1531_fu_39196_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56983 | assign zext_ln840_399_fu_39202_p1 = add_ln840_1531_fu_39196_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56985:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1073_fu_30080_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56985 | assign zext_ln840_39_fu_30086_p1 = add_ln840_1073_fu_30080_p2;
[2025-10-21 18:09:33,374]       |                                  ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56987:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1027_fu_29212_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56987 | assign zext_ln840_3_fu_29218_p1 = add_ln840_1027_fu_29212_p2;
[2025-10-21 18:09:33,374]       |                                 ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56989:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1533_fu_39212_p2' generates 3 bits.
[2025-10-21 18:09:33,374] 56989 | assign zext_ln840_400_fu_39218_p1 = add_ln840_1533_fu_39212_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56991:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1534_fu_39222_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56991 | assign zext_ln840_401_fu_39228_p1 = add_ln840_1534_fu_39222_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56993:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1535_fu_39232_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56993 | assign zext_ln840_402_fu_39238_p1 = add_ln840_1535_fu_39232_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56995:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1536_fu_39242_p2' generates 3 bits.
[2025-10-21 18:09:33,374] 56995 | assign zext_ln840_403_fu_39248_p1 = add_ln840_1536_fu_39242_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56997:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1537_fu_39252_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56997 | assign zext_ln840_404_fu_39258_p1 = add_ln840_1537_fu_39252_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:56999:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1538_fu_39262_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 56999 | assign zext_ln840_405_fu_39268_p1 = add_ln840_1538_fu_39262_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57001:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1539_fu_39272_p2' generates 3 bits.
[2025-10-21 18:09:33,374] 57001 | assign zext_ln840_406_fu_39278_p1 = add_ln840_1539_fu_39272_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57003:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_568_fu_39434_p2' generates 1 bits.
[2025-10-21 18:09:33,374] 57003 | assign zext_ln840_407_fu_39440_p1 = icmp_ln1039_568_fu_39434_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,374] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57005:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1543_fu_39450_p2' generates 2 bits.
[2025-10-21 18:09:33,374] 57005 | assign zext_ln840_408_fu_39456_p1 = add_ln840_1543_fu_39450_p2;
[2025-10-21 18:09:33,374]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57007:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1544_fu_39460_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57007 | assign zext_ln840_409_fu_39466_p1 = add_ln840_1544_fu_39460_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57009:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1074_fu_30090_p2' generates 3 bits.
[2025-10-21 18:09:33,375] 57009 | assign zext_ln840_40_fu_30096_p1 = add_ln840_1074_fu_30090_p2;
[2025-10-21 18:09:33,375]       |                                  ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57011:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1545_fu_39470_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57011 | assign zext_ln840_410_fu_39476_p1 = add_ln840_1545_fu_39470_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57013:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1547_fu_39486_p2' generates 3 bits.
[2025-10-21 18:09:33,375] 57013 | assign zext_ln840_411_fu_39492_p1 = add_ln840_1547_fu_39486_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57015:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1548_fu_39496_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57015 | assign zext_ln840_412_fu_39502_p1 = add_ln840_1548_fu_39496_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57017:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1549_fu_39506_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57017 | assign zext_ln840_413_fu_39512_p1 = add_ln840_1549_fu_39506_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57019:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1550_fu_39516_p2' generates 3 bits.
[2025-10-21 18:09:33,375] 57019 | assign zext_ln840_414_fu_39522_p1 = add_ln840_1550_fu_39516_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57021:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1551_fu_39526_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57021 | assign zext_ln840_415_fu_39532_p1 = add_ln840_1551_fu_39526_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57023:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1552_fu_39536_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57023 | assign zext_ln840_416_fu_39542_p1 = add_ln840_1552_fu_39536_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57025:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1553_fu_39546_p2' generates 3 bits.
[2025-10-21 18:09:33,375] 57025 | assign zext_ln840_417_fu_39552_p1 = add_ln840_1553_fu_39546_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57027:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_583_fu_39708_p2' generates 1 bits.
[2025-10-21 18:09:33,375] 57027 | assign zext_ln840_418_fu_39714_p1 = icmp_ln1039_583_fu_39708_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57029:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1557_fu_39724_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57029 | assign zext_ln840_419_fu_39730_p1 = add_ln840_1557_fu_39724_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57031:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1075_fu_30100_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57031 | assign zext_ln840_41_fu_30106_p1 = add_ln840_1075_fu_30100_p2;
[2025-10-21 18:09:33,375]       |                                  ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57033:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1558_fu_39734_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57033 | assign zext_ln840_420_fu_39740_p1 = add_ln840_1558_fu_39734_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57035:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1559_fu_39744_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57035 | assign zext_ln840_421_fu_39750_p1 = add_ln840_1559_fu_39744_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57037:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1561_fu_39760_p2' generates 3 bits.
[2025-10-21 18:09:33,375] 57037 | assign zext_ln840_422_fu_39766_p1 = add_ln840_1561_fu_39760_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57039:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1562_fu_39770_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57039 | assign zext_ln840_423_fu_39776_p1 = add_ln840_1562_fu_39770_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57041:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1563_fu_39780_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57041 | assign zext_ln840_424_fu_39786_p1 = add_ln840_1563_fu_39780_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57043:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1564_fu_39790_p2' generates 3 bits.
[2025-10-21 18:09:33,375] 57043 | assign zext_ln840_425_fu_39796_p1 = add_ln840_1564_fu_39790_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57045:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1565_fu_39800_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57045 | assign zext_ln840_426_fu_39806_p1 = add_ln840_1565_fu_39800_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57047:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1566_fu_39810_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57047 | assign zext_ln840_427_fu_39816_p1 = add_ln840_1566_fu_39810_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57049:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1567_fu_39820_p2' generates 3 bits.
[2025-10-21 18:09:33,375] 57049 | assign zext_ln840_428_fu_39826_p1 = add_ln840_1567_fu_39820_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57051:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_598_fu_39992_p2' generates 1 bits.
[2025-10-21 18:09:33,375] 57051 | assign zext_ln840_429_fu_39998_p1 = icmp_ln1039_598_fu_39992_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57053:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1076_fu_30110_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57053 | assign zext_ln840_42_fu_30116_p1 = add_ln840_1076_fu_30110_p2;
[2025-10-21 18:09:33,375]       |                                  ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57055:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1571_fu_40008_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57055 | assign zext_ln840_430_fu_40014_p1 = add_ln840_1571_fu_40008_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57057:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1572_fu_40018_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57057 | assign zext_ln840_431_fu_40024_p1 = add_ln840_1572_fu_40018_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57059:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1573_fu_40028_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57059 | assign zext_ln840_432_fu_40034_p1 = add_ln840_1573_fu_40028_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57061:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1575_fu_40044_p2' generates 3 bits.
[2025-10-21 18:09:33,375] 57061 | assign zext_ln840_433_fu_40050_p1 = add_ln840_1575_fu_40044_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57063:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1576_fu_40054_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57063 | assign zext_ln840_434_fu_40060_p1 = add_ln840_1576_fu_40054_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57065:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1577_fu_40064_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57065 | assign zext_ln840_435_fu_40070_p1 = add_ln840_1577_fu_40064_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57067:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1578_fu_40074_p2' generates 3 bits.
[2025-10-21 18:09:33,375] 57067 | assign zext_ln840_436_fu_40080_p1 = add_ln840_1578_fu_40074_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57069:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1579_fu_40084_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57069 | assign zext_ln840_437_fu_40090_p1 = add_ln840_1579_fu_40084_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57071:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1580_fu_40094_p2' generates 2 bits.
[2025-10-21 18:09:33,375] 57071 | assign zext_ln840_438_fu_40100_p1 = add_ln840_1580_fu_40094_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57073:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1581_fu_40104_p2' generates 3 bits.
[2025-10-21 18:09:33,375] 57073 | assign zext_ln840_439_fu_40110_p1 = add_ln840_1581_fu_40104_p2;
[2025-10-21 18:09:33,375]       |                                   ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57075:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1077_fu_30120_p2' generates 3 bits.
[2025-10-21 18:09:33,375] 57075 | assign zext_ln840_43_fu_30126_p1 = add_ln840_1077_fu_30120_p2;
[2025-10-21 18:09:33,375]       |                                  ^
[2025-10-21 18:09:33,375] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57077:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_613_fu_40266_p2' generates 1 bits.
[2025-10-21 18:09:33,375] 57077 | assign zext_ln840_440_fu_40272_p1 = icmp_ln1039_613_fu_40266_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57079:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1585_fu_40282_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57079 | assign zext_ln840_441_fu_40288_p1 = add_ln840_1585_fu_40282_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57081:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1586_fu_40292_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57081 | assign zext_ln840_442_fu_40298_p1 = add_ln840_1586_fu_40292_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57083:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1587_fu_40302_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57083 | assign zext_ln840_443_fu_40308_p1 = add_ln840_1587_fu_40302_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57085:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1589_fu_40318_p2' generates 3 bits.
[2025-10-21 18:09:33,376] 57085 | assign zext_ln840_444_fu_40324_p1 = add_ln840_1589_fu_40318_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57087:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1590_fu_40328_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57087 | assign zext_ln840_445_fu_40334_p1 = add_ln840_1590_fu_40328_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57089:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1591_fu_40338_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57089 | assign zext_ln840_446_fu_40344_p1 = add_ln840_1591_fu_40338_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57091:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1592_fu_40348_p2' generates 3 bits.
[2025-10-21 18:09:33,376] 57091 | assign zext_ln840_447_fu_40354_p1 = add_ln840_1592_fu_40348_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57093:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1593_fu_40358_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57093 | assign zext_ln840_448_fu_40364_p1 = add_ln840_1593_fu_40358_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57095:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1594_fu_40368_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57095 | assign zext_ln840_449_fu_40374_p1 = add_ln840_1594_fu_40368_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57097:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_73_fu_30282_p2' generates 1 bits.
[2025-10-21 18:09:33,376] 57097 | assign zext_ln840_44_fu_30288_p1 = icmp_ln1039_73_fu_30282_p2;
[2025-10-21 18:09:33,376]       |                                  ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57099:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1595_fu_40378_p2' generates 3 bits.
[2025-10-21 18:09:33,376] 57099 | assign zext_ln840_450_fu_40384_p1 = add_ln840_1595_fu_40378_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57101:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_628_fu_40540_p2' generates 1 bits.
[2025-10-21 18:09:33,376] 57101 | assign zext_ln840_451_fu_40546_p1 = icmp_ln1039_628_fu_40540_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57103:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1599_fu_40556_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57103 | assign zext_ln840_452_fu_40562_p1 = add_ln840_1599_fu_40556_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57105:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1600_fu_40566_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57105 | assign zext_ln840_453_fu_40572_p1 = add_ln840_1600_fu_40566_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57107:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1601_fu_40576_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57107 | assign zext_ln840_454_fu_40582_p1 = add_ln840_1601_fu_40576_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57109:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1603_fu_40592_p2' generates 3 bits.
[2025-10-21 18:09:33,376] 57109 | assign zext_ln840_455_fu_40598_p1 = add_ln840_1603_fu_40592_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57111:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1604_fu_40602_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57111 | assign zext_ln840_456_fu_40608_p1 = add_ln840_1604_fu_40602_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57113:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1605_fu_40612_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57113 | assign zext_ln840_457_fu_40618_p1 = add_ln840_1605_fu_40612_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57115:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1606_fu_40622_p2' generates 3 bits.
[2025-10-21 18:09:33,376] 57115 | assign zext_ln840_458_fu_40628_p1 = add_ln840_1606_fu_40622_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57117:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1607_fu_40632_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57117 | assign zext_ln840_459_fu_40638_p1 = add_ln840_1607_fu_40632_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57119:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1081_fu_30298_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57119 | assign zext_ln840_45_fu_30304_p1 = add_ln840_1081_fu_30298_p2;
[2025-10-21 18:09:33,376]       |                                  ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57121:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1608_fu_40642_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57121 | assign zext_ln840_460_fu_40648_p1 = add_ln840_1608_fu_40642_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57123:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1609_fu_40652_p2' generates 3 bits.
[2025-10-21 18:09:33,376] 57123 | assign zext_ln840_461_fu_40658_p1 = add_ln840_1609_fu_40652_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57125:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_643_fu_40814_p2' generates 1 bits.
[2025-10-21 18:09:33,376] 57125 | assign zext_ln840_462_fu_40820_p1 = icmp_ln1039_643_fu_40814_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57127:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1613_fu_40830_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57127 | assign zext_ln840_463_fu_40836_p1 = add_ln840_1613_fu_40830_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57129:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1614_fu_40840_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57129 | assign zext_ln840_464_fu_40846_p1 = add_ln840_1614_fu_40840_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57131:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1615_fu_40850_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57131 | assign zext_ln840_465_fu_40856_p1 = add_ln840_1615_fu_40850_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57133:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1617_fu_40866_p2' generates 3 bits.
[2025-10-21 18:09:33,376] 57133 | assign zext_ln840_466_fu_40872_p1 = add_ln840_1617_fu_40866_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57135:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1618_fu_40876_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57135 | assign zext_ln840_467_fu_40882_p1 = add_ln840_1618_fu_40876_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57137:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1619_fu_40886_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57137 | assign zext_ln840_468_fu_40892_p1 = add_ln840_1619_fu_40886_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57139:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1620_fu_40896_p2' generates 3 bits.
[2025-10-21 18:09:33,376] 57139 | assign zext_ln840_469_fu_40902_p1 = add_ln840_1620_fu_40896_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57141:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1082_fu_30308_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57141 | assign zext_ln840_46_fu_30314_p1 = add_ln840_1082_fu_30308_p2;
[2025-10-21 18:09:33,376]       |                                  ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57143:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1621_fu_40906_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57143 | assign zext_ln840_470_fu_40912_p1 = add_ln840_1621_fu_40906_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57145:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1622_fu_40916_p2' generates 2 bits.
[2025-10-21 18:09:33,376] 57145 | assign zext_ln840_471_fu_40922_p1 = add_ln840_1622_fu_40916_p2;
[2025-10-21 18:09:33,376]       |                                   ^
[2025-10-21 18:09:33,376] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57147:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1623_fu_40926_p2' generates 3 bits.
[2025-10-21 18:09:33,377] 57147 | assign zext_ln840_472_fu_40932_p1 = add_ln840_1623_fu_40926_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57149:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_658_fu_41098_p2' generates 1 bits.
[2025-10-21 18:09:33,377] 57149 | assign zext_ln840_473_fu_41104_p1 = icmp_ln1039_658_fu_41098_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57151:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1627_fu_41114_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57151 | assign zext_ln840_474_fu_41120_p1 = add_ln840_1627_fu_41114_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57153:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1628_fu_41124_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57153 | assign zext_ln840_475_fu_41130_p1 = add_ln840_1628_fu_41124_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57155:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1629_fu_41134_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57155 | assign zext_ln840_476_fu_41140_p1 = add_ln840_1629_fu_41134_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57157:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1631_fu_41150_p2' generates 3 bits.
[2025-10-21 18:09:33,377] 57157 | assign zext_ln840_477_fu_41156_p1 = add_ln840_1631_fu_41150_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57159:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1632_fu_41160_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57159 | assign zext_ln840_478_fu_41166_p1 = add_ln840_1632_fu_41160_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57161:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1633_fu_41170_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57161 | assign zext_ln840_479_fu_41176_p1 = add_ln840_1633_fu_41170_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57163:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1083_fu_30318_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57163 | assign zext_ln840_47_fu_30324_p1 = add_ln840_1083_fu_30318_p2;
[2025-10-21 18:09:33,377]       |                                  ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57165:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1634_fu_41180_p2' generates 3 bits.
[2025-10-21 18:09:33,377] 57165 | assign zext_ln840_480_fu_41186_p1 = add_ln840_1634_fu_41180_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57167:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1635_fu_41190_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57167 | assign zext_ln840_481_fu_41196_p1 = add_ln840_1635_fu_41190_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57169:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1636_fu_41200_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57169 | assign zext_ln840_482_fu_41206_p1 = add_ln840_1636_fu_41200_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57171:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1637_fu_41210_p2' generates 3 bits.
[2025-10-21 18:09:33,377] 57171 | assign zext_ln840_483_fu_41216_p1 = add_ln840_1637_fu_41210_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57173:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_673_fu_41382_p2' generates 1 bits.
[2025-10-21 18:09:33,377] 57173 | assign zext_ln840_484_fu_41388_p1 = icmp_ln1039_673_fu_41382_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57175:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1641_fu_41398_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57175 | assign zext_ln840_485_fu_41404_p1 = add_ln840_1641_fu_41398_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57177:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1642_fu_41408_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57177 | assign zext_ln840_486_fu_41414_p1 = add_ln840_1642_fu_41408_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57179:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1643_fu_41418_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57179 | assign zext_ln840_487_fu_41424_p1 = add_ln840_1643_fu_41418_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57181:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1645_fu_41434_p2' generates 3 bits.
[2025-10-21 18:09:33,377] 57181 | assign zext_ln840_488_fu_41440_p1 = add_ln840_1645_fu_41434_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57183:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1646_fu_41444_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57183 | assign zext_ln840_489_fu_41450_p1 = add_ln840_1646_fu_41444_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57185:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1085_fu_30334_p2' generates 3 bits.
[2025-10-21 18:09:33,377] 57185 | assign zext_ln840_48_fu_30340_p1 = add_ln840_1085_fu_30334_p2;
[2025-10-21 18:09:33,377]       |                                  ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57187:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1647_fu_41454_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57187 | assign zext_ln840_490_fu_41460_p1 = add_ln840_1647_fu_41454_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57189:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1648_fu_41464_p2' generates 3 bits.
[2025-10-21 18:09:33,377] 57189 | assign zext_ln840_491_fu_41470_p1 = add_ln840_1648_fu_41464_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57191:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1649_fu_41474_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57191 | assign zext_ln840_492_fu_41480_p1 = add_ln840_1649_fu_41474_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57193:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1650_fu_41484_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57193 | assign zext_ln840_493_fu_41490_p1 = add_ln840_1650_fu_41484_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57195:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1651_fu_41494_p2' generates 3 bits.
[2025-10-21 18:09:33,377] 57195 | assign zext_ln840_494_fu_41500_p1 = add_ln840_1651_fu_41494_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57197:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_688_fu_41666_p2' generates 1 bits.
[2025-10-21 18:09:33,377] 57197 | assign zext_ln840_495_fu_41672_p1 = icmp_ln1039_688_fu_41666_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57199:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1655_fu_41682_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57199 | assign zext_ln840_496_fu_41688_p1 = add_ln840_1655_fu_41682_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57201:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1656_fu_41692_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57201 | assign zext_ln840_497_fu_41698_p1 = add_ln840_1656_fu_41692_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57203:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1657_fu_41702_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57203 | assign zext_ln840_498_fu_41708_p1 = add_ln840_1657_fu_41702_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57205:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1659_fu_41718_p2' generates 3 bits.
[2025-10-21 18:09:33,377] 57205 | assign zext_ln840_499_fu_41724_p1 = add_ln840_1659_fu_41718_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57207:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1086_fu_30344_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57207 | assign zext_ln840_49_fu_30350_p1 = add_ln840_1086_fu_30344_p2;
[2025-10-21 18:09:33,377]       |                                  ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57209:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1029_fu_29228_p2' generates 3 bits.
[2025-10-21 18:09:33,377] 57209 | assign zext_ln840_4_fu_29234_p1 = add_ln840_1029_fu_29228_p2;
[2025-10-21 18:09:33,377]       |                                 ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57211:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1660_fu_41728_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57211 | assign zext_ln840_500_fu_41734_p1 = add_ln840_1660_fu_41728_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57213:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1661_fu_41738_p2' generates 2 bits.
[2025-10-21 18:09:33,377] 57213 | assign zext_ln840_501_fu_41744_p1 = add_ln840_1661_fu_41738_p2;
[2025-10-21 18:09:33,377]       |                                   ^
[2025-10-21 18:09:33,377] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57215:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1662_fu_41748_p2' generates 3 bits.
[2025-10-21 18:09:33,378] 57215 | assign zext_ln840_502_fu_41754_p1 = add_ln840_1662_fu_41748_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57217:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1663_fu_41758_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57217 | assign zext_ln840_503_fu_41764_p1 = add_ln840_1663_fu_41758_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57219:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1664_fu_41768_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57219 | assign zext_ln840_504_fu_41774_p1 = add_ln840_1664_fu_41768_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57221:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1665_fu_41778_p2' generates 3 bits.
[2025-10-21 18:09:33,378] 57221 | assign zext_ln840_505_fu_41784_p1 = add_ln840_1665_fu_41778_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57223:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_703_fu_41940_p2' generates 1 bits.
[2025-10-21 18:09:33,378] 57223 | assign zext_ln840_506_fu_41946_p1 = icmp_ln1039_703_fu_41940_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57225:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1669_fu_41956_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57225 | assign zext_ln840_507_fu_41962_p1 = add_ln840_1669_fu_41956_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57227:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1670_fu_41966_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57227 | assign zext_ln840_508_fu_41972_p1 = add_ln840_1670_fu_41966_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57229:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1671_fu_41976_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57229 | assign zext_ln840_509_fu_41982_p1 = add_ln840_1671_fu_41976_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57231:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1087_fu_30354_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57231 | assign zext_ln840_50_fu_30360_p1 = add_ln840_1087_fu_30354_p2;
[2025-10-21 18:09:33,378]       |                                  ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57233:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1673_fu_41992_p2' generates 3 bits.
[2025-10-21 18:09:33,378] 57233 | assign zext_ln840_510_fu_41998_p1 = add_ln840_1673_fu_41992_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57235:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1674_fu_42002_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57235 | assign zext_ln840_511_fu_42008_p1 = add_ln840_1674_fu_42002_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57237:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1675_fu_42012_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57237 | assign zext_ln840_512_fu_42018_p1 = add_ln840_1675_fu_42012_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57239:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1676_fu_42022_p2' generates 3 bits.
[2025-10-21 18:09:33,378] 57239 | assign zext_ln840_513_fu_42028_p1 = add_ln840_1676_fu_42022_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57241:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1677_fu_42032_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57241 | assign zext_ln840_514_fu_42038_p1 = add_ln840_1677_fu_42032_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57243:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1678_fu_42042_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57243 | assign zext_ln840_515_fu_42048_p1 = add_ln840_1678_fu_42042_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57245:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1679_fu_42052_p2' generates 3 bits.
[2025-10-21 18:09:33,378] 57245 | assign zext_ln840_516_fu_42058_p1 = add_ln840_1679_fu_42052_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57247:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_718_fu_42214_p2' generates 1 bits.
[2025-10-21 18:09:33,378] 57247 | assign zext_ln840_517_fu_42220_p1 = icmp_ln1039_718_fu_42214_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57249:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1683_fu_42230_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57249 | assign zext_ln840_518_fu_42236_p1 = add_ln840_1683_fu_42230_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57251:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1684_fu_42240_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57251 | assign zext_ln840_519_fu_42246_p1 = add_ln840_1684_fu_42240_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57253:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1088_fu_30364_p2' generates 3 bits.
[2025-10-21 18:09:33,378] 57253 | assign zext_ln840_51_fu_30370_p1 = add_ln840_1088_fu_30364_p2;
[2025-10-21 18:09:33,378]       |                                  ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57255:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1685_fu_42250_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57255 | assign zext_ln840_520_fu_42256_p1 = add_ln840_1685_fu_42250_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57257:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1687_fu_42266_p2' generates 3 bits.
[2025-10-21 18:09:33,378] 57257 | assign zext_ln840_521_fu_42272_p1 = add_ln840_1687_fu_42266_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57259:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1688_fu_42276_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57259 | assign zext_ln840_522_fu_42282_p1 = add_ln840_1688_fu_42276_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57261:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1689_fu_42286_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57261 | assign zext_ln840_523_fu_42292_p1 = add_ln840_1689_fu_42286_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57263:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1690_fu_42296_p2' generates 3 bits.
[2025-10-21 18:09:33,378] 57263 | assign zext_ln840_524_fu_42302_p1 = add_ln840_1690_fu_42296_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57265:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1691_fu_42306_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57265 | assign zext_ln840_525_fu_42312_p1 = add_ln840_1691_fu_42306_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57267:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1692_fu_42316_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57267 | assign zext_ln840_526_fu_42322_p1 = add_ln840_1692_fu_42316_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57269:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1693_fu_42326_p2' generates 3 bits.
[2025-10-21 18:09:33,378] 57269 | assign zext_ln840_527_fu_42332_p1 = add_ln840_1693_fu_42326_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57271:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_733_fu_42488_p2' generates 1 bits.
[2025-10-21 18:09:33,378] 57271 | assign zext_ln840_528_fu_42494_p1 = icmp_ln1039_733_fu_42488_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57273:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1697_fu_42504_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57273 | assign zext_ln840_529_fu_42510_p1 = add_ln840_1697_fu_42504_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57275:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1089_fu_30374_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57275 | assign zext_ln840_52_fu_30380_p1 = add_ln840_1089_fu_30374_p2;
[2025-10-21 18:09:33,378]       |                                  ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57277:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1698_fu_42514_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57277 | assign zext_ln840_530_fu_42520_p1 = add_ln840_1698_fu_42514_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57279:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1699_fu_42524_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57279 | assign zext_ln840_531_fu_42530_p1 = add_ln840_1699_fu_42524_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57281:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1701_fu_42540_p2' generates 3 bits.
[2025-10-21 18:09:33,378] 57281 | assign zext_ln840_532_fu_42546_p1 = add_ln840_1701_fu_42540_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57283:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1702_fu_42550_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57283 | assign zext_ln840_533_fu_42556_p1 = add_ln840_1702_fu_42550_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57285:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1703_fu_42560_p2' generates 2 bits.
[2025-10-21 18:09:33,378] 57285 | assign zext_ln840_534_fu_42566_p1 = add_ln840_1703_fu_42560_p2;
[2025-10-21 18:09:33,378]       |                                   ^
[2025-10-21 18:09:33,378] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57287:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1704_fu_42570_p2' generates 3 bits.
[2025-10-21 18:09:33,378] 57287 | assign zext_ln840_535_fu_42576_p1 = add_ln840_1704_fu_42570_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57289:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1705_fu_42580_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57289 | assign zext_ln840_536_fu_42586_p1 = add_ln840_1705_fu_42580_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57291:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1706_fu_42590_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57291 | assign zext_ln840_537_fu_42596_p1 = add_ln840_1706_fu_42590_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57293:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1707_fu_42600_p2' generates 3 bits.
[2025-10-21 18:09:33,379] 57293 | assign zext_ln840_538_fu_42606_p1 = add_ln840_1707_fu_42600_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57295:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_748_fu_42762_p2' generates 1 bits.
[2025-10-21 18:09:33,379] 57295 | assign zext_ln840_539_fu_42768_p1 = icmp_ln1039_748_fu_42762_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57297:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1090_fu_30384_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57297 | assign zext_ln840_53_fu_30390_p1 = add_ln840_1090_fu_30384_p2;
[2025-10-21 18:09:33,379]       |                                  ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57299:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1711_fu_42778_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57299 | assign zext_ln840_540_fu_42784_p1 = add_ln840_1711_fu_42778_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57301:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1712_fu_42788_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57301 | assign zext_ln840_541_fu_42794_p1 = add_ln840_1712_fu_42788_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57303:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1713_fu_42798_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57303 | assign zext_ln840_542_fu_42804_p1 = add_ln840_1713_fu_42798_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57305:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1715_fu_42814_p2' generates 3 bits.
[2025-10-21 18:09:33,379] 57305 | assign zext_ln840_543_fu_42820_p1 = add_ln840_1715_fu_42814_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57307:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1716_fu_42824_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57307 | assign zext_ln840_544_fu_42830_p1 = add_ln840_1716_fu_42824_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57309:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1717_fu_42834_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57309 | assign zext_ln840_545_fu_42840_p1 = add_ln840_1717_fu_42834_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57311:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1718_fu_42844_p2' generates 3 bits.
[2025-10-21 18:09:33,379] 57311 | assign zext_ln840_546_fu_42850_p1 = add_ln840_1718_fu_42844_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57313:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1719_fu_42854_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57313 | assign zext_ln840_547_fu_42860_p1 = add_ln840_1719_fu_42854_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57315:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1720_fu_42864_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57315 | assign zext_ln840_548_fu_42870_p1 = add_ln840_1720_fu_42864_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57317:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1721_fu_42874_p2' generates 3 bits.
[2025-10-21 18:09:33,379] 57317 | assign zext_ln840_549_fu_42880_p1 = add_ln840_1721_fu_42874_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57319:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1091_fu_30394_p2' generates 3 bits.
[2025-10-21 18:09:33,379] 57319 | assign zext_ln840_54_fu_30400_p1 = add_ln840_1091_fu_30394_p2;
[2025-10-21 18:09:33,379]       |                                  ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57321:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_763_fu_43036_p2' generates 1 bits.
[2025-10-21 18:09:33,379] 57321 | assign zext_ln840_550_fu_43042_p1 = icmp_ln1039_763_fu_43036_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57323:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1725_fu_43052_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57323 | assign zext_ln840_551_fu_43058_p1 = add_ln840_1725_fu_43052_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57325:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1726_fu_43062_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57325 | assign zext_ln840_552_fu_43068_p1 = add_ln840_1726_fu_43062_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57327:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1727_fu_43072_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57327 | assign zext_ln840_553_fu_43078_p1 = add_ln840_1727_fu_43072_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57329:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1729_fu_43088_p2' generates 3 bits.
[2025-10-21 18:09:33,379] 57329 | assign zext_ln840_554_fu_43094_p1 = add_ln840_1729_fu_43088_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57331:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1730_fu_43098_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57331 | assign zext_ln840_555_fu_43104_p1 = add_ln840_1730_fu_43098_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57333:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1731_fu_43108_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57333 | assign zext_ln840_556_fu_43114_p1 = add_ln840_1731_fu_43108_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57335:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1732_fu_43118_p2' generates 3 bits.
[2025-10-21 18:09:33,379] 57335 | assign zext_ln840_557_fu_43124_p1 = add_ln840_1732_fu_43118_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57337:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1733_fu_43128_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57337 | assign zext_ln840_558_fu_43134_p1 = add_ln840_1733_fu_43128_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57339:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1734_fu_43138_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57339 | assign zext_ln840_559_fu_43144_p1 = add_ln840_1734_fu_43138_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57341:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_88_fu_30566_p2' generates 1 bits.
[2025-10-21 18:09:33,379] 57341 | assign zext_ln840_55_fu_30572_p1 = icmp_ln1039_88_fu_30566_p2;
[2025-10-21 18:09:33,379]       |                                  ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57343:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1735_fu_43148_p2' generates 3 bits.
[2025-10-21 18:09:33,379] 57343 | assign zext_ln840_560_fu_43154_p1 = add_ln840_1735_fu_43148_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57345:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_778_fu_43310_p2' generates 1 bits.
[2025-10-21 18:09:33,379] 57345 | assign zext_ln840_561_fu_43316_p1 = icmp_ln1039_778_fu_43310_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57347:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1739_fu_43326_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57347 | assign zext_ln840_562_fu_43332_p1 = add_ln840_1739_fu_43326_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57349:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1740_fu_43336_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57349 | assign zext_ln840_563_fu_43342_p1 = add_ln840_1740_fu_43336_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57351:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1741_fu_43346_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57351 | assign zext_ln840_564_fu_43352_p1 = add_ln840_1741_fu_43346_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57353:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1743_fu_43362_p2' generates 3 bits.
[2025-10-21 18:09:33,379] 57353 | assign zext_ln840_565_fu_43368_p1 = add_ln840_1743_fu_43362_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57355:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1744_fu_43372_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57355 | assign zext_ln840_566_fu_43378_p1 = add_ln840_1744_fu_43372_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57357:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1745_fu_43382_p2' generates 2 bits.
[2025-10-21 18:09:33,379] 57357 | assign zext_ln840_567_fu_43388_p1 = add_ln840_1745_fu_43382_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57359:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1746_fu_43392_p2' generates 3 bits.
[2025-10-21 18:09:33,379] 57359 | assign zext_ln840_568_fu_43398_p1 = add_ln840_1746_fu_43392_p2;
[2025-10-21 18:09:33,379]       |                                   ^
[2025-10-21 18:09:33,379] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57361:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1747_fu_43402_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57361 | assign zext_ln840_569_fu_43408_p1 = add_ln840_1747_fu_43402_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57363:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1095_fu_30582_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57363 | assign zext_ln840_56_fu_30588_p1 = add_ln840_1095_fu_30582_p2;
[2025-10-21 18:09:33,380]       |                                  ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57365:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1748_fu_43412_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57365 | assign zext_ln840_570_fu_43418_p1 = add_ln840_1748_fu_43412_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57367:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1749_fu_43422_p2' generates 3 bits.
[2025-10-21 18:09:33,380] 57367 | assign zext_ln840_571_fu_43428_p1 = add_ln840_1749_fu_43422_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57369:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_793_fu_43594_p2' generates 1 bits.
[2025-10-21 18:09:33,380] 57369 | assign zext_ln840_572_fu_43600_p1 = icmp_ln1039_793_fu_43594_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57371:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1753_fu_43610_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57371 | assign zext_ln840_573_fu_43616_p1 = add_ln840_1753_fu_43610_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57373:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1754_fu_43620_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57373 | assign zext_ln840_574_fu_43626_p1 = add_ln840_1754_fu_43620_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57375:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1755_fu_43630_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57375 | assign zext_ln840_575_fu_43636_p1 = add_ln840_1755_fu_43630_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57377:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1757_fu_43646_p2' generates 3 bits.
[2025-10-21 18:09:33,380] 57377 | assign zext_ln840_576_fu_43652_p1 = add_ln840_1757_fu_43646_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57379:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1758_fu_43656_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57379 | assign zext_ln840_577_fu_43662_p1 = add_ln840_1758_fu_43656_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57381:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1759_fu_43666_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57381 | assign zext_ln840_578_fu_43672_p1 = add_ln840_1759_fu_43666_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57383:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1760_fu_43676_p2' generates 3 bits.
[2025-10-21 18:09:33,380] 57383 | assign zext_ln840_579_fu_43682_p1 = add_ln840_1760_fu_43676_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57385:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1096_fu_30592_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57385 | assign zext_ln840_57_fu_30598_p1 = add_ln840_1096_fu_30592_p2;
[2025-10-21 18:09:33,380]       |                                  ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57387:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1761_fu_43686_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57387 | assign zext_ln840_580_fu_43692_p1 = add_ln840_1761_fu_43686_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57389:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1762_fu_43696_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57389 | assign zext_ln840_581_fu_43702_p1 = add_ln840_1762_fu_43696_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57391:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1763_fu_43706_p2' generates 3 bits.
[2025-10-21 18:09:33,380] 57391 | assign zext_ln840_582_fu_43712_p1 = add_ln840_1763_fu_43706_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57393:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_808_fu_43868_p2' generates 1 bits.
[2025-10-21 18:09:33,380] 57393 | assign zext_ln840_583_fu_43874_p1 = icmp_ln1039_808_fu_43868_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57395:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1767_fu_43884_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57395 | assign zext_ln840_584_fu_43890_p1 = add_ln840_1767_fu_43884_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57397:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1768_fu_43894_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57397 | assign zext_ln840_585_fu_43900_p1 = add_ln840_1768_fu_43894_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57399:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1769_fu_43904_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57399 | assign zext_ln840_586_fu_43910_p1 = add_ln840_1769_fu_43904_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57401:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1771_fu_43920_p2' generates 3 bits.
[2025-10-21 18:09:33,380] 57401 | assign zext_ln840_587_fu_43926_p1 = add_ln840_1771_fu_43920_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57403:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1772_fu_43930_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57403 | assign zext_ln840_588_fu_43936_p1 = add_ln840_1772_fu_43930_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57405:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1773_fu_43940_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57405 | assign zext_ln840_589_fu_43946_p1 = add_ln840_1773_fu_43940_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57407:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1097_fu_30602_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57407 | assign zext_ln840_58_fu_30608_p1 = add_ln840_1097_fu_30602_p2;
[2025-10-21 18:09:33,380]       |                                  ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57409:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1774_fu_43950_p2' generates 3 bits.
[2025-10-21 18:09:33,380] 57409 | assign zext_ln840_590_fu_43956_p1 = add_ln840_1774_fu_43950_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57411:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1775_fu_43960_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57411 | assign zext_ln840_591_fu_43966_p1 = add_ln840_1775_fu_43960_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57413:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1776_fu_43970_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57413 | assign zext_ln840_592_fu_43976_p1 = add_ln840_1776_fu_43970_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57415:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1777_fu_43980_p2' generates 3 bits.
[2025-10-21 18:09:33,380] 57415 | assign zext_ln840_593_fu_43986_p1 = add_ln840_1777_fu_43980_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57417:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_823_fu_44142_p2' generates 1 bits.
[2025-10-21 18:09:33,380] 57417 | assign zext_ln840_594_fu_44148_p1 = icmp_ln1039_823_fu_44142_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57419:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1781_fu_44158_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57419 | assign zext_ln840_595_fu_44164_p1 = add_ln840_1781_fu_44158_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57421:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1782_fu_44168_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57421 | assign zext_ln840_596_fu_44174_p1 = add_ln840_1782_fu_44168_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57423:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1783_fu_44178_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57423 | assign zext_ln840_597_fu_44184_p1 = add_ln840_1783_fu_44178_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57425:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1785_fu_44194_p2' generates 3 bits.
[2025-10-21 18:09:33,380] 57425 | assign zext_ln840_598_fu_44200_p1 = add_ln840_1785_fu_44194_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57427:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1786_fu_44204_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57427 | assign zext_ln840_599_fu_44210_p1 = add_ln840_1786_fu_44204_p2;
[2025-10-21 18:09:33,380]       |                                   ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57429:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1099_fu_30618_p2' generates 3 bits.
[2025-10-21 18:09:33,380] 57429 | assign zext_ln840_59_fu_30624_p1 = add_ln840_1099_fu_30618_p2;
[2025-10-21 18:09:33,380]       |                                  ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57431:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1030_fu_29238_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57431 | assign zext_ln840_5_fu_29244_p1 = add_ln840_1030_fu_29238_p2;
[2025-10-21 18:09:33,380]       |                                 ^
[2025-10-21 18:09:33,380] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57433:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1787_fu_44214_p2' generates 2 bits.
[2025-10-21 18:09:33,380] 57433 | assign zext_ln840_600_fu_44220_p1 = add_ln840_1787_fu_44214_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57435:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1788_fu_44224_p2' generates 3 bits.
[2025-10-21 18:09:33,381] 57435 | assign zext_ln840_601_fu_44230_p1 = add_ln840_1788_fu_44224_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57437:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1789_fu_44234_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57437 | assign zext_ln840_602_fu_44240_p1 = add_ln840_1789_fu_44234_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57439:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1790_fu_44244_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57439 | assign zext_ln840_603_fu_44250_p1 = add_ln840_1790_fu_44244_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57441:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1791_fu_44254_p2' generates 3 bits.
[2025-10-21 18:09:33,381] 57441 | assign zext_ln840_604_fu_44260_p1 = add_ln840_1791_fu_44254_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57443:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_838_fu_44416_p2' generates 1 bits.
[2025-10-21 18:09:33,381] 57443 | assign zext_ln840_605_fu_44422_p1 = icmp_ln1039_838_fu_44416_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57445:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1795_fu_44432_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57445 | assign zext_ln840_606_fu_44438_p1 = add_ln840_1795_fu_44432_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57447:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1796_fu_44442_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57447 | assign zext_ln840_607_fu_44448_p1 = add_ln840_1796_fu_44442_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57449:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1797_fu_44452_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57449 | assign zext_ln840_608_fu_44458_p1 = add_ln840_1797_fu_44452_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57451:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1799_fu_44468_p2' generates 3 bits.
[2025-10-21 18:09:33,381] 57451 | assign zext_ln840_609_fu_44474_p1 = add_ln840_1799_fu_44468_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57453:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1100_fu_30628_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57453 | assign zext_ln840_60_fu_30634_p1 = add_ln840_1100_fu_30628_p2;
[2025-10-21 18:09:33,381]       |                                  ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57455:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1800_fu_44478_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57455 | assign zext_ln840_610_fu_44484_p1 = add_ln840_1800_fu_44478_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57457:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1801_fu_44488_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57457 | assign zext_ln840_611_fu_44494_p1 = add_ln840_1801_fu_44488_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57459:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1802_fu_44498_p2' generates 3 bits.
[2025-10-21 18:09:33,381] 57459 | assign zext_ln840_612_fu_44504_p1 = add_ln840_1802_fu_44498_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57461:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1803_fu_44508_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57461 | assign zext_ln840_613_fu_44514_p1 = add_ln840_1803_fu_44508_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57463:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1804_fu_44518_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57463 | assign zext_ln840_614_fu_44524_p1 = add_ln840_1804_fu_44518_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57465:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1805_fu_44528_p2' generates 3 bits.
[2025-10-21 18:09:33,381] 57465 | assign zext_ln840_615_fu_44534_p1 = add_ln840_1805_fu_44528_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57467:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_853_fu_44690_p2' generates 1 bits.
[2025-10-21 18:09:33,381] 57467 | assign zext_ln840_616_fu_44696_p1 = icmp_ln1039_853_fu_44690_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57469:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1809_fu_44706_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57469 | assign zext_ln840_617_fu_44712_p1 = add_ln840_1809_fu_44706_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57471:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1810_fu_44716_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57471 | assign zext_ln840_618_fu_44722_p1 = add_ln840_1810_fu_44716_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57473:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1811_fu_44726_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57473 | assign zext_ln840_619_fu_44732_p1 = add_ln840_1811_fu_44726_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57475:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1101_fu_30638_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57475 | assign zext_ln840_61_fu_30644_p1 = add_ln840_1101_fu_30638_p2;
[2025-10-21 18:09:33,381]       |                                  ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57477:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1813_fu_44742_p2' generates 3 bits.
[2025-10-21 18:09:33,381] 57477 | assign zext_ln840_620_fu_44748_p1 = add_ln840_1813_fu_44742_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57479:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1814_fu_44752_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57479 | assign zext_ln840_621_fu_44758_p1 = add_ln840_1814_fu_44752_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57481:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1815_fu_44762_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57481 | assign zext_ln840_622_fu_44768_p1 = add_ln840_1815_fu_44762_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57483:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1816_fu_44772_p2' generates 3 bits.
[2025-10-21 18:09:33,381] 57483 | assign zext_ln840_623_fu_44778_p1 = add_ln840_1816_fu_44772_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57485:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1817_fu_44782_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57485 | assign zext_ln840_624_fu_44788_p1 = add_ln840_1817_fu_44782_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57487:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1818_fu_44792_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57487 | assign zext_ln840_625_fu_44798_p1 = add_ln840_1818_fu_44792_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57489:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1819_fu_44802_p2' generates 3 bits.
[2025-10-21 18:09:33,381] 57489 | assign zext_ln840_626_fu_44808_p1 = add_ln840_1819_fu_44802_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57491:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_868_fu_44964_p2' generates 1 bits.
[2025-10-21 18:09:33,381] 57491 | assign zext_ln840_627_fu_44970_p1 = icmp_ln1039_868_fu_44964_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57493:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1823_fu_44980_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57493 | assign zext_ln840_628_fu_44986_p1 = add_ln840_1823_fu_44980_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57495:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1824_fu_44990_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57495 | assign zext_ln840_629_fu_44996_p1 = add_ln840_1824_fu_44990_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57497:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1102_fu_30648_p2' generates 3 bits.
[2025-10-21 18:09:33,381] 57497 | assign zext_ln840_62_fu_30654_p1 = add_ln840_1102_fu_30648_p2;
[2025-10-21 18:09:33,381]       |                                  ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57499:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1825_fu_45000_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57499 | assign zext_ln840_630_fu_45006_p1 = add_ln840_1825_fu_45000_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57501:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1827_fu_45016_p2' generates 3 bits.
[2025-10-21 18:09:33,381] 57501 | assign zext_ln840_631_fu_45022_p1 = add_ln840_1827_fu_45016_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57503:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1828_fu_45026_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57503 | assign zext_ln840_632_fu_45032_p1 = add_ln840_1828_fu_45026_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57505:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1829_fu_45036_p2' generates 2 bits.
[2025-10-21 18:09:33,381] 57505 | assign zext_ln840_633_fu_45042_p1 = add_ln840_1829_fu_45036_p2;
[2025-10-21 18:09:33,381]       |                                   ^
[2025-10-21 18:09:33,381] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57507:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1830_fu_45046_p2' generates 3 bits.
[2025-10-21 18:09:33,382] 57507 | assign zext_ln840_634_fu_45052_p1 = add_ln840_1830_fu_45046_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57509:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1831_fu_45056_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57509 | assign zext_ln840_635_fu_45062_p1 = add_ln840_1831_fu_45056_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57511:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1832_fu_45066_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57511 | assign zext_ln840_636_fu_45072_p1 = add_ln840_1832_fu_45066_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57513:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1833_fu_45076_p2' generates 3 bits.
[2025-10-21 18:09:33,382] 57513 | assign zext_ln840_637_fu_45082_p1 = add_ln840_1833_fu_45076_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57515:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_883_fu_45238_p2' generates 1 bits.
[2025-10-21 18:09:33,382] 57515 | assign zext_ln840_638_fu_45244_p1 = icmp_ln1039_883_fu_45238_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57517:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1837_fu_45254_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57517 | assign zext_ln840_639_fu_45260_p1 = add_ln840_1837_fu_45254_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57519:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1103_fu_30658_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57519 | assign zext_ln840_63_fu_30664_p1 = add_ln840_1103_fu_30658_p2;
[2025-10-21 18:09:33,382]       |                                  ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57521:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1838_fu_45264_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57521 | assign zext_ln840_640_fu_45270_p1 = add_ln840_1838_fu_45264_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57523:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1839_fu_45274_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57523 | assign zext_ln840_641_fu_45280_p1 = add_ln840_1839_fu_45274_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57525:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1841_fu_45290_p2' generates 3 bits.
[2025-10-21 18:09:33,382] 57525 | assign zext_ln840_642_fu_45296_p1 = add_ln840_1841_fu_45290_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57527:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1842_fu_45300_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57527 | assign zext_ln840_643_fu_45306_p1 = add_ln840_1842_fu_45300_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57529:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1843_fu_45310_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57529 | assign zext_ln840_644_fu_45316_p1 = add_ln840_1843_fu_45310_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57531:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1844_fu_45320_p2' generates 3 bits.
[2025-10-21 18:09:33,382] 57531 | assign zext_ln840_645_fu_45326_p1 = add_ln840_1844_fu_45320_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57533:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1845_fu_45330_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57533 | assign zext_ln840_646_fu_45336_p1 = add_ln840_1845_fu_45330_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57535:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1846_fu_45340_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57535 | assign zext_ln840_647_fu_45346_p1 = add_ln840_1846_fu_45340_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57537:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1847_fu_45350_p2' generates 3 bits.
[2025-10-21 18:09:33,382] 57537 | assign zext_ln840_648_fu_45356_p1 = add_ln840_1847_fu_45350_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57539:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_898_fu_45522_p2' generates 1 bits.
[2025-10-21 18:09:33,382] 57539 | assign zext_ln840_649_fu_45528_p1 = icmp_ln1039_898_fu_45522_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57541:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1104_fu_30668_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57541 | assign zext_ln840_64_fu_30674_p1 = add_ln840_1104_fu_30668_p2;
[2025-10-21 18:09:33,382]       |                                  ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57543:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1851_fu_45538_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57543 | assign zext_ln840_650_fu_45544_p1 = add_ln840_1851_fu_45538_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57545:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1852_fu_45548_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57545 | assign zext_ln840_651_fu_45554_p1 = add_ln840_1852_fu_45548_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57547:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1853_fu_45558_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57547 | assign zext_ln840_652_fu_45564_p1 = add_ln840_1853_fu_45558_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57549:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1855_fu_45574_p2' generates 3 bits.
[2025-10-21 18:09:33,382] 57549 | assign zext_ln840_653_fu_45580_p1 = add_ln840_1855_fu_45574_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57551:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1856_fu_45584_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57551 | assign zext_ln840_654_fu_45590_p1 = add_ln840_1856_fu_45584_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57553:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1857_fu_45594_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57553 | assign zext_ln840_655_fu_45600_p1 = add_ln840_1857_fu_45594_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57555:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1858_fu_45604_p2' generates 3 bits.
[2025-10-21 18:09:33,382] 57555 | assign zext_ln840_656_fu_45610_p1 = add_ln840_1858_fu_45604_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57557:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1859_fu_45614_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57557 | assign zext_ln840_657_fu_45620_p1 = add_ln840_1859_fu_45614_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57559:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1860_fu_45624_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57559 | assign zext_ln840_658_fu_45630_p1 = add_ln840_1860_fu_45624_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57561:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1861_fu_45634_p2' generates 3 bits.
[2025-10-21 18:09:33,382] 57561 | assign zext_ln840_659_fu_45640_p1 = add_ln840_1861_fu_45634_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57563:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1105_fu_30678_p2' generates 3 bits.
[2025-10-21 18:09:33,382] 57563 | assign zext_ln840_65_fu_30684_p1 = add_ln840_1105_fu_30678_p2;
[2025-10-21 18:09:33,382]       |                                  ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57565:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_913_fu_45806_p2' generates 1 bits.
[2025-10-21 18:09:33,382] 57565 | assign zext_ln840_660_fu_45812_p1 = icmp_ln1039_913_fu_45806_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57567:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1865_fu_45822_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57567 | assign zext_ln840_661_fu_45828_p1 = add_ln840_1865_fu_45822_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57569:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1866_fu_45832_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57569 | assign zext_ln840_662_fu_45838_p1 = add_ln840_1866_fu_45832_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57571:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1867_fu_45842_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57571 | assign zext_ln840_663_fu_45848_p1 = add_ln840_1867_fu_45842_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57573:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1869_fu_45858_p2' generates 3 bits.
[2025-10-21 18:09:33,382] 57573 | assign zext_ln840_664_fu_45864_p1 = add_ln840_1869_fu_45858_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57575:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1870_fu_45868_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57575 | assign zext_ln840_665_fu_45874_p1 = add_ln840_1870_fu_45868_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57577:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1871_fu_45878_p2' generates 2 bits.
[2025-10-21 18:09:33,382] 57577 | assign zext_ln840_666_fu_45884_p1 = add_ln840_1871_fu_45878_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,382] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57579:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1872_fu_45888_p2' generates 3 bits.
[2025-10-21 18:09:33,382] 57579 | assign zext_ln840_667_fu_45894_p1 = add_ln840_1872_fu_45888_p2;
[2025-10-21 18:09:33,382]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57581:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1873_fu_45898_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57581 | assign zext_ln840_668_fu_45904_p1 = add_ln840_1873_fu_45898_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57583:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1874_fu_45908_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57583 | assign zext_ln840_669_fu_45914_p1 = add_ln840_1874_fu_45908_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57585:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_103_fu_30840_p2' generates 1 bits.
[2025-10-21 18:09:33,383] 57585 | assign zext_ln840_66_fu_30846_p1 = icmp_ln1039_103_fu_30840_p2;
[2025-10-21 18:09:33,383]       |                                  ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57587:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1875_fu_45918_p2' generates 3 bits.
[2025-10-21 18:09:33,383] 57587 | assign zext_ln840_670_fu_45924_p1 = add_ln840_1875_fu_45918_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57589:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_928_fu_46090_p2' generates 1 bits.
[2025-10-21 18:09:33,383] 57589 | assign zext_ln840_671_fu_46096_p1 = icmp_ln1039_928_fu_46090_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57591:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1879_fu_46106_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57591 | assign zext_ln840_672_fu_46112_p1 = add_ln840_1879_fu_46106_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57593:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1880_fu_46116_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57593 | assign zext_ln840_673_fu_46122_p1 = add_ln840_1880_fu_46116_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57595:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1881_fu_46126_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57595 | assign zext_ln840_674_fu_46132_p1 = add_ln840_1881_fu_46126_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57597:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1883_fu_46142_p2' generates 3 bits.
[2025-10-21 18:09:33,383] 57597 | assign zext_ln840_675_fu_46148_p1 = add_ln840_1883_fu_46142_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57599:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1884_fu_46152_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57599 | assign zext_ln840_676_fu_46158_p1 = add_ln840_1884_fu_46152_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57601:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1885_fu_46162_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57601 | assign zext_ln840_677_fu_46168_p1 = add_ln840_1885_fu_46162_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57603:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1886_fu_46172_p2' generates 3 bits.
[2025-10-21 18:09:33,383] 57603 | assign zext_ln840_678_fu_46178_p1 = add_ln840_1886_fu_46172_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57605:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1887_fu_46182_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57605 | assign zext_ln840_679_fu_46188_p1 = add_ln840_1887_fu_46182_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57607:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1109_fu_30856_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57607 | assign zext_ln840_67_fu_30862_p1 = add_ln840_1109_fu_30856_p2;
[2025-10-21 18:09:33,383]       |                                  ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57609:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1888_fu_46192_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57609 | assign zext_ln840_680_fu_46198_p1 = add_ln840_1888_fu_46192_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57611:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1889_fu_46202_p2' generates 3 bits.
[2025-10-21 18:09:33,383] 57611 | assign zext_ln840_681_fu_46208_p1 = add_ln840_1889_fu_46202_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57613:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_943_fu_46374_p2' generates 1 bits.
[2025-10-21 18:09:33,383] 57613 | assign zext_ln840_682_fu_46380_p1 = icmp_ln1039_943_fu_46374_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57615:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1893_fu_46390_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57615 | assign zext_ln840_683_fu_46396_p1 = add_ln840_1893_fu_46390_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57617:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1894_fu_46400_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57617 | assign zext_ln840_684_fu_46406_p1 = add_ln840_1894_fu_46400_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57619:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1895_fu_46410_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57619 | assign zext_ln840_685_fu_46416_p1 = add_ln840_1895_fu_46410_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57621:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1897_fu_46426_p2' generates 3 bits.
[2025-10-21 18:09:33,383] 57621 | assign zext_ln840_686_fu_46432_p1 = add_ln840_1897_fu_46426_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57623:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1898_fu_46436_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57623 | assign zext_ln840_687_fu_46442_p1 = add_ln840_1898_fu_46436_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57625:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1899_fu_46446_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57625 | assign zext_ln840_688_fu_46452_p1 = add_ln840_1899_fu_46446_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57627:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1900_fu_46456_p2' generates 3 bits.
[2025-10-21 18:09:33,383] 57627 | assign zext_ln840_689_fu_46462_p1 = add_ln840_1900_fu_46456_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57629:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1110_fu_30866_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57629 | assign zext_ln840_68_fu_30872_p1 = add_ln840_1110_fu_30866_p2;
[2025-10-21 18:09:33,383]       |                                  ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57631:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1901_fu_46466_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57631 | assign zext_ln840_690_fu_46472_p1 = add_ln840_1901_fu_46466_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57633:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1902_fu_46476_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57633 | assign zext_ln840_691_fu_46482_p1 = add_ln840_1902_fu_46476_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57635:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1903_fu_46486_p2' generates 3 bits.
[2025-10-21 18:09:33,383] 57635 | assign zext_ln840_692_fu_46492_p1 = add_ln840_1903_fu_46486_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57637:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_958_fu_46658_p2' generates 1 bits.
[2025-10-21 18:09:33,383] 57637 | assign zext_ln840_693_fu_46664_p1 = icmp_ln1039_958_fu_46658_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57639:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1907_fu_46674_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57639 | assign zext_ln840_694_fu_46680_p1 = add_ln840_1907_fu_46674_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57641:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1908_fu_46684_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57641 | assign zext_ln840_695_fu_46690_p1 = add_ln840_1908_fu_46684_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57643:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1909_fu_46694_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57643 | assign zext_ln840_696_fu_46700_p1 = add_ln840_1909_fu_46694_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57645:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1911_fu_46710_p2' generates 3 bits.
[2025-10-21 18:09:33,383] 57645 | assign zext_ln840_697_fu_46716_p1 = add_ln840_1911_fu_46710_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57647:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1912_fu_46720_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57647 | assign zext_ln840_698_fu_46726_p1 = add_ln840_1912_fu_46720_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57649:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1913_fu_46730_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57649 | assign zext_ln840_699_fu_46736_p1 = add_ln840_1913_fu_46730_p2;
[2025-10-21 18:09:33,383]       |                                   ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57651:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1111_fu_30876_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57651 | assign zext_ln840_69_fu_30882_p1 = add_ln840_1111_fu_30876_p2;
[2025-10-21 18:09:33,383]       |                                  ^
[2025-10-21 18:09:33,383] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57653:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1031_fu_29248_p2' generates 2 bits.
[2025-10-21 18:09:33,383] 57653 | assign zext_ln840_6_fu_29254_p1 = add_ln840_1031_fu_29248_p2;
[2025-10-21 18:09:33,384]       |                                 ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57655:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1914_fu_46740_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57655 | assign zext_ln840_700_fu_46746_p1 = add_ln840_1914_fu_46740_p2;
[2025-10-21 18:09:33,384]       |                                   ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57657:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1915_fu_46750_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57657 | assign zext_ln840_701_fu_46756_p1 = add_ln840_1915_fu_46750_p2;
[2025-10-21 18:09:33,384]       |                                   ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57659:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1916_fu_46760_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57659 | assign zext_ln840_702_fu_46766_p1 = add_ln840_1916_fu_46760_p2;
[2025-10-21 18:09:33,384]       |                                   ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57661:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1917_fu_46770_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57661 | assign zext_ln840_703_fu_46776_p1 = add_ln840_1917_fu_46770_p2;
[2025-10-21 18:09:33,384]       |                                   ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57663:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1113_fu_30892_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57663 | assign zext_ln840_70_fu_30898_p1 = add_ln840_1113_fu_30892_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57665:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1114_fu_30902_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57665 | assign zext_ln840_71_fu_30908_p1 = add_ln840_1114_fu_30902_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57667:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1115_fu_30912_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57667 | assign zext_ln840_72_fu_30918_p1 = add_ln840_1115_fu_30912_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57669:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1116_fu_30922_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57669 | assign zext_ln840_73_fu_30928_p1 = add_ln840_1116_fu_30922_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57671:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1117_fu_30932_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57671 | assign zext_ln840_74_fu_30938_p1 = add_ln840_1117_fu_30932_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57673:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1118_fu_30942_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57673 | assign zext_ln840_75_fu_30948_p1 = add_ln840_1118_fu_30942_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57675:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1119_fu_30952_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57675 | assign zext_ln840_76_fu_30958_p1 = add_ln840_1119_fu_30952_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57677:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_118_fu_31124_p2' generates 1 bits.
[2025-10-21 18:09:33,384] 57677 | assign zext_ln840_77_fu_31130_p1 = icmp_ln1039_118_fu_31124_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57679:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1123_fu_31140_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57679 | assign zext_ln840_78_fu_31146_p1 = add_ln840_1123_fu_31140_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57681:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1124_fu_31150_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57681 | assign zext_ln840_79_fu_31156_p1 = add_ln840_1124_fu_31150_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57683:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1032_fu_29258_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57683 | assign zext_ln840_7_fu_29264_p1 = add_ln840_1032_fu_29258_p2;
[2025-10-21 18:09:33,384]       |                                 ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57685:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1125_fu_31160_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57685 | assign zext_ln840_80_fu_31166_p1 = add_ln840_1125_fu_31160_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57687:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1127_fu_31176_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57687 | assign zext_ln840_81_fu_31182_p1 = add_ln840_1127_fu_31176_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57689:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1128_fu_31186_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57689 | assign zext_ln840_82_fu_31192_p1 = add_ln840_1128_fu_31186_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57691:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1129_fu_31196_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57691 | assign zext_ln840_83_fu_31202_p1 = add_ln840_1129_fu_31196_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57693:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1130_fu_31206_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57693 | assign zext_ln840_84_fu_31212_p1 = add_ln840_1130_fu_31206_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57695:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1131_fu_31216_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57695 | assign zext_ln840_85_fu_31222_p1 = add_ln840_1131_fu_31216_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57697:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1132_fu_31226_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57697 | assign zext_ln840_86_fu_31232_p1 = add_ln840_1132_fu_31226_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57699:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1133_fu_31236_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57699 | assign zext_ln840_87_fu_31242_p1 = add_ln840_1133_fu_31236_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57701:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_133_fu_31398_p2' generates 1 bits.
[2025-10-21 18:09:33,384] 57701 | assign zext_ln840_88_fu_31404_p1 = icmp_ln1039_133_fu_31398_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57703:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1137_fu_31414_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57703 | assign zext_ln840_89_fu_31420_p1 = add_ln840_1137_fu_31414_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57705:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1033_fu_29268_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57705 | assign zext_ln840_8_fu_29274_p1 = add_ln840_1033_fu_29268_p2;
[2025-10-21 18:09:33,384]       |                                 ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57707:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1138_fu_31424_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57707 | assign zext_ln840_90_fu_31430_p1 = add_ln840_1138_fu_31424_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57709:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1139_fu_31434_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57709 | assign zext_ln840_91_fu_31440_p1 = add_ln840_1139_fu_31434_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57711:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1141_fu_31450_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57711 | assign zext_ln840_92_fu_31456_p1 = add_ln840_1141_fu_31450_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57713:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1142_fu_31460_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57713 | assign zext_ln840_93_fu_31466_p1 = add_ln840_1142_fu_31460_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57715:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1143_fu_31470_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57715 | assign zext_ln840_94_fu_31476_p1 = add_ln840_1143_fu_31470_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57717:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1144_fu_31480_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57717 | assign zext_ln840_95_fu_31486_p1 = add_ln840_1144_fu_31480_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57719:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1145_fu_31490_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57719 | assign zext_ln840_96_fu_31496_p1 = add_ln840_1145_fu_31490_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57721:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1146_fu_31500_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57721 | assign zext_ln840_97_fu_31506_p1 = add_ln840_1146_fu_31500_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57723:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1147_fu_31510_p2' generates 3 bits.
[2025-10-21 18:09:33,384] 57723 | assign zext_ln840_98_fu_31516_p1 = add_ln840_1147_fu_31510_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57725:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_148_fu_31672_p2' generates 1 bits.
[2025-10-21 18:09:33,384] 57725 | assign zext_ln840_99_fu_31678_p1 = icmp_ln1039_148_fu_31672_p2;
[2025-10-21 18:09:33,384]       |                                  ^
[2025-10-21 18:09:33,384] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57727:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1034_fu_29278_p2' generates 2 bits.
[2025-10-21 18:09:33,384] 57727 | assign zext_ln840_9_fu_29284_p1 = add_ln840_1034_fu_29278_p2;
[2025-10-21 18:09:33,385]       |                                 ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:57729:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_13_fu_29176_p2' generates 1 bits.
[2025-10-21 18:09:33,385] 57729 | assign zext_ln840_fu_29182_p1 = icmp_ln1039_13_fu_29176_p2;
[2025-10-21 18:09:33,385]       |                               ^
[2025-10-21 18:09:33,385] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:7011:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385]  7011 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-21 18:09:33,385]       |  ^
[2025-10-21 18:09:33,385] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:7012:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385]  7012 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-21 18:09:33,385]       |  ^
[2025-10-21 18:09:33,385] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:7013:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385]  7013 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-21 18:09:33,385]       |  ^
[2025-10-21 18:09:33,385] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:7014:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385]  7014 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-21 18:09:33,385]       |  ^
[2025-10-21 18:09:33,385] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:7015:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385]  7015 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-21 18:09:33,385]       |  ^
[2025-10-21 18:09:33,385] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:7016:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385]  7016 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-21 18:09:33,385]       |  ^
[2025-10-21 18:09:33,385] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:7017:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385]  7017 | #0 ap_done_reg = 1'b0;
[2025-10-21 18:09:33,385]       |  ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10029:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10029 |             ap_NS_iter0_fsm = 'bx;
[2025-10-21 18:09:33,385]       |                             ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10053:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10053 |             ap_NS_iter1_fsm = 'bx;
[2025-10-21 18:09:33,385]       |                             ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10077:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10077 |             ap_NS_iter2_fsm = 'bx;
[2025-10-21 18:09:33,385]       |                             ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10101:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10101 |             ap_NS_iter3_fsm = 'bx;
[2025-10-21 18:09:33,385]       |                             ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10125:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10125 |             ap_NS_iter4_fsm = 'bx;
[2025-10-21 18:09:33,385]       |                             ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10149:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10149 |             ap_NS_iter5_fsm = 'bx;
[2025-10-21 18:09:33,385]       |                             ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10420:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10420 | assign grp_fu_5878_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10422:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10422 | assign grp_fu_5886_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10424:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10424 | assign grp_fu_5894_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10426:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10426 | assign grp_fu_5902_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10428:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10428 | assign grp_fu_5910_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10430:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10430 | assign grp_fu_5918_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10432:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10432 | assign grp_fu_5926_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10434:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_1346_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10434 | assign grp_fu_5934_p0 = sext_ln1494_2_fu_1346_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10436:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10436 | assign grp_fu_5942_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10438:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10438 | assign grp_fu_5965_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10440:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10440 | assign grp_fu_5988_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10442:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10442 | assign grp_fu_6011_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,385] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10444:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:09:33,385]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,385] 10444 | assign grp_fu_6034_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:09:33,385]       |                       ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10446:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10446 | assign grp_fu_6057_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:09:33,386]       |                       ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10448:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10448 | assign grp_fu_6080_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:09:33,386]       |                       ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10450:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_1374_p1' generates 12 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10450 | assign grp_fu_6103_p0 = sext_ln1494_1_fu_1374_p1;
[2025-10-21 18:09:33,386]       |                       ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10746:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10746 | assign ret_V_12_fu_1456_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:09:33,386]       |                            ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10748:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10748 | assign ret_V_15_fu_1469_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:09:33,386]       |                            ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10750:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10750 | assign ret_V_18_fu_1482_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:09:33,386]       |                            ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10752:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10752 | assign ret_V_21_fu_1495_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:09:33,386]       |                            ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10754:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10754 | assign ret_V_3_fu_1417_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:09:33,386]       |                           ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10756:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10756 | assign ret_V_6_fu_1430_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:09:33,386]       |                           ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10758:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10758 | assign ret_V_9_fu_1443_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:09:33,386]       |                           ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10760:25: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_1401_p1' generates 12 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10760 | assign ret_V_fu_1404_p0 = sext_ln1494_fu_1401_p1;
[2025-10-21 18:09:33,386]       |                         ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10762:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10762 | assign sext_ln1494_1_fu_1374_p1 = $signed(r_V_1_reg_6402);
[2025-10-21 18:09:33,386]       |                                 ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10764:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10764 | assign sext_ln1494_2_fu_1346_p1 = $signed(r_V_2_fu_1333_p4);
[2025-10-21 18:09:33,386]       |                                 ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10766:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10766 | assign sext_ln1494_fu_1401_p1 = $signed(r_V_reg_6397_pp0_iter2_reg);
[2025-10-21 18:09:33,386]       |                               ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10994:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_114_fu_5611_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10994 | assign zext_ln1039_100_fu_5617_p1 = xor_ln1039_114_fu_5611_p2;
[2025-10-21 18:09:33,386]       |                                   ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10996:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_115_fu_5639_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10996 | assign zext_ln1039_101_fu_5645_p1 = xor_ln1039_115_fu_5639_p2;
[2025-10-21 18:09:33,386]       |                                   ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:10998:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_116_fu_5667_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 10998 | assign zext_ln1039_102_fu_5673_p1 = xor_ln1039_116_fu_5667_p2;
[2025-10-21 18:09:33,386]       |                                   ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11000:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_117_fu_5695_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 11000 | assign zext_ln1039_103_fu_5701_p1 = xor_ln1039_117_fu_5695_p2;
[2025-10-21 18:09:33,386]       |                                   ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11002:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_1831_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 11002 | assign zext_ln1039_10_fu_1837_p1 = xor_ln1039_10_fu_1831_p2;
[2025-10-21 18:09:33,386]       |                                  ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11004:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_1859_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 11004 | assign zext_ln1039_11_fu_1865_p1 = xor_ln1039_11_fu_1859_p2;
[2025-10-21 18:09:33,386]       |                                  ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11006:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_1887_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 11006 | assign zext_ln1039_12_fu_1893_p1 = xor_ln1039_12_fu_1887_p2;
[2025-10-21 18:09:33,386]       |                                  ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11008:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_2095_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 11008 | assign zext_ln1039_13_fu_2101_p1 = xor_ln1039_15_fu_2095_p2;
[2025-10-21 18:09:33,386]       |                                  ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11010:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_2123_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 11010 | assign zext_ln1039_14_fu_2129_p1 = xor_ln1039_16_fu_2123_p2;
[2025-10-21 18:09:33,386]       |                                  ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11012:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_2151_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 11012 | assign zext_ln1039_15_fu_2157_p1 = xor_ln1039_17_fu_2151_p2;
[2025-10-21 18:09:33,386]       |                                  ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11014:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_2179_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 11014 | assign zext_ln1039_16_fu_2185_p1 = xor_ln1039_18_fu_2179_p2;
[2025-10-21 18:09:33,386]       |                                  ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11016:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_2207_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 11016 | assign zext_ln1039_17_fu_2213_p1 = xor_ln1039_19_fu_2207_p2;
[2025-10-21 18:09:33,386]       |                                  ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11018:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_2235_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,386] 11018 | assign zext_ln1039_18_fu_2241_p1 = xor_ln1039_20_fu_2235_p2;
[2025-10-21 18:09:33,386]       |                                  ^
[2025-10-21 18:09:33,386] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11020:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_2263_p2' generates 1 bits.
[2025-10-21 18:09:33,386]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11020 | assign zext_ln1039_19_fu_2269_p1 = xor_ln1039_21_fu_2263_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11022:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_1579_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11022 | assign zext_ln1039_1_fu_1585_p1 = xor_ln1039_1_fu_1579_p2;
[2025-10-21 18:09:33,387]       |                                 ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11024:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_2291_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11024 | assign zext_ln1039_20_fu_2297_p1 = xor_ln1039_22_fu_2291_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11026:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_2319_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11026 | assign zext_ln1039_21_fu_2325_p1 = xor_ln1039_23_fu_2319_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11028:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_2347_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11028 | assign zext_ln1039_22_fu_2353_p1 = xor_ln1039_24_fu_2347_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11030:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_2375_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11030 | assign zext_ln1039_23_fu_2381_p1 = xor_ln1039_25_fu_2375_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11032:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_2403_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11032 | assign zext_ln1039_24_fu_2409_p1 = xor_ln1039_26_fu_2403_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11034:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_2431_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11034 | assign zext_ln1039_25_fu_2437_p1 = xor_ln1039_27_fu_2431_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11036:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_2639_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11036 | assign zext_ln1039_26_fu_2645_p1 = xor_ln1039_30_fu_2639_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11038:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_2667_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11038 | assign zext_ln1039_27_fu_2673_p1 = xor_ln1039_31_fu_2667_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11040:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_32_fu_2695_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11040 | assign zext_ln1039_28_fu_2701_p1 = xor_ln1039_32_fu_2695_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11042:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_2723_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11042 | assign zext_ln1039_29_fu_2729_p1 = xor_ln1039_33_fu_2723_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11044:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_1607_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11044 | assign zext_ln1039_2_fu_1613_p1 = xor_ln1039_2_fu_1607_p2;
[2025-10-21 18:09:33,387]       |                                 ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11046:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_2751_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11046 | assign zext_ln1039_30_fu_2757_p1 = xor_ln1039_34_fu_2751_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_35_fu_2779_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11048 | assign zext_ln1039_31_fu_2785_p1 = xor_ln1039_35_fu_2779_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11050:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_2807_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11050 | assign zext_ln1039_32_fu_2813_p1 = xor_ln1039_36_fu_2807_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11052:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_2835_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11052 | assign zext_ln1039_33_fu_2841_p1 = xor_ln1039_37_fu_2835_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11054:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_38_fu_2863_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11054 | assign zext_ln1039_34_fu_2869_p1 = xor_ln1039_38_fu_2863_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11056:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_2891_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11056 | assign zext_ln1039_35_fu_2897_p1 = xor_ln1039_39_fu_2891_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11058:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_2919_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11058 | assign zext_ln1039_36_fu_2925_p1 = xor_ln1039_40_fu_2919_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11060:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_41_fu_2947_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11060 | assign zext_ln1039_37_fu_2953_p1 = xor_ln1039_41_fu_2947_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11062:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_2975_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11062 | assign zext_ln1039_38_fu_2981_p1 = xor_ln1039_42_fu_2975_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11064:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_3183_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11064 | assign zext_ln1039_39_fu_3189_p1 = xor_ln1039_45_fu_3183_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11066:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_1635_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11066 | assign zext_ln1039_3_fu_1641_p1 = xor_ln1039_3_fu_1635_p2;
[2025-10-21 18:09:33,387]       |                                 ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11068:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_3211_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11068 | assign zext_ln1039_40_fu_3217_p1 = xor_ln1039_46_fu_3211_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_47_fu_3239_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11070 | assign zext_ln1039_41_fu_3245_p1 = xor_ln1039_47_fu_3239_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11072:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_48_fu_3267_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11072 | assign zext_ln1039_42_fu_3273_p1 = xor_ln1039_48_fu_3267_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,387] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11074:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_49_fu_3295_p2' generates 1 bits.
[2025-10-21 18:09:33,387]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,387] 11074 | assign zext_ln1039_43_fu_3301_p1 = xor_ln1039_49_fu_3295_p2;
[2025-10-21 18:09:33,387]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11076:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_50_fu_3323_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11076 | assign zext_ln1039_44_fu_3329_p1 = xor_ln1039_50_fu_3323_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11078:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_51_fu_3351_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11078 | assign zext_ln1039_45_fu_3357_p1 = xor_ln1039_51_fu_3351_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11080:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_52_fu_3379_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11080 | assign zext_ln1039_46_fu_3385_p1 = xor_ln1039_52_fu_3379_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11082:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_53_fu_3407_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11082 | assign zext_ln1039_47_fu_3413_p1 = xor_ln1039_53_fu_3407_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11084:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_54_fu_3435_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11084 | assign zext_ln1039_48_fu_3441_p1 = xor_ln1039_54_fu_3435_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11086:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_55_fu_3463_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11086 | assign zext_ln1039_49_fu_3469_p1 = xor_ln1039_55_fu_3463_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11088:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_1663_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11088 | assign zext_ln1039_4_fu_1669_p1 = xor_ln1039_4_fu_1663_p2;
[2025-10-21 18:09:33,388]       |                                 ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11090:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_56_fu_3491_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11090 | assign zext_ln1039_50_fu_3497_p1 = xor_ln1039_56_fu_3491_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_57_fu_3519_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11092 | assign zext_ln1039_51_fu_3525_p1 = xor_ln1039_57_fu_3519_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_60_fu_3727_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11094 | assign zext_ln1039_52_fu_3733_p1 = xor_ln1039_60_fu_3727_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11096:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_61_fu_3755_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11096 | assign zext_ln1039_53_fu_3761_p1 = xor_ln1039_61_fu_3755_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_62_fu_3783_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11098 | assign zext_ln1039_54_fu_3789_p1 = xor_ln1039_62_fu_3783_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11100:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_63_fu_3811_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11100 | assign zext_ln1039_55_fu_3817_p1 = xor_ln1039_63_fu_3811_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11102:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_64_fu_3839_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11102 | assign zext_ln1039_56_fu_3845_p1 = xor_ln1039_64_fu_3839_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11104:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_65_fu_3867_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11104 | assign zext_ln1039_57_fu_3873_p1 = xor_ln1039_65_fu_3867_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11106:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_66_fu_3895_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11106 | assign zext_ln1039_58_fu_3901_p1 = xor_ln1039_66_fu_3895_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11108:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_67_fu_3923_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11108 | assign zext_ln1039_59_fu_3929_p1 = xor_ln1039_67_fu_3923_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11110:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_1691_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11110 | assign zext_ln1039_5_fu_1697_p1 = xor_ln1039_5_fu_1691_p2;
[2025-10-21 18:09:33,388]       |                                 ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11112:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_68_fu_3951_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11112 | assign zext_ln1039_60_fu_3957_p1 = xor_ln1039_68_fu_3951_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_69_fu_3979_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11114 | assign zext_ln1039_61_fu_3985_p1 = xor_ln1039_69_fu_3979_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11116:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_70_fu_4007_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11116 | assign zext_ln1039_62_fu_4013_p1 = xor_ln1039_70_fu_4007_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11118:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_71_fu_4035_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11118 | assign zext_ln1039_63_fu_4041_p1 = xor_ln1039_71_fu_4035_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11120:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_72_fu_4063_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11120 | assign zext_ln1039_64_fu_4069_p1 = xor_ln1039_72_fu_4063_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11122:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_75_fu_4271_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11122 | assign zext_ln1039_65_fu_4277_p1 = xor_ln1039_75_fu_4271_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11124:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_76_fu_4299_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11124 | assign zext_ln1039_66_fu_4305_p1 = xor_ln1039_76_fu_4299_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11126:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_77_fu_4327_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11126 | assign zext_ln1039_67_fu_4333_p1 = xor_ln1039_77_fu_4327_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11128:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_78_fu_4355_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,388] 11128 | assign zext_ln1039_68_fu_4361_p1 = xor_ln1039_78_fu_4355_p2;
[2025-10-21 18:09:33,388]       |                                  ^
[2025-10-21 18:09:33,388] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11130:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_79_fu_4383_p2' generates 1 bits.
[2025-10-21 18:09:33,388]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11130 | assign zext_ln1039_69_fu_4389_p1 = xor_ln1039_79_fu_4383_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11132:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_1719_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11132 | assign zext_ln1039_6_fu_1725_p1 = xor_ln1039_6_fu_1719_p2;
[2025-10-21 18:09:33,389]       |                                 ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11134:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_80_fu_4411_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11134 | assign zext_ln1039_70_fu_4417_p1 = xor_ln1039_80_fu_4411_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_81_fu_4439_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11136 | assign zext_ln1039_71_fu_4445_p1 = xor_ln1039_81_fu_4439_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_82_fu_4467_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11138 | assign zext_ln1039_72_fu_4473_p1 = xor_ln1039_82_fu_4467_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11140:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_83_fu_4495_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11140 | assign zext_ln1039_73_fu_4501_p1 = xor_ln1039_83_fu_4495_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11142:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_84_fu_4523_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11142 | assign zext_ln1039_74_fu_4529_p1 = xor_ln1039_84_fu_4523_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11144:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_85_fu_4551_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11144 | assign zext_ln1039_75_fu_4557_p1 = xor_ln1039_85_fu_4551_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11146:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_86_fu_4579_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11146 | assign zext_ln1039_76_fu_4585_p1 = xor_ln1039_86_fu_4579_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11148:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_87_fu_4607_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11148 | assign zext_ln1039_77_fu_4613_p1 = xor_ln1039_87_fu_4607_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11150:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_90_fu_4815_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11150 | assign zext_ln1039_78_fu_4821_p1 = xor_ln1039_90_fu_4815_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11152:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_91_fu_4843_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11152 | assign zext_ln1039_79_fu_4849_p1 = xor_ln1039_91_fu_4843_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11154:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_1747_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11154 | assign zext_ln1039_7_fu_1753_p1 = xor_ln1039_7_fu_1747_p2;
[2025-10-21 18:09:33,389]       |                                 ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11156:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_92_fu_4871_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11156 | assign zext_ln1039_80_fu_4877_p1 = xor_ln1039_92_fu_4871_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11158:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_93_fu_4899_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11158 | assign zext_ln1039_81_fu_4905_p1 = xor_ln1039_93_fu_4899_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11160:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_94_fu_4927_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11160 | assign zext_ln1039_82_fu_4933_p1 = xor_ln1039_94_fu_4927_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11162:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_95_fu_4955_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11162 | assign zext_ln1039_83_fu_4961_p1 = xor_ln1039_95_fu_4955_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11164:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_96_fu_4983_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11164 | assign zext_ln1039_84_fu_4989_p1 = xor_ln1039_96_fu_4983_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11166:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_97_fu_5011_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11166 | assign zext_ln1039_85_fu_5017_p1 = xor_ln1039_97_fu_5011_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11168:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_98_fu_5039_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11168 | assign zext_ln1039_86_fu_5045_p1 = xor_ln1039_98_fu_5039_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11170:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_99_fu_5067_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11170 | assign zext_ln1039_87_fu_5073_p1 = xor_ln1039_99_fu_5067_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11172:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_100_fu_5095_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11172 | assign zext_ln1039_88_fu_5101_p1 = xor_ln1039_100_fu_5095_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11174:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_101_fu_5123_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11174 | assign zext_ln1039_89_fu_5129_p1 = xor_ln1039_101_fu_5123_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11176:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_1775_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11176 | assign zext_ln1039_8_fu_1781_p1 = xor_ln1039_8_fu_1775_p2;
[2025-10-21 18:09:33,389]       |                                 ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11178:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_102_fu_5151_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11178 | assign zext_ln1039_90_fu_5157_p1 = xor_ln1039_102_fu_5151_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_105_fu_5359_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11180 | assign zext_ln1039_91_fu_5365_p1 = xor_ln1039_105_fu_5359_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_106_fu_5387_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,389] 11182 | assign zext_ln1039_92_fu_5393_p1 = xor_ln1039_106_fu_5387_p2;
[2025-10-21 18:09:33,389]       |                                  ^
[2025-10-21 18:09:33,389] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11184:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_107_fu_5415_p2' generates 1 bits.
[2025-10-21 18:09:33,389]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11184 | assign zext_ln1039_93_fu_5421_p1 = xor_ln1039_107_fu_5415_p2;
[2025-10-21 18:09:33,390]       |                                  ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11186:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_108_fu_5443_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11186 | assign zext_ln1039_94_fu_5449_p1 = xor_ln1039_108_fu_5443_p2;
[2025-10-21 18:09:33,390]       |                                  ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11188:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_109_fu_5471_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11188 | assign zext_ln1039_95_fu_5477_p1 = xor_ln1039_109_fu_5471_p2;
[2025-10-21 18:09:33,390]       |                                  ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11190:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_110_fu_5499_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11190 | assign zext_ln1039_96_fu_5505_p1 = xor_ln1039_110_fu_5499_p2;
[2025-10-21 18:09:33,390]       |                                  ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11192:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_111_fu_5527_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11192 | assign zext_ln1039_97_fu_5533_p1 = xor_ln1039_111_fu_5527_p2;
[2025-10-21 18:09:33,390]       |                                  ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11194:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_112_fu_5555_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11194 | assign zext_ln1039_98_fu_5561_p1 = xor_ln1039_112_fu_5555_p2;
[2025-10-21 18:09:33,390]       |                                  ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11196:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_113_fu_5583_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11196 | assign zext_ln1039_99_fu_5589_p1 = xor_ln1039_113_fu_5583_p2;
[2025-10-21 18:09:33,390]       |                                  ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11198:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_1803_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11198 | assign zext_ln1039_9_fu_1809_p1 = xor_ln1039_9_fu_1803_p2;
[2025-10-21 18:09:33,390]       |                                 ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11200:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_1551_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11200 | assign zext_ln1039_fu_1557_p1 = xor_ln1039_fu_1551_p2;
[2025-10-21 18:09:33,390]       |                               ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11202:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2067_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11202 | assign zext_ln215_1_fu_2073_p1 = result_V_2_fu_2067_p2;
[2025-10-21 18:09:33,390]       |                                ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11204:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_2611_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11204 | assign zext_ln215_2_fu_2617_p1 = result_V_4_fu_2611_p2;
[2025-10-21 18:09:33,390]       |                                ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11206:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_3155_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11206 | assign zext_ln215_3_fu_3161_p1 = result_V_6_fu_3155_p2;
[2025-10-21 18:09:33,390]       |                                ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11208:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_3699_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11208 | assign zext_ln215_4_fu_3705_p1 = result_V_8_fu_3699_p2;
[2025-10-21 18:09:33,390]       |                                ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11210:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_4243_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11210 | assign zext_ln215_5_fu_4249_p1 = result_V_10_fu_4243_p2;
[2025-10-21 18:09:33,390]       |                                ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11212:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_4787_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11212 | assign zext_ln215_6_fu_4793_p1 = result_V_12_fu_4787_p2;
[2025-10-21 18:09:33,390]       |                                ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11214:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_5331_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11214 | assign zext_ln215_7_fu_5337_p1 = result_V_14_fu_5331_p2;
[2025-10-21 18:09:33,390]       |                                ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11216:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_1523_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11216 | assign zext_ln215_fu_1529_p1 = result_V_fu_1523_p2;
[2025-10-21 18:09:33,390]       |                              ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11218:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_fu_2027_p2' generates 3 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11218 | assign zext_ln840_10_fu_2033_p1 = add_ln840_27_fu_2027_p2;
[2025-10-21 18:09:33,390]       |                                 ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11220:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_2459_p2' generates 1 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11220 | assign zext_ln840_11_fu_2465_p1 = xor_ln1039_28_fu_2459_p2;
[2025-10-21 18:09:33,390]       |                                 ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11222:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_31_fu_2475_p2' generates 2 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11222 | assign zext_ln840_12_fu_2481_p1 = add_ln840_31_fu_2475_p2;
[2025-10-21 18:09:33,390]       |                                 ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11224:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_fu_2485_p2' generates 2 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11224 | assign zext_ln840_13_fu_2491_p1 = add_ln840_32_fu_2485_p2;
[2025-10-21 18:09:33,390]       |                                 ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11226:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_2495_p2' generates 2 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11226 | assign zext_ln840_14_fu_2501_p1 = add_ln840_33_fu_2495_p2;
[2025-10-21 18:09:33,390]       |                                 ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11228:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_fu_2511_p2' generates 3 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11228 | assign zext_ln840_15_fu_2517_p1 = add_ln840_35_fu_2511_p2;
[2025-10-21 18:09:33,390]       |                                 ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11230:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_36_fu_2521_p2' generates 2 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11230 | assign zext_ln840_16_fu_2527_p1 = add_ln840_36_fu_2521_p2;
[2025-10-21 18:09:33,390]       |                                 ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11232:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_fu_2531_p2' generates 2 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11232 | assign zext_ln840_17_fu_2537_p1 = add_ln840_37_fu_2531_p2;
[2025-10-21 18:09:33,390]       |                                 ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11234:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_2541_p2' generates 3 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11234 | assign zext_ln840_18_fu_2547_p1 = add_ln840_38_fu_2541_p2;
[2025-10-21 18:09:33,390]       |                                 ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11236:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_fu_2551_p2' generates 2 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,390] 11236 | assign zext_ln840_19_fu_2557_p1 = add_ln840_39_fu_2551_p2;
[2025-10-21 18:09:33,390]       |                                 ^
[2025-10-21 18:09:33,390] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11238:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_1931_p2' generates 2 bits.
[2025-10-21 18:09:33,390]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11238 | assign zext_ln840_1_fu_1937_p1 = add_ln840_17_fu_1931_p2;
[2025-10-21 18:09:33,391]       |                                ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11240:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_40_fu_2561_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11240 | assign zext_ln840_20_fu_2567_p1 = add_ln840_40_fu_2561_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11242:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_fu_2571_p2' generates 3 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11242 | assign zext_ln840_21_fu_2577_p1 = add_ln840_41_fu_2571_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11244:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_3003_p2' generates 1 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11244 | assign zext_ln840_22_fu_3009_p1 = xor_ln1039_43_fu_3003_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11246:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_3019_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11246 | assign zext_ln840_23_fu_3025_p1 = add_ln840_45_fu_3019_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11248:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_3029_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11248 | assign zext_ln840_24_fu_3035_p1 = add_ln840_46_fu_3029_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11250:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_47_fu_3039_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11250 | assign zext_ln840_25_fu_3045_p1 = add_ln840_47_fu_3039_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11252:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_fu_3055_p2' generates 3 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11252 | assign zext_ln840_26_fu_3061_p1 = add_ln840_49_fu_3055_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11254:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_50_fu_3065_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11254 | assign zext_ln840_27_fu_3071_p1 = add_ln840_50_fu_3065_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11256:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_3075_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11256 | assign zext_ln840_28_fu_3081_p1 = add_ln840_51_fu_3075_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11258:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_3085_p2' generates 3 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11258 | assign zext_ln840_29_fu_3091_p1 = add_ln840_52_fu_3085_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11260:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_1941_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11260 | assign zext_ln840_2_fu_1947_p1 = add_ln840_18_fu_1941_p2;
[2025-10-21 18:09:33,391]       |                                ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11262:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_3095_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11262 | assign zext_ln840_30_fu_3101_p1 = add_ln840_53_fu_3095_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11264:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_3105_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11264 | assign zext_ln840_31_fu_3111_p1 = add_ln840_54_fu_3105_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11266:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_fu_3115_p2' generates 3 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11266 | assign zext_ln840_32_fu_3121_p1 = add_ln840_55_fu_3115_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11268:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_58_fu_3547_p2' generates 1 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11268 | assign zext_ln840_33_fu_3553_p1 = xor_ln1039_58_fu_3547_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11270:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_3563_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11270 | assign zext_ln840_34_fu_3569_p1 = add_ln840_59_fu_3563_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11272:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_60_fu_3573_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11272 | assign zext_ln840_35_fu_3579_p1 = add_ln840_60_fu_3573_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11274:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_fu_3583_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11274 | assign zext_ln840_36_fu_3589_p1 = add_ln840_61_fu_3583_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11276:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_63_fu_3599_p2' generates 3 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11276 | assign zext_ln840_37_fu_3605_p1 = add_ln840_63_fu_3599_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11278:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_64_fu_3609_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11278 | assign zext_ln840_38_fu_3615_p1 = add_ln840_64_fu_3609_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11280:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_65_fu_3619_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11280 | assign zext_ln840_39_fu_3625_p1 = add_ln840_65_fu_3619_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11282:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_1951_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11282 | assign zext_ln840_3_fu_1957_p1 = add_ln840_19_fu_1951_p2;
[2025-10-21 18:09:33,391]       |                                ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11284:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_fu_3629_p2' generates 3 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11284 | assign zext_ln840_40_fu_3635_p1 = add_ln840_66_fu_3629_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11286:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_fu_3639_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11286 | assign zext_ln840_41_fu_3645_p1 = add_ln840_67_fu_3639_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11288:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_68_fu_3649_p2' generates 2 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11288 | assign zext_ln840_42_fu_3655_p1 = add_ln840_68_fu_3649_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11290:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_69_fu_3659_p2' generates 3 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11290 | assign zext_ln840_43_fu_3665_p1 = add_ln840_69_fu_3659_p2;
[2025-10-21 18:09:33,391]       |                                 ^
[2025-10-21 18:09:33,391] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11292:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_73_fu_4091_p2' generates 1 bits.
[2025-10-21 18:09:33,391]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,391] 11292 | assign zext_ln840_44_fu_4097_p1 = xor_ln1039_73_fu_4091_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11294:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_73_fu_4107_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11294 | assign zext_ln840_45_fu_4113_p1 = add_ln840_73_fu_4107_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11296:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_74_fu_4117_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11296 | assign zext_ln840_46_fu_4123_p1 = add_ln840_74_fu_4117_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11298:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_75_fu_4127_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11298 | assign zext_ln840_47_fu_4133_p1 = add_ln840_75_fu_4127_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11300:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_4143_p2' generates 3 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11300 | assign zext_ln840_48_fu_4149_p1 = add_ln840_77_fu_4143_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11302:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_78_fu_4153_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11302 | assign zext_ln840_49_fu_4159_p1 = add_ln840_78_fu_4153_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11304:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_1967_p2' generates 3 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11304 | assign zext_ln840_4_fu_1973_p1 = add_ln840_21_fu_1967_p2;
[2025-10-21 18:09:33,392]       |                                ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11306:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_79_fu_4163_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11306 | assign zext_ln840_50_fu_4169_p1 = add_ln840_79_fu_4163_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11308:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_80_fu_4173_p2' generates 3 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11308 | assign zext_ln840_51_fu_4179_p1 = add_ln840_80_fu_4173_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11310:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_81_fu_4183_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11310 | assign zext_ln840_52_fu_4189_p1 = add_ln840_81_fu_4183_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11312:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_82_fu_4193_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11312 | assign zext_ln840_53_fu_4199_p1 = add_ln840_82_fu_4193_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11314:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_83_fu_4203_p2' generates 3 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11314 | assign zext_ln840_54_fu_4209_p1 = add_ln840_83_fu_4203_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11316:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_88_fu_4635_p2' generates 1 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11316 | assign zext_ln840_55_fu_4641_p1 = xor_ln1039_88_fu_4635_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11318:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_87_fu_4651_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11318 | assign zext_ln840_56_fu_4657_p1 = add_ln840_87_fu_4651_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11320:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_88_fu_4661_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11320 | assign zext_ln840_57_fu_4667_p1 = add_ln840_88_fu_4661_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11322:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_89_fu_4671_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11322 | assign zext_ln840_58_fu_4677_p1 = add_ln840_89_fu_4671_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11324:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_91_fu_4687_p2' generates 3 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11324 | assign zext_ln840_59_fu_4693_p1 = add_ln840_91_fu_4687_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11326:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_1977_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11326 | assign zext_ln840_5_fu_1983_p1 = add_ln840_22_fu_1977_p2;
[2025-10-21 18:09:33,392]       |                                ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11328:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_92_fu_4697_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11328 | assign zext_ln840_60_fu_4703_p1 = add_ln840_92_fu_4697_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11330:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_93_fu_4707_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11330 | assign zext_ln840_61_fu_4713_p1 = add_ln840_93_fu_4707_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11332:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_fu_4717_p2' generates 3 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11332 | assign zext_ln840_62_fu_4723_p1 = add_ln840_94_fu_4717_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11334:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_95_fu_4727_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11334 | assign zext_ln840_63_fu_4733_p1 = add_ln840_95_fu_4727_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11336:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_96_fu_4737_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11336 | assign zext_ln840_64_fu_4743_p1 = add_ln840_96_fu_4737_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11338:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_97_fu_4747_p2' generates 3 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11338 | assign zext_ln840_65_fu_4753_p1 = add_ln840_97_fu_4747_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11340:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_103_fu_5179_p2' generates 1 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11340 | assign zext_ln840_66_fu_5185_p1 = xor_ln1039_103_fu_5179_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11342:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_101_fu_5195_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11342 | assign zext_ln840_67_fu_5201_p1 = add_ln840_101_fu_5195_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11344:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_102_fu_5205_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11344 | assign zext_ln840_68_fu_5211_p1 = add_ln840_102_fu_5205_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,392] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11346:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_fu_5215_p2' generates 2 bits.
[2025-10-21 18:09:33,392]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,392] 11346 | assign zext_ln840_69_fu_5221_p1 = add_ln840_103_fu_5215_p2;
[2025-10-21 18:09:33,392]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11348:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_23_fu_1987_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11348 | assign zext_ln840_6_fu_1993_p1 = add_ln840_23_fu_1987_p2;
[2025-10-21 18:09:33,393]       |                                ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11350:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_105_fu_5231_p2' generates 3 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11350 | assign zext_ln840_70_fu_5237_p1 = add_ln840_105_fu_5231_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11352:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_106_fu_5241_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11352 | assign zext_ln840_71_fu_5247_p1 = add_ln840_106_fu_5241_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11354:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_107_fu_5251_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11354 | assign zext_ln840_72_fu_5257_p1 = add_ln840_107_fu_5251_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11356:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_108_fu_5261_p2' generates 3 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11356 | assign zext_ln840_73_fu_5267_p1 = add_ln840_108_fu_5261_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11358:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_109_fu_5271_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11358 | assign zext_ln840_74_fu_5277_p1 = add_ln840_109_fu_5271_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11360:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_110_fu_5281_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11360 | assign zext_ln840_75_fu_5287_p1 = add_ln840_110_fu_5281_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11362:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_111_fu_5291_p2' generates 3 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11362 | assign zext_ln840_76_fu_5297_p1 = add_ln840_111_fu_5291_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11364:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_118_fu_5723_p2' generates 1 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11364 | assign zext_ln840_77_fu_5729_p1 = xor_ln1039_118_fu_5723_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11366:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_115_fu_5739_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11366 | assign zext_ln840_78_fu_5745_p1 = add_ln840_115_fu_5739_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11368:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_116_fu_5749_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11368 | assign zext_ln840_79_fu_5755_p1 = add_ln840_116_fu_5749_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11370:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_24_fu_1997_p2' generates 3 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11370 | assign zext_ln840_7_fu_2003_p1 = add_ln840_24_fu_1997_p2;
[2025-10-21 18:09:33,393]       |                                ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11372:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_117_fu_5759_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11372 | assign zext_ln840_80_fu_5765_p1 = add_ln840_117_fu_5759_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11374:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_119_fu_5775_p2' generates 3 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11374 | assign zext_ln840_81_fu_5781_p1 = add_ln840_119_fu_5775_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11376:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_120_fu_5785_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11376 | assign zext_ln840_82_fu_5791_p1 = add_ln840_120_fu_5785_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11378:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_121_fu_5795_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11378 | assign zext_ln840_83_fu_5801_p1 = add_ln840_121_fu_5795_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11380:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_fu_5805_p2' generates 3 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11380 | assign zext_ln840_84_fu_5811_p1 = add_ln840_122_fu_5805_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11382:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_123_fu_5815_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11382 | assign zext_ln840_85_fu_5821_p1 = add_ln840_123_fu_5815_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11384:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_124_fu_5825_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11384 | assign zext_ln840_86_fu_5831_p1 = add_ln840_124_fu_5825_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11386:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_125_fu_5835_p2' generates 3 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11386 | assign zext_ln840_87_fu_5841_p1 = add_ln840_125_fu_5835_p2;
[2025-10-21 18:09:33,393]       |                                 ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11388:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_fu_2007_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11388 | assign zext_ln840_8_fu_2013_p1 = add_ln840_25_fu_2007_p2;
[2025-10-21 18:09:33,393]       |                                ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11390:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_26_fu_2017_p2' generates 2 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11390 | assign zext_ln840_9_fu_2023_p1 = add_ln840_26_fu_2017_p2;
[2025-10-21 18:09:33,393]       |                                ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:11392:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_1915_p2' generates 1 bits.
[2025-10-21 18:09:33,393]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-21 18:09:33,393] 11392 | assign zext_ln840_fu_1921_p1 = xor_ln1039_13_fu_1915_p2;
[2025-10-21 18:09:33,393]       |                              ^
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2535:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.
[2025-10-21 18:09:33,393]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,393]  2535 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-10-21 18:09:33,393]       |                                                      ^~
[2025-10-21 18:09:33,393] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2592:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.
[2025-10-21 18:09:33,393]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2592 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-10-21 18:09:33,394]       |          ^
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2600:25: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2600 |         srlo_       <=  'bx;
[2025-10-21 18:09:33,394]       |                         ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2603:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2603 |         addr_       <=  'bx;
[2025-10-21 18:09:33,394]       |                     ^~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2616:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2616 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2626:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2626 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2640:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2640 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2647:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2647 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2660:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2660 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2678:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2678 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2692:19: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2692 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2709:20: Unsized constant being X/Z extended to 256 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2709 |    srlo_       <=  'bx;
[2025-10-21 18:09:33,394]       |                    ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2712:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-10-21 18:09:33,394]  2712 |    addr_       <=  'bx;
[2025-10-21 18:09:33,394]       |                ^~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2535:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2535 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-10-21 18:09:33,394]       |                                                      ^~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2592:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2592 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-10-21 18:09:33,394]       |          ^
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2600:25: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2600 |         srlo_       <=  'bx;
[2025-10-21 18:09:33,394]       |                         ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2603:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2603 |         addr_       <=  'bx;
[2025-10-21 18:09:33,394]       |                     ^~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2616:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2616 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2626:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2626 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2640:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2640 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2647:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2647 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2660:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2660 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2678:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2678 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2692:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2692 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2709:20: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2709 |    srlo_       <=  'bx;
[2025-10-21 18:09:33,394]       |                    ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2712:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-21 18:09:33,394]  2712 |    addr_       <=  'bx;
[2025-10-21 18:09:33,394]       |                ^~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2600:25: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:09:33,394]  2600 |         srlo_       <=  'bx;
[2025-10-21 18:09:33,394]       |                         ^~~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2603:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:09:33,394]  2603 |         addr_       <=  'bx;
[2025-10-21 18:09:33,394]       |                     ^~
[2025-10-21 18:09:33,394] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2616:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,394]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:09:33,394]  2616 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,394]       |                   ^~~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2626:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:09:33,395]  2626 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                   ^~~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2640:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:09:33,395]  2640 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                   ^~~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2647:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:09:33,395]  2647 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                   ^~~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2660:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:09:33,395]  2660 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                   ^~~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2678:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:09:33,395]  2678 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                   ^~~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2692:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:09:33,395]  2692 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                   ^~~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2709:20: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:09:33,395]  2709 |    srlo_       <=  'bx;
[2025-10-21 18:09:33,395]       |                    ^~~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2712:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-10-21 18:09:33,395]  2712 |    addr_       <=  'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2600:21: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:09:33,395]  2600 |         srlo_       <=  'bx;
[2025-10-21 18:09:33,395]       |                     ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2616:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:09:33,395]  2616 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2626:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:09:33,395]  2626 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2640:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:09:33,395]  2640 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2647:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:09:33,395]  2647 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2660:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:09:33,395]  2660 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2678:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:09:33,395]  2678 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2692:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:09:33,395]  2692 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2709:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-21 18:09:33,395]  2709 |    srlo_       <=  'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2600:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:09:33,395]  2600 |         srlo_       <=  'bx;
[2025-10-21 18:09:33,395]       |                     ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2616:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:09:33,395]  2616 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2626:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:09:33,395]  2626 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2640:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:09:33,395]  2640 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2647:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:09:33,395]  2647 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2660:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:09:33,395]  2660 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2678:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:09:33,395]  2678 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2692:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:09:33,395]  2692 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2709:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-21 18:09:33,395]  2709 |    srlo_       <=  'bx;
[2025-10-21 18:09:33,395]       |                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5570:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,395]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,395]  5570 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-10-21 18:09:33,395]       |                                                ^~
[2025-10-21 18:09:33,395] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5574:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5574 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-10-21 18:09:33,396]       |                                                ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5574:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5574 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-10-21 18:09:33,396]       |                                                                          ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5575:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5575 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-10-21 18:09:33,396]       |                                                ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5575:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5575 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-10-21 18:09:33,396]       |                                                                          ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5582:37: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 3 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5582 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-10-21 18:09:33,396]       |                                     ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5608:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 2 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5608 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-10-21 18:09:33,396]       |                                                                               ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5611:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5611 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-10-21 18:09:33,396]       |                                          ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5615:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5615 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-10-21 18:09:33,396]       |                                           ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5634:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 4 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5634 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-10-21 18:09:33,396]       |                         ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5634:43: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5634 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-10-21 18:09:33,396]       |                                           ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5636:45: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 4 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5636 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-10-21 18:09:33,396]       |                                             ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5639:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 2 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5639 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-10-21 18:09:33,396]       |                                                           ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5643:70: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'tail_incr' generates 3 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5643 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-10-21 18:09:33,396]       |                                                                      ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5649:59: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'addr_incr' generates 3 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5649 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-10-21 18:09:33,396]       |                                                           ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5646:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5646 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-10-21 18:09:33,396]       |                                  ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:5663:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-10-21 18:09:33,396]  5663 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-10-21 18:09:33,396]       |                                                                       ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59239:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,396] 59239 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-10-21 18:09:33,396]       |                                                ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59243:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,396] 59243 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-10-21 18:09:33,396]       |                                                ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59243:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,396] 59243 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-10-21 18:09:33,396]       |                                                                          ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59244:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,396] 59244 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-10-21 18:09:33,396]       |                                                ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59244:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,396] 59244 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-10-21 18:09:33,396]       |                                                                          ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59251:37: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 3 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,396] 59251 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-10-21 18:09:33,396]       |                                     ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59277:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 2 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,396] 59277 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-10-21 18:09:33,396]       |                                                                               ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59280:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,396] 59280 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-10-21 18:09:33,396]       |                                          ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59284:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,396] 59284 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-10-21 18:09:33,396]       |                                           ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59303:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 4 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,396] 59303 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-10-21 18:09:33,396]       |                         ^~
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59303:43: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,396] 59303 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-10-21 18:09:33,396]       |                                           ^
[2025-10-21 18:09:33,396] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59305:45: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 4 bits.
[2025-10-21 18:09:33,396]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,397] 59305 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-10-21 18:09:33,397]       |                                             ^~
[2025-10-21 18:09:33,397] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59308:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 2 bits.
[2025-10-21 18:09:33,397]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,397] 59308 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-10-21 18:09:33,397]       |                                                           ^~
[2025-10-21 18:09:33,397] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59312:70: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'tail_incr' generates 3 bits.
[2025-10-21 18:09:33,397]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,397] 59312 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-10-21 18:09:33,397]       |                                                                      ^
[2025-10-21 18:09:33,397] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59318:59: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'addr_incr' generates 3 bits.
[2025-10-21 18:09:33,397]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,397] 59318 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-10-21 18:09:33,397]       |                                                           ^
[2025-10-21 18:09:33,397] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59315:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 6 bits.
[2025-10-21 18:09:33,397]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,397] 59315 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-10-21 18:09:33,397]       |                                  ^~
[2025-10-21 18:09:33,397] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:59332:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
[2025-10-21 18:09:33,397]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-10-21 18:09:33,397] 59332 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-10-21 18:09:33,397]       |                                                                       ^~
[2025-10-21 18:09:33,397] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2242:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,397]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-21 18:09:33,397]  2242 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-10-21 18:09:33,397]       |  ^
[2025-10-21 18:09:33,397] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2243:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,397]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-21 18:09:33,397]  2243 | #0 ap_CS_fsm = 4'd1;
[2025-10-21 18:09:33,397]       |  ^
[2025-10-21 18:09:33,397] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2385:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,397]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-21 18:09:33,397]  2385 |             ap_NS_fsm = 'bx;
[2025-10-21 18:09:33,397]       |                       ^
[2025-10-21 18:09:33,397] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:1114:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,397]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-21 18:09:33,397]  1114 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-10-21 18:09:33,397]       |  ^
[2025-10-21 18:09:33,397] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:1115:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-21 18:09:33,397]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-21 18:09:33,397]  1115 | #0 ap_CS_fsm = 4'd1;
[2025-10-21 18:09:33,397]       |  ^
[2025-10-21 18:09:33,397] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:1257:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-21 18:09:33,397]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-21 18:09:33,397]  1257 |             ap_NS_fsm = 'bx;
[2025-10-21 18:09:33,397]       |                       ^
[2025-10-21 18:09:33,397] %Warning-CASEINCOMPLETE: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:493:16: Case values incompletely covered (example pattern 0x6)
[2025-10-21 18:09:33,397]   493 |         unique case (State)
[2025-10-21 18:09:33,397]       |                ^~~~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2600:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2600 |         srlo_       <=  'bx;
[2025-10-21 18:09:33,397]       |                     ^~
[2025-10-21 18:09:33,397]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-10-21 18:09:33,397]                   else you may end up with different sim results.
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2601:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2601 |         shift_en_o_ <= 1'bx;
[2025-10-21 18:09:33,397]       |                     ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2602:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2602 |         shift_en_   <= 1'bx;
[2025-10-21 18:09:33,397]       |                     ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2603:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2603 |         addr_       <=  'bx;
[2025-10-21 18:09:33,397]       |                     ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2604:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2604 |         state_      <= 2'bx;
[2025-10-21 18:09:33,397]       |                     ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2609:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2609 |    srlo_       <= i_d;
[2025-10-21 18:09:33,397]       |                ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2610:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2610 |    shift_en_o_ <= 1;
[2025-10-21 18:09:33,397]       |                ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2611:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2611 |    shift_en_   <= 1'bx;
[2025-10-21 18:09:33,397]       |                ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2612:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2612 |    addr_       <= 0;
[2025-10-21 18:09:33,397]       |                ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2613:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2613 |    state_      <= state_one;
[2025-10-21 18:09:33,397]       |                ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2616:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2616 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,397]       |                ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2617:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2617 |    shift_en_o_ <= 0;
[2025-10-21 18:09:33,397]       |                ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2618:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2618 |    shift_en_   <= 1'bx;
[2025-10-21 18:09:33,397]       |                ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2619:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2619 |    addr_       <= 0;
[2025-10-21 18:09:33,397]       |                ^~
[2025-10-21 18:09:33,397] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2620:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,397]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,397]  2620 |    state_      <= state_empty;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2626:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2626 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2627:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2627 |    shift_en_o_ <= 0;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2628:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2628 |    shift_en_   <= 1;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2629:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2629 |    addr_       <= 0;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2630:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2630 |    state_      <= state_more;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2633:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2633 |    srlo_       <= i_d;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2634:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2634 |    shift_en_o_ <= 1;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2635:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2635 |    shift_en_   <= 1;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2636:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2636 |    addr_       <= 0;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2637:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2637 |    state_      <= state_one;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2640:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2640 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2641:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2641 |    shift_en_o_ <= 0;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2642:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2642 |    shift_en_   <= 1'bx;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2643:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2643 |    addr_       <= 0;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2644:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2644 |    state_      <= state_one;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2647:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2647 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2648:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2648 |    shift_en_o_ <= 0;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2649:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2649 |    shift_en_   <= 1'bx;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2650:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2650 |    addr_       <= 0;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2651:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2651 |    state_      <= state_empty;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2660:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2660 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2661:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2661 |    shift_en_o_ <= 0;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2662:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2662 |    shift_en_   <= 0;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2663:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2663 |    addr_       <= addr;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2664:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2664 |    state_      <= state_more;
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2667:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2667 |    srlo_       <= srl[addr];
[2025-10-21 18:09:33,398]       |                ^~
[2025-10-21 18:09:33,398] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2668:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,398]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,398]  2668 |    shift_en_o_ <= 1;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2669:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2669 |    shift_en_   <= 0;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2672:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2672 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2673:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2673 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2678:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2678 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2679:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2679 |    shift_en_o_ <= 0;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2680:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2680 |    shift_en_   <= 1;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2681:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2681 |    addr_       <= addr+1;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2682:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2682 |    state_      <= state_more;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2685:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2685 |    srlo_       <= srl[addr];
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2686:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2686 |    shift_en_o_ <= 1;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2687:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2687 |    shift_en_   <= 1;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2688:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2688 |    addr_       <= addr;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2689:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2689 |    state_      <= state_more;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2692:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2692 |    srlo_       <= 'bx;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2693:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2693 |    shift_en_o_ <= 0;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2694:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2694 |    shift_en_   <= 0;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2695:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2695 |    addr_       <= addr;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2696:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2696 |    state_      <= state_more;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2699:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2699 |    srlo_       <= srl[addr];
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2700:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2700 |    shift_en_o_ <= 1;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2701:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2701 |    shift_en_   <= 0;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2702:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2702 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2703:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2703 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2709:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2709 |    srlo_       <=  'bx;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2710:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2710 |    shift_en_o_ <= 1'bx;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2711:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,399]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,399]  2711 |    shift_en_   <= 1'bx;
[2025-10-21 18:09:33,399]       |                ^~
[2025-10-21 18:09:33,399] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2712:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,400]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,400]  2712 |    addr_       <=  'bx;
[2025-10-21 18:09:33,400]       |                ^~
[2025-10-21 18:09:33,400] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_65wkfbtk/finn_design_wrapper.v:2713:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-21 18:09:33,400]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-21 18:09:33,400]  2713 |    state_      <= 2'bx;
[2025-10-21 18:09:33,400]       |                ^~
[2025-10-21 18:09:36,201] make: Entering directory '/tmp/finn_dev_root/verilator_fifosim_dxp80b5r'
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2025-10-21 18:09:36,201] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-10-21 18:09:36,201] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-21 18:09:36,201] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper__Syms.o
[2025-10-21 18:09:36,201] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-10-21 18:09:36,201] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-21 18:09:36,201] make: Leaving directory '/tmp/finn_dev_root/verilator_fifosim_dxp80b5r'
[2025-10-21 18:09:36,207] Simulation starting
[2025-10-21 18:09:36,207] Number of inputs to write 32
[2025-10-21 18:09:36,207] Number of outputs to expect 28
[2025-10-21 18:09:36,207] No-output timeout clock cycles 100000000
[2025-10-21 18:09:36,207] All inputs written at cycle 32
[2025-10-21 18:09:36,207] Simulation finished
[2025-10-21 18:09:36,207] Number of inputs consumed 32
[2025-10-21 18:09:36,207] Number of outputs produced 28
[2025-10-21 18:09:36,207] Number of clock cycles 206
[2025-10-21 18:09:36,209] Running step: step_out_of_context_synthesis [16/19]
[2025-10-21 18:27:21,031] ap_clk
[2025-10-21 18:27:21,032] xczu7ev-ffvc1156-2-e
[2025-10-21 18:27:21,032] 10.000000
[2025-10-21 18:27:21,032] 0
[2025-10-21 18:27:21,032] 
[2025-10-21 18:27:21,032] ****** Vivado v2022.2 (64-bit)
[2025-10-21 18:27:21,032]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-10-21 18:27:21,032]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-10-21 18:27:21,032]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-21 18:27:21,032] 
[2025-10-21 18:27:21,032] source finn_design_wrapper.tcl
[2025-10-21 18:27:21,032] # set fpga_part "xczu7ev-ffvc1156-2-e"
[2025-10-21 18:27:21,032] # set origin_dir "."
[2025-10-21 18:27:21,032] # if { [info exists ::origin_dir_loc] } {
[2025-10-21 18:27:21,032] #   set origin_dir $::origin_dir_loc
[2025-10-21 18:27:21,032] # }
[2025-10-21 18:27:21,032] # variable script_file
[2025-10-21 18:27:21,032] # set script_file "vivadocompile.tcl"
[2025-10-21 18:27:21,032] # proc help {} {
[2025-10-21 18:27:21,032] #   variable script_file
[2025-10-21 18:27:21,032] #   puts "\nDescription:"
[2025-10-21 18:27:21,032] #   puts "Recreate a Vivado project from this script. The created project will be"
[2025-10-21 18:27:21,032] #   puts "functionally equivalent to the original project for which this script was"
[2025-10-21 18:27:21,032] #   puts "generated. The script contains commands for creating a project, filesets,"
[2025-10-21 18:27:21,032] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2025-10-21 18:27:21,032] #   puts "Syntax:"
[2025-10-21 18:27:21,032] #   puts "$script_file"
[2025-10-21 18:27:21,032] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2025-10-21 18:27:21,032] #   puts "$script_file -tclargs \[--help\]\n"
[2025-10-21 18:27:21,032] #   puts "Usage:"
[2025-10-21 18:27:21,032] #   puts "Name                   Description"
[2025-10-21 18:27:21,032] #   puts "-------------------------------------------------------------------------"
[2025-10-21 18:27:21,032] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2025-10-21 18:27:21,032] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2025-10-21 18:27:21,032] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2025-10-21 18:27:21,032] #   puts "                       when this script was generated.\n"
[2025-10-21 18:27:21,032] #   puts "\[--help\]               Print help information for this script"
[2025-10-21 18:27:21,032] #   puts "-------------------------------------------------------------------------\n"
[2025-10-21 18:27:21,032] #   exit 0
[2025-10-21 18:27:21,032] # }
[2025-10-21 18:27:21,032] # if { $::argc > 0 } {
[2025-10-21 18:27:21,032] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2025-10-21 18:27:21,032] #     set option [string trim [lindex $::argv $i]]
[2025-10-21 18:27:21,032] #     switch -regexp -- $option {
[2025-10-21 18:27:21,032] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2025-10-21 18:27:21,032] #       "--help"       { help }
[2025-10-21 18:27:21,032] #       default {
[2025-10-21 18:27:21,032] #         if { [regexp {^-} $option] } {
[2025-10-21 18:27:21,032] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2025-10-21 18:27:21,032] #           return 1
[2025-10-21 18:27:21,032] #         }
[2025-10-21 18:27:21,032] #       }
[2025-10-21 18:27:21,032] #     }
[2025-10-21 18:27:21,032] #   }
[2025-10-21 18:27:21,032] # }
[2025-10-21 18:27:21,032] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2025-10-21 18:27:21,032] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2025-10-21 18:27:21,032] # set proj_dir [get_property directory [current_project]]
[2025-10-21 18:27:21,032] # set obj [get_projects vivadocompile]
[2025-10-21 18:27:21,032] # set_property "default_lib" "xil_defaultlib" $obj
[2025-10-21 18:27:21,032] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2025-10-21 18:27:21,032] # set_property "simulator_language" "Mixed" $obj
[2025-10-21 18:27:21,032] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2025-10-21 18:27:21,032] #   create_fileset -srcset sources_1
[2025-10-21 18:27:21,032] # }
[2025-10-21 18:27:21,032] # set obj [get_filesets sources_1]
[2025-10-21 18:27:21,032] # source sources.tcl
[2025-10-21 18:27:21,032] ## set files [list \
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/axilite_if.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_0_wrapper.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_1_wrapper.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_0_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_1_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_wstrm_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_wstrm_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_0_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_1_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_2_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_0_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_1_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_2_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_3_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_4_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_5_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_6_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_7_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/memstream_axi_wrapper.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_0_mul_8s_4s_12_1_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_0_mux_42_13_1_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_0_regslice_both.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_0.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_4ns_4s_8_1_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_4s_4ns_8_1_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1_regslice_both.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/MVAU_hls_1.v"]"\
[2025-10-21 18:27:21,032] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_0.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_1.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_2.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_0.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_1.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_2.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_3.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_4.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_5.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_6.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_7.v"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_0_impl.sv"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_1_impl.sv"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/dummy_sv_file.sv"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/dwc_axi.sv"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/dwc.sv"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/memstream_axi.sv"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/memstream.sv"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/swg_common.sv"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/swg_pkg.sv"]"\
[2025-10-21 18:27:21,033] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2025-10-21 18:27:21,033] ## ]
[2025-10-21 18:27:21,033] ## add_files -norecurse -fileset $obj $files
[2025-10-21 18:27:21,033] # add_files -norecurse -fileset $obj $files
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/axilite_if.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_0_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_1_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_MVAU_hls_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_MVAU_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_MVAU_hls_1_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_5_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_6_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_7_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/memstream_axi_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_0_mul_8s_4s_12_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_0_mux_42_13_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_mul_4ns_4s_8_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_mul_4s_4ns_8_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/MVAU_hls_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/Q_srl.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/StreamingFIFO_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/StreamingFIFO_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/StreamingFIFO_rtl_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/StreamingFIFO_rtl_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/StreamingFIFO_rtl_4.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/StreamingFIFO_rtl_5.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/StreamingFIFO_rtl_6.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/StreamingFIFO_rtl_7.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_0_impl.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_1_impl.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/dummy_sv_file.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/dwc_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/dwc.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/memstream_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/memstream.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/swg_common.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/swg_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/dummy_vhdl_file.vhd' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-21 18:27:21,033] # source headers.tcl
[2025-10-21 18:27:21,033] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2025-10-21 18:27:21,033] ## set file [file normalize $file]
[2025-10-21 18:27:21,033] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2025-10-21 18:27:21,033] ## set_property "file_type" "Verilog Header" $file_obj
[2025-10-21 18:27:21,033] # set obj [get_filesets sources_1]
[2025-10-21 18:27:21,033] # set_property "top" "$argv" $obj
[2025-10-21 18:27:21,033] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2025-10-21 18:27:21,033] #   create_fileset -constrset constrs_1
[2025-10-21 18:27:21,033] # }
[2025-10-21 18:27:21,033] # set obj [get_filesets constrs_1]
[2025-10-21 18:27:21,033] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2025-10-21 18:27:21,033] # set file_added [add_files -norecurse -fileset $obj $file]
[2025-10-21 18:27:21,033] # set file "$origin_dir/$argv.xdc"
[2025-10-21 18:27:21,033] # set file [file normalize $file]
[2025-10-21 18:27:21,033] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2025-10-21 18:27:21,033] # set_property "file_type" "XDC" $file_obj
[2025-10-21 18:27:21,033] # set obj [get_filesets constrs_1]
[2025-10-21 18:27:21,033] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2025-10-21 18:27:21,033] #   create_fileset -simset sim_1
[2025-10-21 18:27:21,033] # }
[2025-10-21 18:27:21,033] # set obj [get_filesets sim_1]
[2025-10-21 18:27:21,033] # set obj [get_filesets sim_1]
[2025-10-21 18:27:21,033] # set_property "top" "$argv" $obj
[2025-10-21 18:27:21,033] # set_property "xelab.nosort" "1" $obj
[2025-10-21 18:27:21,033] # set_property "xelab.unifast" "" $obj
[2025-10-21 18:27:21,033] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2025-10-21 18:27:21,033] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2025-10-21 18:27:21,033] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2025-10-21 18:27:21,033] # set obj [get_runs synth_1]
[2025-10-21 18:27:21,033] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2025-10-21 18:27:21,033] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2025-10-21 18:27:21,033] # current_run -synthesis [get_runs synth_1]
[2025-10-21 18:27:21,033] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2025-10-21 18:27:21,033] # current_run -implementation [get_runs impl_1]
[2025-10-21 18:27:21,034] # puts "INFO: Project created:vivadocompile"
[2025-10-21 18:27:21,034] INFO: Project created:vivadocompile
[2025-10-21 18:27:21,034] # launch_runs -jobs 8 impl_1 -to_step route_design
[2025-10-21 18:27:21,034] [Tue Oct 21 18:09:45 2025] Launched synth_1...
[2025-10-21 18:27:21,034] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2025-10-21 18:27:21,034] [Tue Oct 21 18:09:45 2025] Launched impl_1...
[2025-10-21 18:27:21,034] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2025-10-21 18:27:21,034] # wait_on_run impl_1
[2025-10-21 18:27:21,034] [Tue Oct 21 18:09:45 2025] Waiting for impl_1 to finish...
[2025-10-21 18:27:21,034] 
[2025-10-21 18:27:21,034] *** Running vivado
[2025-10-21 18:27:21,034]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2025-10-21 18:27:21,034] 
[2025-10-21 18:27:21,034] 
[2025-10-21 18:27:21,034] ****** Vivado v2022.2 (64-bit)
[2025-10-21 18:27:21,034]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-10-21 18:27:21,034]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-10-21 18:27:21,034]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-21 18:27:21,034] 
[2025-10-21 18:27:21,034] source finn_design_wrapper.tcl -notrace
[2025-10-21 18:27:21,034] Command: link_design -top finn_design_wrapper -part xczu7ev-ffvc1156-2-e
[2025-10-21 18:27:21,034] Design is defaulting to srcset: sources_1
[2025-10-21 18:27:21,034] Design is defaulting to constrset: constrs_1
[2025-10-21 18:27:21,034] INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
[2025-10-21 18:27:21,034] Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3097.543 ; gain = 0.000 ; free physical = 12948 ; free virtual = 15504
[2025-10-21 18:27:21,034] INFO: [Netlist 29-17] Analyzing 7076 Unisim elements for replacement
[2025-10-21 18:27:21,034] INFO: [Netlist 29-28] Unisim Transformation completed in 104 CPU seconds
[2025-10-21 18:27:21,034] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-10-21 18:27:21,034] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-10-21 18:27:21,034] Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-10-21 18:27:21,034] Finished Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-10-21 18:27:21,034] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-10-21 18:27:21,034] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3555.543 ; gain = 0.000 ; free physical = 11826 ; free virtual = 15184
[2025-10-21 18:27:21,034] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-10-21 18:27:21,034]   A total of 5363 instances were transformed.
[2025-10-21 18:27:21,034]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1176 instances
[2025-10-21 18:27:21,034]   RAM16X1S => RAM32X1S (RAMS32): 4175 instances
[2025-10-21 18:27:21,034]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
[2025-10-21 18:27:21,034]   RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
[2025-10-21 18:27:21,034] 
[2025-10-21 18:27:21,034] 7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-21 18:27:21,034] link_design completed successfully
[2025-10-21 18:27:21,034] link_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 3555.543 ; gain = 1549.727 ; free physical = 11826 ; free virtual = 15184
[2025-10-21 18:27:21,034] Command: opt_design
[2025-10-21 18:27:21,034] Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-21 18:27:21,034] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-21 18:27:21,034] Running DRC as a precondition to command opt_design
[2025-10-21 18:27:21,034] 
[2025-10-21 18:27:21,034] Starting DRC Task
[2025-10-21 18:27:21,034] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-21 18:27:21,034] INFO: [Project 1-461] DRC finished with 0 Errors
[2025-10-21 18:27:21,034] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2025-10-21 18:27:21,034] 
[2025-10-21 18:27:21,034] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3637.387 ; gain = 81.844 ; free physical = 11790 ; free virtual = 15149
[2025-10-21 18:27:21,034] 
[2025-10-21 18:27:21,034] Starting Cache Timing Information Task
[2025-10-21 18:27:21,034] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-21 18:27:21,034] Ending Cache Timing Information Task | Checksum: c5a3b7f1
[2025-10-21 18:27:21,034] 
[2025-10-21 18:27:21,034] Time (s): cpu = 00:00:47 ; elapsed = 00:00:10 . Memory (MB): peak = 4519.887 ; gain = 882.500 ; free physical = 10977 ; free virtual = 14345
[2025-10-21 18:27:21,034] 
[2025-10-21 18:27:21,034] Starting Logic Optimization Task
[2025-10-21 18:27:21,034] 
[2025-10-21 18:27:21,034] Phase 1 Retarget
[2025-10-21 18:27:21,034] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/icmp_ln290_reg_65062[0]_i_1 into driver instance finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/icmp_ln290_reg_65062[0]_i_2, which resulted in an inversion of 3 pins
[2025-10-21 18:27:21,034] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U820/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/p_reg_reg_i_16 into driver instance finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U836/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/p_reg_reg_i_18, which resulted in an inversion of 2 pins
[2025-10-21 18:27:21,034] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_2/inst/impl/addr[2]_i_1__1 into driver instance finn_design_i/StreamingFIFO_rtl_2/inst/impl/addr[2]_i_2__2, which resulted in an inversion of 2 pins
[2025-10-21 18:27:21,034] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_2/inst/impl/addr[4]_i_1__1 into driver instance finn_design_i/StreamingFIFO_rtl_2/inst/impl/addr[4]_i_2__1, which resulted in an inversion of 2 pins
[2025-10-21 18:27:21,034] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/StreamingFIFO_rtl_6/inst/impl/addr[1]_i_1__0 into driver instance finn_design_i/StreamingFIFO_rtl_6/inst/impl/addr[1]_i_2__2, which resulted in an inversion of 2 pins
[2025-10-21 18:27:21,034] INFO: [Opt 31-138] Pushed 1 inverter(s) to 822 load pin(s).
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4ns_4s_9s_10_4_1_U780/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4ns_4s_9s_13_4_1_U781/MVAU_hls_1_mac_muladd_4ns_4s_9s_13_4_1_DSP48_3_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1002/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1006/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1010/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1014/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1018/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U1022/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U783/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U786/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U789/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U792/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U795/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U798/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U801/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U804/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U807/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U810/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U814/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U818/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U822/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U826/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U830/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U834/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U838/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U842/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U846/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U850/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U854/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U858/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U862/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U866/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U870/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U874/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U878/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U882/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U886/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U890/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U894/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U898/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U902/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U906/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U910/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U914/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U918/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U922/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U926/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U930/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U934/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U938/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U942/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U946/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U950/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U954/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U958/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U962/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U966/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U970/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,034] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U974/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U978/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U982/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U986/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U990/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U994/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_10_4_1_U998/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_4_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U784/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U787/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U790/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U793/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U796/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U799/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U802/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U805/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_9s_13_4_1_U808/MVAU_hls_1_mac_muladd_4s_4ns_9s_13_4_1_DSP48_5_U/p_reg_reg
[2025-10-21 18:27:21,035] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2025-10-21 18:27:21,035] Phase 1 Retarget | Checksum: c2c39dc3
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4809.684 ; gain = 0.000 ; free physical = 11164 ; free virtual = 14533
[2025-10-21 18:27:21,035] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Phase 2 Constant propagation
[2025-10-21 18:27:21,035] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-10-21 18:27:21,035] Phase 2 Constant propagation | Checksum: c2c39dc3
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4809.684 ; gain = 0.000 ; free physical = 11174 ; free virtual = 14544
[2025-10-21 18:27:21,035] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Phase 3 Sweep
[2025-10-21 18:27:21,035] Phase 3 Sweep | Checksum: c88b06b6
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4809.684 ; gain = 0.000 ; free physical = 11182 ; free virtual = 14553
[2025-10-21 18:27:21,035] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Phase 4 BUFG optimization
[2025-10-21 18:27:21,035] INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
[2025-10-21 18:27:21,035] Phase 4 BUFG optimization | Checksum: c88b06b6
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4841.699 ; gain = 32.016 ; free physical = 11180 ; free virtual = 14550
[2025-10-21 18:27:21,035] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Phase 5 Shift Register Optimization
[2025-10-21 18:27:21,035] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2025-10-21 18:27:21,035] Phase 5 Shift Register Optimization | Checksum: c88b06b6
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4841.699 ; gain = 32.016 ; free physical = 11180 ; free virtual = 14550
[2025-10-21 18:27:21,035] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Phase 6 Post Processing Netlist
[2025-10-21 18:27:21,035] Phase 6 Post Processing Netlist | Checksum: c88b06b6
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4841.699 ; gain = 32.016 ; free physical = 11202 ; free virtual = 14572
[2025-10-21 18:27:21,035] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2025-10-21 18:27:21,035] Opt_design Change Summary
[2025-10-21 18:27:21,035] =========================
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] -------------------------------------------------------------------------------------------------------------------------
[2025-10-21 18:27:21,035] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2025-10-21 18:27:21,035] -------------------------------------------------------------------------------------------------------------------------
[2025-10-21 18:27:21,035] |  Retarget                     |               0  |               6  |                                              0  |
[2025-10-21 18:27:21,035] |  Constant propagation         |               0  |               0  |                                              0  |
[2025-10-21 18:27:21,035] |  Sweep                        |               0  |               0  |                                              0  |
[2025-10-21 18:27:21,035] |  BUFG optimization            |               0  |               0  |                                              0  |
[2025-10-21 18:27:21,035] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2025-10-21 18:27:21,035] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2025-10-21 18:27:21,035] -------------------------------------------------------------------------------------------------------------------------
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Starting Connectivity Check Task
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4841.699 ; gain = 0.000 ; free physical = 11203 ; free virtual = 14574
[2025-10-21 18:27:21,035] Ending Logic Optimization Task | Checksum: d92c182d
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4841.699 ; gain = 32.016 ; free physical = 11203 ; free virtual = 14574
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Starting Power Optimization Task
[2025-10-21 18:27:21,035] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2025-10-21 18:27:21,035] Ending Power Optimization Task | Checksum: d92c182d
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4841.699 ; gain = 0.000 ; free physical = 11198 ; free virtual = 14568
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Starting Final Cleanup Task
[2025-10-21 18:27:21,035] Ending Final Cleanup Task | Checksum: d92c182d
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4841.699 ; gain = 0.000 ; free physical = 11198 ; free virtual = 14568
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Starting Netlist Obfuscation Task
[2025-10-21 18:27:21,035] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4841.699 ; gain = 0.000 ; free physical = 11198 ; free virtual = 14568
[2025-10-21 18:27:21,035] Ending Netlist Obfuscation Task | Checksum: d92c182d
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4841.699 ; gain = 0.000 ; free physical = 11198 ; free virtual = 14568
[2025-10-21 18:27:21,035] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-21 18:27:21,035] 104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-21 18:27:21,035] opt_design completed successfully
[2025-10-21 18:27:21,035] opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:18 . Memory (MB): peak = 4841.699 ; gain = 1286.156 ; free physical = 11198 ; free virtual = 14568
[2025-10-21 18:27:21,035] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-21 18:27:21,035] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-21 18:27:21,035] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2025-10-21 18:27:21,035] write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:12 . Memory (MB): peak = 4897.727 ; gain = 56.027 ; free physical = 10621 ; free virtual = 14026
[2025-10-21 18:27:21,035] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-10-21 18:27:21,035] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-10-21 18:27:21,035] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2025-10-21 18:27:21,035] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2025-10-21 18:27:21,035] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
[2025-10-21 18:27:21,035] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-21 18:27:21,035] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2025-10-21 18:27:21,035] report_drc completed successfully
[2025-10-21 18:27:21,035] Command: place_design
[2025-10-21 18:27:21,035] Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-21 18:27:21,035] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-21 18:27:21,035] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-21 18:27:21,035] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-21 18:27:21,035] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-21 18:27:21,035] Running DRC as a precondition to command place_design
[2025-10-21 18:27:21,035] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-21 18:27:21,035] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-21 18:27:21,035] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Starting Placer Task
[2025-10-21 18:27:21,035] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Phase 1 Placer Initialization
[2025-10-21 18:27:21,035] 
[2025-10-21 18:27:21,035] Phase 1.1 Placer Initialization Netlist Sorting
[2025-10-21 18:27:21,035] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5081.758 ; gain = 0.000 ; free physical = 10955 ; free virtual = 13825
[2025-10-21 18:27:21,036] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 372761e2
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5081.758 ; gain = 0.000 ; free physical = 10955 ; free virtual = 13825
[2025-10-21 18:27:21,036] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5081.758 ; gain = 0.000 ; free physical = 10955 ; free virtual = 13825
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2025-10-21 18:27:21,036] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 582acc68
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 6105.891 ; gain = 1024.133 ; free physical = 10136 ; free virtual = 13156
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 1.3 Build Placer Netlist Model
[2025-10-21 18:27:21,036] Phase 1.3 Build Placer Netlist Model | Checksum: 5afb612c
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 6933.832 ; gain = 1852.074 ; free physical = 9714 ; free virtual = 12739
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 1.4 Constrain Clocks/Macros
[2025-10-21 18:27:21,036] Phase 1.4 Constrain Clocks/Macros | Checksum: 5afb612c
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 6933.832 ; gain = 1852.074 ; free physical = 9714 ; free virtual = 12739
[2025-10-21 18:27:21,036] Phase 1 Placer Initialization | Checksum: 5afb612c
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 6933.832 ; gain = 1852.074 ; free physical = 9713 ; free virtual = 12737
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2 Global Placement
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.1 Floorplanning
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.1.1 Partition Driven Placement
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.1.1.1 PBP: Partition Driven Placement
[2025-10-21 18:27:21,036] Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 9c7a13d3
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 7013.871 ; gain = 1932.113 ; free physical = 9796 ; free virtual = 12822
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.1.1.2 PBP: Clock Region Placement
[2025-10-21 18:27:21,036] Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 9c7a13d3
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 7013.871 ; gain = 1932.113 ; free physical = 9796 ; free virtual = 12822
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.1.1.3 PBP: Discrete Incremental
[2025-10-21 18:27:21,036] Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 14ef0d643
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 7013.871 ; gain = 1932.113 ; free physical = 9832 ; free virtual = 12858
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.1.1.4 PBP: Compute Congestion
[2025-10-21 18:27:21,036] Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 14ef0d643
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 7060.234 ; gain = 1978.477 ; free physical = 9639 ; free virtual = 12717
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.1.1.5 PBP: Macro Placement
[2025-10-21 18:27:21,036] Phase 2.1.1.5 PBP: Macro Placement | Checksum: 19afa71f0
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:01:18 ; elapsed = 00:00:49 . Memory (MB): peak = 7060.234 ; gain = 1978.477 ; free physical = 9622 ; free virtual = 12700
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.1.1.6 PBP: UpdateTiming
[2025-10-21 18:27:21,036] Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 205193eeb
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:01:21 ; elapsed = 00:00:50 . Memory (MB): peak = 7090.250 ; gain = 2008.492 ; free physical = 9637 ; free virtual = 12716
[2025-10-21 18:27:21,036] Phase 2.1.1 Partition Driven Placement | Checksum: 205193eeb
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:01:22 ; elapsed = 00:00:50 . Memory (MB): peak = 7090.250 ; gain = 2008.492 ; free physical = 9637 ; free virtual = 12716
[2025-10-21 18:27:21,036] Phase 2.1 Floorplanning | Checksum: 172f784a7
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 7090.250 ; gain = 2008.492 ; free physical = 9645 ; free virtual = 12724
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.2 Update Timing before SLR Path Opt
[2025-10-21 18:27:21,036] Phase 2.2 Update Timing before SLR Path Opt | Checksum: 172f784a7
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:01:23 ; elapsed = 00:00:51 . Memory (MB): peak = 7090.250 ; gain = 2008.492 ; free physical = 9646 ; free virtual = 12725
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.3 Post-Processing in Floorplanning
[2025-10-21 18:27:21,036] Phase 2.3 Post-Processing in Floorplanning | Checksum: 172f784a7
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:01:23 ; elapsed = 00:00:52 . Memory (MB): peak = 7090.250 ; gain = 2008.492 ; free physical = 9646 ; free virtual = 12724
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.4 Global Placement Core
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.4.1 UpdateTiming Before Physical Synthesis
[2025-10-21 18:27:21,036] Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d8c9c43a
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:02:09 ; elapsed = 00:01:10 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9747 ; free virtual = 12829
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.4.2 Physical Synthesis In Placer
[2025-10-21 18:27:21,036] INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2915 LUT instances to create LUTNM shape
[2025-10-21 18:27:21,036] INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
[2025-10-21 18:27:21,036] INFO: [Physopt 32-1138] End 1 Pass. Optimized 1314 nets or LUTs. Breaked 0 LUT, combined 1314 existing LUTs and moved 0 existing LUT
[2025-10-21 18:27:21,036] INFO: [Physopt 32-1030] Pass 1. Identified 13 candidate driver sets for equivalent driver rewiring.
[2025-10-21 18:27:21,036] INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 40 instances.
[2025-10-21 18:27:21,036] INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 40 existing cells
[2025-10-21 18:27:21,036] Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9730 ; free virtual = 12815
[2025-10-21 18:27:21,036] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2025-10-21 18:27:21,036] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2025-10-21 18:27:21,036] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-21 18:27:21,036] INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
[2025-10-21 18:27:21,036] INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
[2025-10-21 18:27:21,036] INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
[2025-10-21 18:27:21,036] INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
[2025-10-21 18:27:21,036] INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
[2025-10-21 18:27:21,036] INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
[2025-10-21 18:27:21,036] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-21 18:27:21,036] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9737 ; free virtual = 12822
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Summary of Physical Synthesis Optimizations
[2025-10-21 18:27:21,036] ============================================
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-21 18:27:21,036] |  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-10-21 18:27:21,036] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-21 18:27:21,036] |  LUT Combining                                    |            0  |           1314  |                  1314  |           0  |           1  |  00:00:01  |
[2025-10-21 18:27:21,036] |  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-21 18:27:21,036] |  Equivalent Driver Rewiring                       |            0  |              0  |                     4  |           0  |           1  |  00:00:01  |
[2025-10-21 18:27:21,036] |  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-21 18:27:21,036] |  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-21 18:27:21,036] |  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-21 18:27:21,036] |  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-21 18:27:21,036] |  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-21 18:27:21,036] |  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-10-21 18:27:21,036] |  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-21 18:27:21,036] |  Total                                            |            0  |           1314  |                  1318  |           0  |           5  |  00:00:02  |
[2025-10-21 18:27:21,036] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b0d4cc37
[2025-10-21 18:27:21,036] 
[2025-10-21 18:27:21,036] Time (s): cpu = 00:02:17 ; elapsed = 00:01:17 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9713 ; free virtual = 12806
[2025-10-21 18:27:21,037] Phase 2.4 Global Placement Core | Checksum: 18cbc2377
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:28 ; elapsed = 00:01:24 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9673 ; free virtual = 12766
[2025-10-21 18:27:21,037] Phase 2 Global Placement | Checksum: 18cbc2377
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:29 ; elapsed = 00:01:24 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9697 ; free virtual = 12790
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 3 Detail Placement
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 3.1 Commit Multi Column Macros
[2025-10-21 18:27:21,037] Phase 3.1 Commit Multi Column Macros | Checksum: e2da2ec1
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:32 ; elapsed = 00:01:26 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9695 ; free virtual = 12788
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 3.2 Commit Most Macros & LUTRAMs
[2025-10-21 18:27:21,037] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10d22d10f
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:36 ; elapsed = 00:01:28 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9653 ; free virtual = 12742
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 3.3 Small Shape DP
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 3.3.1 Small Shape Clustering
[2025-10-21 18:27:21,037] Phase 3.3.1 Small Shape Clustering | Checksum: 1689c0cf9
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:37 ; elapsed = 00:01:29 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9553 ; free virtual = 12643
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 3.3.2 Flow Legalize Slice Clusters
[2025-10-21 18:27:21,037] Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 12d86365d
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:38 ; elapsed = 00:01:29 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9562 ; free virtual = 12652
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 3.3.3 Slice Area Swap
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 3.3.3.1 Slice Area Swap Initial
[2025-10-21 18:27:21,037] Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 16a358ecc
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:39 ; elapsed = 00:01:30 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9548 ; free virtual = 12638
[2025-10-21 18:27:21,037] Phase 3.3.3 Slice Area Swap | Checksum: 16a358ecc
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:40 ; elapsed = 00:01:31 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9533 ; free virtual = 12623
[2025-10-21 18:27:21,037] Phase 3.3 Small Shape DP | Checksum: 1661c20df
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:44 ; elapsed = 00:01:32 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9586 ; free virtual = 12677
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 3.4 Re-assign LUT pins
[2025-10-21 18:27:21,037] Phase 3.4 Re-assign LUT pins | Checksum: 19d7fbfa3
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:46 ; elapsed = 00:01:34 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9596 ; free virtual = 12687
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 3.5 Pipeline Register Optimization
[2025-10-21 18:27:21,037] Phase 3.5 Pipeline Register Optimization | Checksum: ddae9157
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:46 ; elapsed = 00:01:34 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9610 ; free virtual = 12702
[2025-10-21 18:27:21,037] Phase 3 Detail Placement | Checksum: ddae9157
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:02:47 ; elapsed = 00:01:35 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9610 ; free virtual = 12702
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 4 Post Placement Optimization and Clean-Up
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 4.1 Post Commit Optimization
[2025-10-21 18:27:21,037] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 4.1.1 Post Placement Optimization
[2025-10-21 18:27:21,037] Post Placement Optimization Initialization | Checksum: 12ba2bb24
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 4.1.1.1 BUFG Insertion
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Starting Physical Synthesis Task
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 1 Physical Synthesis Initialization
[2025-10-21 18:27:21,037] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
[2025-10-21 18:27:21,037] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.419 | TNS=0.000 |
[2025-10-21 18:27:21,037] Phase 1 Physical Synthesis Initialization | Checksum: f27ccb5a
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9588 ; free virtual = 12681
[2025-10-21 18:27:21,037] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_weights_V_U/E[0], inserted BUFG to drive 4104 loads.
[2025-10-21 18:27:21,037] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_weights_V_U/B_V_data_1_payload_A[4095]_i_1_n_3, inserted BUFG to drive 4096 loads.
[2025-10-21 18:27:21,037] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_weights_V_U/B_V_data_1_load_B, inserted BUFG to drive 4096 loads.
[2025-10-21 18:27:21,037] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/CEB1, inserted BUFG to drive 3480 loads.
[2025-10-21 18:27:21,037] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_8s_9_4_1_U496/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1_U/CEP, inserted BUFG to drive 1650 loads.
[2025-10-21 18:27:21,037] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U864/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/CEB1, inserted BUFG to drive 1580 loads.
[2025-10-21 18:27:21,037] INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 6, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
[2025-10-21 18:27:21,037] Ending Physical Synthesis Task | Checksum: e5b836d9
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9556 ; free virtual = 12654
[2025-10-21 18:27:21,037] Phase 4.1.1.1 BUFG Insertion | Checksum: fee313d7
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:04:02 ; elapsed = 00:01:54 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9555 ; free virtual = 12653
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 4.1.1.2 Post Placement Timing Optimization
[2025-10-21 18:27:21,037] INFO: [Place 30-746] Post Placement Timing Summary WNS=3.419. For the most accurate timing information please run report_timing.
[2025-10-21 18:27:21,037] Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 904a648d
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:04:03 ; elapsed = 00:01:55 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9555 ; free virtual = 12653
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:04:03 ; elapsed = 00:01:55 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9555 ; free virtual = 12653
[2025-10-21 18:27:21,037] Phase 4.1 Post Commit Optimization | Checksum: 904a648d
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:04:03 ; elapsed = 00:01:55 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9561 ; free virtual = 12659
[2025-10-21 18:27:21,037] Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9433 ; free virtual = 12531
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 4.2 Post Placement Cleanup
[2025-10-21 18:27:21,037] Phase 4.2 Post Placement Cleanup | Checksum: c118498e
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Time (s): cpu = 00:04:09 ; elapsed = 00:02:00 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9477 ; free virtual = 12575
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 4.3 Placer Reporting
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,037] Phase 4.3.1 Print Estimated Congestion
[2025-10-21 18:27:21,037] INFO: [Place 30-612] Post-Placement Estimated Congestion
[2025-10-21 18:27:21,037]  ________________________________________________________________________
[2025-10-21 18:27:21,037] |           | Global Congestion | Long Congestion   | Short Congestion  |
[2025-10-21 18:27:21,037] | Direction | Region Size       | Region Size       | Region Size       |
[2025-10-21 18:27:21,037] |___________|___________________|___________________|___________________|
[2025-10-21 18:27:21,037] |      North|                1x1|                1x1|                1x1|
[2025-10-21 18:27:21,037] |___________|___________________|___________________|___________________|
[2025-10-21 18:27:21,037] |      South|                1x1|                1x1|                1x1|
[2025-10-21 18:27:21,037] |___________|___________________|___________________|___________________|
[2025-10-21 18:27:21,037] |       East|                1x1|                1x1|                1x1|
[2025-10-21 18:27:21,037] |___________|___________________|___________________|___________________|
[2025-10-21 18:27:21,037] |       West|                1x1|                1x1|                1x1|
[2025-10-21 18:27:21,037] |___________|___________________|___________________|___________________|
[2025-10-21 18:27:21,037] 
[2025-10-21 18:27:21,038] Phase 4.3.1 Print Estimated Congestion | Checksum: c118498e
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Time (s): cpu = 00:04:09 ; elapsed = 00:02:00 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9498 ; free virtual = 12597
[2025-10-21 18:27:21,038] Phase 4.3 Placer Reporting | Checksum: c118498e
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Time (s): cpu = 00:04:10 ; elapsed = 00:02:01 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9497 ; free virtual = 12595
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Phase 4.4 Final Placement Cleanup
[2025-10-21 18:27:21,038] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9497 ; free virtual = 12595
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Time (s): cpu = 00:04:10 ; elapsed = 00:02:01 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9497 ; free virtual = 12595
[2025-10-21 18:27:21,038] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18b037bec
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Time (s): cpu = 00:04:10 ; elapsed = 00:02:01 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9511 ; free virtual = 12609
[2025-10-21 18:27:21,038] Ending Placer Task | Checksum: 13ccb75a7
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Time (s): cpu = 00:04:11 ; elapsed = 00:02:02 . Memory (MB): peak = 7098.254 ; gain = 2016.496 ; free physical = 9509 ; free virtual = 12607
[2025-10-21 18:27:21,038] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-21 18:27:21,038] 150 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-21 18:27:21,038] place_design completed successfully
[2025-10-21 18:27:21,038] place_design: Time (s): cpu = 00:04:14 ; elapsed = 00:02:03 . Memory (MB): peak = 7098.254 ; gain = 2082.934 ; free physical = 9715 ; free virtual = 12814
[2025-10-21 18:27:21,038] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-21 18:27:21,038] Writing XDEF routing.
[2025-10-21 18:27:21,038] Writing XDEF routing logical nets.
[2025-10-21 18:27:21,038] Writing XDEF routing special nets.
[2025-10-21 18:27:21,038] Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9485 ; free virtual = 12821
[2025-10-21 18:27:21,038] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2025-10-21 18:27:21,038] write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9660 ; free virtual = 12819
[2025-10-21 18:27:21,038] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2025-10-21 18:27:21,038] report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.29 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9617 ; free virtual = 12776
[2025-10-21 18:27:21,038] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2025-10-21 18:27:21,038] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2025-10-21 18:27:21,038] report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.21 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9618 ; free virtual = 12776
[2025-10-21 18:27:21,038] Command: phys_opt_design
[2025-10-21 18:27:21,038] Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-21 18:27:21,038] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Starting Initial Update Timing Task
[2025-10-21 18:27:21,038] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-21 18:27:21,038] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9543 ; free virtual = 12701
[2025-10-21 18:27:21,038] INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
[2025-10-21 18:27:21,038] INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
[2025-10-21 18:27:21,038] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-21 18:27:21,038] 159 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-21 18:27:21,038] phys_opt_design completed successfully
[2025-10-21 18:27:21,038] phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9543 ; free virtual = 12701
[2025-10-21 18:27:21,038] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-21 18:27:21,038] Writing XDEF routing.
[2025-10-21 18:27:21,038] Writing XDEF routing logical nets.
[2025-10-21 18:27:21,038] Writing XDEF routing special nets.
[2025-10-21 18:27:21,038] Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9193 ; free virtual = 12594
[2025-10-21 18:27:21,038] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
[2025-10-21 18:27:21,038] write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9397 ; free virtual = 12620
[2025-10-21 18:27:21,038] Command: route_design
[2025-10-21 18:27:21,038] Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-21 18:27:21,038] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
[2025-10-21 18:27:21,038] Running DRC as a precondition to command route_design
[2025-10-21 18:27:21,038] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-21 18:27:21,038] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-21 18:27:21,038] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Starting Routing Task
[2025-10-21 18:27:21,038] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Phase 1 Build RT Design
[2025-10-21 18:27:21,038] Checksum: PlaceDB: c5a450c ConstDB: 0 ShapeSum: ffa34b9a RouteDB: 30cde501
[2025-10-21 18:27:21,038] Nodegraph reading from file.  Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.57 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9243 ; free virtual = 12471
[2025-10-21 18:27:21,038] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2025-10-21 18:27:21,038] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-21 18:27:21,038] WARNING: [Route 35-198] Port "s_axis_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-21 18:27:21,038] WARNING: [Route 35-198] Port "s_axis_0_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-21 18:27:21,038] WARNING: [Route 35-198] Port "s_axis_0_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-21 18:27:21,038] WARNING: [Route 35-198] Port "s_axis_0_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-21 18:27:21,038] WARNING: [Route 35-198] Port "s_axis_0_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-21 18:27:21,038] WARNING: [Route 35-198] Port "s_axis_0_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-21 18:27:21,038] WARNING: [Route 35-198] Port "s_axis_0_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-21 18:27:21,038] WARNING: [Route 35-198] Port "s_axis_0_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-21 18:27:21,038] WARNING: [Route 35-198] Port "s_axis_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-21 18:27:21,038] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-21 18:27:21,038] Post Restoration Checksum: NetGraph: 89b8b796 NumContArr: cb4a0760 Constraints: 9bc8e468 Timing: 0
[2025-10-21 18:27:21,038] Phase 1 Build RT Design | Checksum: 1f0cba35e
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9270 ; free virtual = 12499
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Phase 2 Router Initialization
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Phase 2.1 Fix Topology Constraints
[2025-10-21 18:27:21,038] Phase 2.1 Fix Topology Constraints | Checksum: 1f0cba35e
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9219 ; free virtual = 12449
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Phase 2.2 Pre Route Cleanup
[2025-10-21 18:27:21,038] Phase 2.2 Pre Route Cleanup | Checksum: 1f0cba35e
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9195 ; free virtual = 12425
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Phase 2.3 Global Clock Net Routing
[2025-10-21 18:27:21,038]  Number of Nodes with overlaps = 0
[2025-10-21 18:27:21,038] Phase 2.3 Global Clock Net Routing | Checksum: 1ca57a3bd
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 8979 ; free virtual = 12208
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Phase 2.4 Update Timing
[2025-10-21 18:27:21,038] Phase 2.4 Update Timing | Checksum: 26369d8f8
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9046 ; free virtual = 12276
[2025-10-21 18:27:21,038] INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.569  | TNS=0.000  | WHS=0.002  | THS=0.000  |
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] 
[2025-10-21 18:27:21,038] Router Utilization Summary
[2025-10-21 18:27:21,038]   Global Vertical Routing Utilization    = 0.000466368 %
[2025-10-21 18:27:21,038]   Global Horizontal Routing Utilization  = 0 %
[2025-10-21 18:27:21,038]   Routable Net Status*
[2025-10-21 18:27:21,038]   *Does not include unroutable nets such as driverless and loadless.
[2025-10-21 18:27:21,038]   Run report_route_status for detailed report.
[2025-10-21 18:27:21,038]   Number of Failed Nets               = 51015
[2025-10-21 18:27:21,038]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-10-21 18:27:21,039]   Number of Unrouted Nets             = 49466
[2025-10-21 18:27:21,039]   Number of Partially Routed Nets     = 1549
[2025-10-21 18:27:21,039]   Number of Node Overlaps             = 5
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 2 Router Initialization | Checksum: 236e36d49
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9065 ; free virtual = 12295
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 3 Initial Routing
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 3.1 Global Routing
[2025-10-21 18:27:21,039] Phase 3.1 Global Routing | Checksum: 236e36d49
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 7098.254 ; gain = 0.000 ; free physical = 9065 ; free virtual = 12295
[2025-10-21 18:27:21,039] Phase 3 Initial Routing | Checksum: 1fcb6d4db
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:01:41 ; elapsed = 00:00:37 . Memory (MB): peak = 7121.523 ; gain = 23.270 ; free physical = 8957 ; free virtual = 12187
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 4 Rip-up And Reroute
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 4.1 Global Iteration 0
[2025-10-21 18:27:21,039]  Number of Nodes with overlaps = 2503
[2025-10-21 18:27:21,039]  Number of Nodes with overlaps = 68
[2025-10-21 18:27:21,039]  Number of Nodes with overlaps = 1
[2025-10-21 18:27:21,039]  Number of Nodes with overlaps = 0
[2025-10-21 18:27:21,039] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.425  | TNS=0.000  | WHS=0.019  | THS=0.000  |
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 4.1 Global Iteration 0 | Checksum: 308434212
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:27 ; elapsed = 00:00:54 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9024 ; free virtual = 12255
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 4.2 Additional Iteration for Hold
[2025-10-21 18:27:21,039] Phase 4.2 Additional Iteration for Hold | Checksum: 2f9069016
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:27 ; elapsed = 00:00:54 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9025 ; free virtual = 12256
[2025-10-21 18:27:21,039] Phase 4 Rip-up And Reroute | Checksum: 2f9069016
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:27 ; elapsed = 00:00:54 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9025 ; free virtual = 12256
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 5 Delay and Skew Optimization
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 5.1 Delay CleanUp
[2025-10-21 18:27:21,039] Phase 5.1 Delay CleanUp | Checksum: 2f9069016
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:28 ; elapsed = 00:00:54 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9030 ; free virtual = 12261
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 5.2 Clock Skew Optimization
[2025-10-21 18:27:21,039] Phase 5.2 Clock Skew Optimization | Checksum: 2f9069016
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:28 ; elapsed = 00:00:54 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9032 ; free virtual = 12263
[2025-10-21 18:27:21,039] Phase 5 Delay and Skew Optimization | Checksum: 2f9069016
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:28 ; elapsed = 00:00:55 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9032 ; free virtual = 12263
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 6 Post Hold Fix
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 6.1 Hold Fix Iter
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 6.1.1 Update Timing
[2025-10-21 18:27:21,039] Phase 6.1.1 Update Timing | Checksum: 284c1f655
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:42 ; elapsed = 00:00:58 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9049 ; free virtual = 12280
[2025-10-21 18:27:21,039] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.425  | TNS=0.000  | WHS=0.019  | THS=0.000  |
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 6.1 Hold Fix Iter | Checksum: 284c1f655
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:42 ; elapsed = 00:00:58 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9050 ; free virtual = 12280
[2025-10-21 18:27:21,039] Phase 6 Post Hold Fix | Checksum: 284c1f655
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:42 ; elapsed = 00:00:59 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9048 ; free virtual = 12279
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 7 Leaf Clock Prog Delay Opt
[2025-10-21 18:27:21,039] Phase 7 Leaf Clock Prog Delay Opt | Checksum: 21012a867
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:56 ; elapsed = 00:01:02 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9079 ; free virtual = 12310
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 8 Route finalize
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Router Utilization Summary
[2025-10-21 18:27:21,039]   Global Vertical Routing Utilization    = 3.22962 %
[2025-10-21 18:27:21,039]   Global Horizontal Routing Utilization  = 3.05063 %
[2025-10-21 18:27:21,039]   Routable Net Status*
[2025-10-21 18:27:21,039]   *Does not include unroutable nets such as driverless and loadless.
[2025-10-21 18:27:21,039]   Run report_route_status for detailed report.
[2025-10-21 18:27:21,039]   Number of Failed Nets               = 0
[2025-10-21 18:27:21,039]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-10-21 18:27:21,039]   Number of Unrouted Nets             = 0
[2025-10-21 18:27:21,039]   Number of Partially Routed Nets     = 0
[2025-10-21 18:27:21,039]   Number of Node Overlaps             = 0
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 8 Route finalize | Checksum: 22e04a038
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:57 ; elapsed = 00:01:02 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9059 ; free virtual = 12291
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 9 Verifying routed nets
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039]  Verification completed successfully
[2025-10-21 18:27:21,039] Phase 9 Verifying routed nets | Checksum: 22e04a038
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:57 ; elapsed = 00:01:03 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9054 ; free virtual = 12285
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 10 Depositing Routes
[2025-10-21 18:27:21,039] Phase 10 Depositing Routes | Checksum: 22e04a038
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:02:59 ; elapsed = 00:01:04 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9036 ; free virtual = 12267
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 11 Resolve XTalk
[2025-10-21 18:27:21,039] Phase 11 Resolve XTalk | Checksum: 22e04a038
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:03:00 ; elapsed = 00:01:04 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9045 ; free virtual = 12276
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Phase 12 Post Router Timing
[2025-10-21 18:27:21,039] INFO: [Route 35-57] Estimated Timing Summary | WNS=0.425  | TNS=0.000  | WHS=0.019  | THS=0.000  |
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2025-10-21 18:27:21,039] Phase 12 Post Router Timing | Checksum: 22e04a038
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,039] Time (s): cpu = 00:03:07 ; elapsed = 00:01:06 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9058 ; free virtual = 12289
[2025-10-21 18:27:21,039] INFO: [Route 35-16] Router Completed Successfully
[2025-10-21 18:27:21,039] 
[2025-10-21 18:27:21,040] Time (s): cpu = 00:03:08 ; elapsed = 00:01:06 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9214 ; free virtual = 12446
[2025-10-21 18:27:21,040] 
[2025-10-21 18:27:21,040] Routing Is Done.
[2025-10-21 18:27:21,040] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-21 18:27:21,040] 173 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-21 18:27:21,040] route_design completed successfully
[2025-10-21 18:27:21,040] route_design: Time (s): cpu = 00:03:12 ; elapsed = 00:01:08 . Memory (MB): peak = 7137.531 ; gain = 39.277 ; free physical = 9228 ; free virtual = 12459
[2025-10-21 18:27:21,040] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-21 18:27:21,040] Writing XDEF routing.
[2025-10-21 18:27:21,040] Writing XDEF routing logical nets.
[2025-10-21 18:27:21,040] Writing XDEF routing special nets.
[2025-10-21 18:27:21,040] Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 7137.531 ; gain = 0.000 ; free physical = 8868 ; free virtual = 12348
[2025-10-21 18:27:21,040] report_design_analysis: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7145.535 ; gain = 8.004 ; free physical = 8795 ; free virtual = 12276
[2025-10-21 18:27:21,040] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2025-10-21 18:27:21,040] write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 7145.535 ; gain = 8.004 ; free physical = 9048 ; free virtual = 12344
[2025-10-21 18:27:21,040] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-10-21 18:27:21,040] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-10-21 18:27:21,040] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2025-10-21 18:27:21,040] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-21 18:27:21,040] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2025-10-21 18:27:21,040] report_drc completed successfully
[2025-10-21 18:27:21,040] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-10-21 18:27:21,040] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-10-21 18:27:21,040] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-21 18:27:21,040] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-21 18:27:21,040] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-21 18:27:21,040] INFO: [DRC 23-133] Running Methodology with 8 threads
[2025-10-21 18:27:21,040] INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_root/synth_out_of_context_o5q3vdwj/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2025-10-21 18:27:21,040] report_methodology completed successfully
[2025-10-21 18:27:21,040] report_methodology: Time (s): cpu = 00:01:04 ; elapsed = 00:00:13 . Memory (MB): peak = 7153.539 ; gain = 0.000 ; free physical = 8955 ; free virtual = 12255
[2025-10-21 18:27:21,040] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-10-21 18:27:21,040] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-10-21 18:27:21,040] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-21 18:27:21,040] Running Vector-less Activity Propagation...
[2025-10-21 18:27:21,040] 
[2025-10-21 18:27:21,040] Finished Running Vector-less Activity Propagation
[2025-10-21 18:27:21,040] 185 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-21 18:27:21,040] report_power completed successfully
[2025-10-21 18:27:21,040] report_power: Time (s): cpu = 00:00:39 ; elapsed = 00:00:10 . Memory (MB): peak = 7177.551 ; gain = 24.012 ; free physical = 8918 ; free virtual = 12232
[2025-10-21 18:27:21,040] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2025-10-21 18:27:21,040] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2025-10-21 18:27:21,040] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
[2025-10-21 18:27:21,040] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-21 18:27:21,040] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2025-10-21 18:27:21,040] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2025-10-21 18:27:21,040] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2025-10-21 18:27:21,040] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2025-10-21 18:27:21,040] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
[2025-10-21 18:27:21,040] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-21 18:27:21,040] INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 18:24:41 2025...
[2025-10-21 18:27:21,040] [Tue Oct 21 18:24:46 2025] impl_1 finished
[2025-10-21 18:27:21,040] wait_on_runs: Time (s): cpu = 00:06:52 ; elapsed = 00:15:02 . Memory (MB): peak = 2031.211 ; gain = 0.000 ; free physical = 14338 ; free virtual = 17756
[2025-10-21 18:27:21,040] # open_run impl_1
[2025-10-21 18:27:21,040] INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
[2025-10-21 18:27:21,040] Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3102.125 ; gain = 0.000 ; free physical = 13274 ; free virtual = 16730
[2025-10-21 18:27:21,040] INFO: [Netlist 29-17] Analyzing 7076 Unisim elements for replacement
[2025-10-21 18:27:21,040] INFO: [Netlist 29-28] Unisim Transformation completed in 103 CPU seconds
[2025-10-21 18:27:21,040] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-10-21 18:27:21,040] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-10-21 18:27:21,040] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2025-10-21 18:27:21,040] INFO: [Timing 38-479] Binary timing data restore complete.
[2025-10-21 18:27:21,040] INFO: [Project 1-856] Restoring constraints from binary archive.
[2025-10-21 18:27:21,040] INFO: [Project 1-853] Binary constraint restore complete.
[2025-10-21 18:27:21,040] Reading XDEF placement.
[2025-10-21 18:27:21,040] Reading placer database...
[2025-10-21 18:27:21,040] Reading XDEF routing.
[2025-10-21 18:27:21,040] Read XDEF Files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4761.375 ; gain = 135.664 ; free physical = 11729 ; free virtual = 15219
[2025-10-21 18:27:21,040] Restored from archive | CPU: 9.730000 secs | Memory: 172.421234 MB |
[2025-10-21 18:27:21,040] Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4761.375 ; gain = 135.664 ; free physical = 11729 ; free virtual = 15219
[2025-10-21 18:27:21,040] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5130.945 ; gain = 0.000 ; free physical = 11426 ; free virtual = 14916
[2025-10-21 18:27:21,040] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-10-21 18:27:21,040]   A total of 5363 instances were transformed.
[2025-10-21 18:27:21,040]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1176 instances
[2025-10-21 18:27:21,040]   RAM16X1S => RAM32X1S (RAMS32): 4175 instances
[2025-10-21 18:27:21,040]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
[2025-10-21 18:27:21,040]   RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
[2025-10-21 18:27:21,040] 
[2025-10-21 18:27:21,040] open_run: Time (s): cpu = 00:02:23 ; elapsed = 00:02:16 . Memory (MB): peak = 5130.945 ; gain = 3099.734 ; free physical = 11426 ; free virtual = 14916
[2025-10-21 18:27:21,040] # report_utilization
[2025-10-21 18:27:21,040] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-21 18:27:21,040] ------------------------------------------------------------------------------------
[2025-10-21 18:27:21,040] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-21 18:27:21,040] | Date         : Tue Oct 21 18:27:02 2025
[2025-10-21 18:27:21,040] | Host         : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-10-21 18:27:21,040] | Command      : report_utilization
[2025-10-21 18:27:21,040] | Design       : finn_design_wrapper
[2025-10-21 18:27:21,040] | Device       : xczu7ev-ffvc1156-2-e
[2025-10-21 18:27:21,040] | Speed File   : -2
[2025-10-21 18:27:21,040] | Design State : Routed
[2025-10-21 18:27:21,040] ------------------------------------------------------------------------------------
[2025-10-21 18:27:21,040] 
[2025-10-21 18:27:21,040] Utilization Design Information
[2025-10-21 18:27:21,040] 
[2025-10-21 18:27:21,040] Table of Contents
[2025-10-21 18:27:21,040] -----------------
[2025-10-21 18:27:21,040] 1. CLB Logic
[2025-10-21 18:27:21,040] 1.1 Summary of Registers by Type
[2025-10-21 18:27:21,040] 2. CLB Logic Distribution
[2025-10-21 18:27:21,040] 3. BLOCKRAM
[2025-10-21 18:27:21,040] 4. ARITHMETIC
[2025-10-21 18:27:21,040] 5. I/O
[2025-10-21 18:27:21,040] 6. CLOCK
[2025-10-21 18:27:21,040] 7. ADVANCED
[2025-10-21 18:27:21,040] 8. CONFIGURATION
[2025-10-21 18:27:21,040] 9. Primitives
[2025-10-21 18:27:21,040] 10. Black Boxes
[2025-10-21 18:27:21,040] 11. Instantiated Netlists
[2025-10-21 18:27:21,040] 
[2025-10-21 18:27:21,040] 1. CLB Logic
[2025-10-21 18:27:21,040] ------------
[2025-10-21 18:27:21,040] 
[2025-10-21 18:27:21,040] +----------------------------+-------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,040] |          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
[2025-10-21 18:27:21,040] +----------------------------+-------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,040] | CLB LUTs                   | 18907 |     0 |          0 |    230400 |  8.21 |
[2025-10-21 18:27:21,040] |   LUT as Logic             | 16385 |     0 |          0 |    230400 |  7.11 |
[2025-10-21 18:27:21,040] |   LUT as Memory            |  2522 |     0 |          0 |    101760 |  2.48 |
[2025-10-21 18:27:21,040] |     LUT as Distributed RAM |  2170 |     0 |            |           |       |
[2025-10-21 18:27:21,040] |     LUT as Shift Register  |   352 |     0 |            |           |       |
[2025-10-21 18:27:21,040] | CLB Registers              | 20172 |     0 |          0 |    460800 |  4.38 |
[2025-10-21 18:27:21,041] |   Register as Flip Flop    | 20172 |     0 |          0 |    460800 |  4.38 |
[2025-10-21 18:27:21,041] |   Register as Latch        |     0 |     0 |          0 |    460800 |  0.00 |
[2025-10-21 18:27:21,041] | CARRY8                     |  1585 |     0 |          0 |     28800 |  5.50 |
[2025-10-21 18:27:21,041] | F7 Muxes                   |   128 |     0 |          0 |    115200 |  0.11 |
[2025-10-21 18:27:21,041] | F8 Muxes                   |     0 |     0 |          0 |     57600 |  0.00 |
[2025-10-21 18:27:21,041] | F9 Muxes                   |     0 |     0 |          0 |     28800 |  0.00 |
[2025-10-21 18:27:21,041] +----------------------------+-------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] * Warning! LUT value is adjusted to account for LUT combining.
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 1.1 Summary of Registers by Type
[2025-10-21 18:27:21,041] --------------------------------
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] +-------+--------------+-------------+--------------+
[2025-10-21 18:27:21,041] | Total | Clock Enable | Synchronous | Asynchronous |
[2025-10-21 18:27:21,041] +-------+--------------+-------------+--------------+
[2025-10-21 18:27:21,041] | 0     |            _ |           - |            - |
[2025-10-21 18:27:21,041] | 0     |            _ |           - |          Set |
[2025-10-21 18:27:21,041] | 0     |            _ |           - |        Reset |
[2025-10-21 18:27:21,041] | 0     |            _ |         Set |            - |
[2025-10-21 18:27:21,041] | 0     |            _ |       Reset |            - |
[2025-10-21 18:27:21,041] | 0     |          Yes |           - |            - |
[2025-10-21 18:27:21,041] | 0     |          Yes |           - |          Set |
[2025-10-21 18:27:21,041] | 0     |          Yes |           - |        Reset |
[2025-10-21 18:27:21,041] | 41    |          Yes |         Set |            - |
[2025-10-21 18:27:21,041] | 20131 |          Yes |       Reset |            - |
[2025-10-21 18:27:21,041] +-------+--------------+-------------+--------------+
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 2. CLB Logic Distribution
[2025-10-21 18:27:21,041] -------------------------
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] |                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
[2025-10-21 18:27:21,041] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] | CLB                                        |  4559 |     0 |          0 |     28800 | 15.83 |
[2025-10-21 18:27:21,041] |   CLBL                                     |  1893 |     0 |            |           |       |
[2025-10-21 18:27:21,041] |   CLBM                                     |  2666 |     0 |            |           |       |
[2025-10-21 18:27:21,041] | LUT as Logic                               | 16385 |     0 |          0 |    230400 |  7.11 |
[2025-10-21 18:27:21,041] |   using O5 output only                     |   243 |       |            |           |       |
[2025-10-21 18:27:21,041] |   using O6 output only                     | 10477 |       |            |           |       |
[2025-10-21 18:27:21,041] |   using O5 and O6                          |  5665 |       |            |           |       |
[2025-10-21 18:27:21,041] | LUT as Memory                              |  2522 |     0 |          0 |    101760 |  2.48 |
[2025-10-21 18:27:21,041] |   LUT as Distributed RAM                   |  2170 |     0 |            |           |       |
[2025-10-21 18:27:21,041] |     using O5 output only                   |     0 |       |            |           |       |
[2025-10-21 18:27:21,041] |     using O6 output only                   |     1 |       |            |           |       |
[2025-10-21 18:27:21,041] |     using O5 and O6                        |  2169 |       |            |           |       |
[2025-10-21 18:27:21,041] |   LUT as Shift Register                    |   352 |     0 |            |           |       |
[2025-10-21 18:27:21,041] |     using O5 output only                   |     0 |       |            |           |       |
[2025-10-21 18:27:21,041] |     using O6 output only                   |   352 |       |            |           |       |
[2025-10-21 18:27:21,041] |     using O5 and O6                        |     0 |       |            |           |       |
[2025-10-21 18:27:21,041] | CLB Registers                              | 20172 |     0 |          0 |    460800 |  4.38 |
[2025-10-21 18:27:21,041] |   Register driven from within the CLB      |  5351 |       |            |           |       |
[2025-10-21 18:27:21,041] |   Register driven from outside the CLB     | 14821 |       |            |           |       |
[2025-10-21 18:27:21,041] |     LUT in front of the register is unused | 11179 |       |            |           |       |
[2025-10-21 18:27:21,041] |     LUT in front of the register is used   |  3642 |       |            |           |       |
[2025-10-21 18:27:21,041] | Unique Control Sets                        |    80 |       |          0 |     57600 |  0.14 |
[2025-10-21 18:27:21,041] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] * * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 3. BLOCKRAM
[2025-10-21 18:27:21,041] -----------
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] +----------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2025-10-21 18:27:21,041] +----------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] | Block RAM Tile |    0 |     0 |          0 |       312 |  0.00 |
[2025-10-21 18:27:21,041] |   RAMB36/FIFO* |    0 |     0 |          0 |       312 |  0.00 |
[2025-10-21 18:27:21,041] |   RAMB18       |    0 |     0 |          0 |       624 |  0.00 |
[2025-10-21 18:27:21,041] | URAM           |    0 |     0 |          0 |        96 |  0.00 |
[2025-10-21 18:27:21,041] +----------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 4. ARITHMETIC
[2025-10-21 18:27:21,041] -------------
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] +----------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2025-10-21 18:27:21,041] +----------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] | DSPs           | 1176 |     0 |          0 |      1728 | 68.06 |
[2025-10-21 18:27:21,041] |   DSP48E2 only | 1176 |       |            |           |       |
[2025-10-21 18:27:21,041] +----------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 5. I/O
[2025-10-21 18:27:21,041] ------
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] +------------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] |     Site Type    | Used | Fixed | Prohibited | Available | Util% |
[2025-10-21 18:27:21,041] +------------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] | Bonded IOB       |    0 |     0 |          0 |       360 |  0.00 |
[2025-10-21 18:27:21,041] | HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
[2025-10-21 18:27:21,041] | HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
[2025-10-21 18:27:21,041] | HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
[2025-10-21 18:27:21,041] | HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
[2025-10-21 18:27:21,041] | HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
[2025-10-21 18:27:21,041] | HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
[2025-10-21 18:27:21,041] | HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
[2025-10-21 18:27:21,041] | HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
[2025-10-21 18:27:21,041] | BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
[2025-10-21 18:27:21,041] | BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
[2025-10-21 18:27:21,041] | BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
[2025-10-21 18:27:21,041] | RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
[2025-10-21 18:27:21,041] +------------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] 6. CLOCK
[2025-10-21 18:27:21,041] --------
[2025-10-21 18:27:21,041] 
[2025-10-21 18:27:21,041] +----------------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] |       Site Type      | Used | Fixed | Prohibited | Available | Util% |
[2025-10-21 18:27:21,041] +----------------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,041] | GLOBAL CLOCK BUFFERs |    6 |     0 |          0 |       544 |  1.10 |
[2025-10-21 18:27:21,041] |   BUFGCE             |    6 |     0 |          0 |       208 |  2.88 |
[2025-10-21 18:27:21,041] |   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
[2025-10-21 18:27:21,041] |   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
[2025-10-21 18:27:21,041] |   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
[2025-10-21 18:27:21,041] |   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
[2025-10-21 18:27:21,042] | PLL                  |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-21 18:27:21,042] | MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
[2025-10-21 18:27:21,042] +----------------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,042] * Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] 7. ADVANCED
[2025-10-21 18:27:21,042] -----------
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] +-----------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,042] |    Site Type    | Used | Fixed | Prohibited | Available | Util% |
[2025-10-21 18:27:21,042] +-----------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,042] | GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
[2025-10-21 18:27:21,042] | GTHE4_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
[2025-10-21 18:27:21,042] | OBUFDS_GTE4     |    0 |     0 |          0 |        10 |  0.00 |
[2025-10-21 18:27:21,042] | OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |  0.00 |
[2025-10-21 18:27:21,042] | PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
[2025-10-21 18:27:21,042] | PS8             |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-21 18:27:21,042] | SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-21 18:27:21,042] | VCU             |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-21 18:27:21,042] +-----------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] 8. CONFIGURATION
[2025-10-21 18:27:21,042] ----------------
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] +-------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,042] |  Site Type  | Used | Fixed | Prohibited | Available | Util% |
[2025-10-21 18:27:21,042] +-------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,042] | BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-21 18:27:21,042] | DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-21 18:27:21,042] | EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-21 18:27:21,042] | FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-21 18:27:21,042] | ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
[2025-10-21 18:27:21,042] | MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-21 18:27:21,042] | STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-21 18:27:21,042] +-------------+------+-------+------------+-----------+-------+
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] 9. Primitives
[2025-10-21 18:27:21,042] -------------
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] +----------+-------+---------------------+
[2025-10-21 18:27:21,042] | Ref Name |  Used | Functional Category |
[2025-10-21 18:27:21,042] +----------+-------+---------------------+
[2025-10-21 18:27:21,042] | FDRE     | 20131 |            Register |
[2025-10-21 18:27:21,042] | LUT2     | 11522 |                 CLB |
[2025-10-21 18:27:21,042] | LUT3     |  5681 |                 CLB |
[2025-10-21 18:27:21,042] | RAMS32   |  4195 |                 CLB |
[2025-10-21 18:27:21,042] | LUT4     |  1982 |                 CLB |
[2025-10-21 18:27:21,042] | CARRY8   |  1585 |                 CLB |
[2025-10-21 18:27:21,042] | LUT1     |  1193 |                 CLB |
[2025-10-21 18:27:21,042] | DSP48E2  |  1176 |          Arithmetic |
[2025-10-21 18:27:21,042] | LUT5     |  1017 |                 CLB |
[2025-10-21 18:27:21,042] | LUT6     |   655 |                 CLB |
[2025-10-21 18:27:21,042] | SRLC32E  |   352 |                 CLB |
[2025-10-21 18:27:21,042] | RAMD32   |   144 |                 CLB |
[2025-10-21 18:27:21,042] | MUXF7    |   128 |                 CLB |
[2025-10-21 18:27:21,042] | FDSE     |    41 |            Register |
[2025-10-21 18:27:21,042] | BUFGCE   |     6 |               Clock |
[2025-10-21 18:27:21,042] +----------+-------+---------------------+
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] 10. Black Boxes
[2025-10-21 18:27:21,042] ---------------
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] +----------+------+
[2025-10-21 18:27:21,042] | Ref Name | Used |
[2025-10-21 18:27:21,042] +----------+------+
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] 11. Instantiated Netlists
[2025-10-21 18:27:21,042] -------------------------
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] +----------+------+
[2025-10-21 18:27:21,042] | Ref Name | Used |
[2025-10-21 18:27:21,042] +----------+------+
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] # report_timing
[2025-10-21 18:27:21,042] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
[2025-10-21 18:27:21,042] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-21 18:27:21,042] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-21 18:27:21,042] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-21 18:27:21,042] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2025-10-21 18:27:21,042] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-21 18:27:21,042] -----------------------------------------------------------------------------------------
[2025-10-21 18:27:21,042] | Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-21 18:27:21,042] | Date              : Tue Oct 21 18:27:08 2025
[2025-10-21 18:27:21,042] | Host              : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-10-21 18:27:21,042] | Command           : report_timing
[2025-10-21 18:27:21,042] | Design            : finn_design_wrapper
[2025-10-21 18:27:21,042] | Device            : xczu7ev-ffvc1156
[2025-10-21 18:27:21,042] | Speed File        : -2  PRODUCTION 1.30 05-15-2022
[2025-10-21 18:27:21,042] | Temperature Grade : E
[2025-10-21 18:27:21,042] -----------------------------------------------------------------------------------------
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] Timing Report
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,042] Slack (MET) :             0.425ns  (required time - arrival time)
[2025-10-21 18:27:21,042]   Source:                 finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/r_V_13_reg_52923_reg[2]/C
[2025-10-21 18:27:21,042]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-10-21 18:27:21,042]   Destination:            finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U812/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/p_reg_reg/DSP_A_B_DATA_INST/A[2]
[2025-10-21 18:27:21,042]                             (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-10-21 18:27:21,042]   Path Group:             ap_clk
[2025-10-21 18:27:21,042]   Path Type:              Setup (Max at Slow Process Corner)
[2025-10-21 18:27:21,042]   Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
[2025-10-21 18:27:21,042]   Data Path Delay:        9.285ns  (logic 0.079ns (0.851%)  route 9.206ns (99.149%))
[2025-10-21 18:27:21,042]   Logic Levels:           0
[2025-10-21 18:27:21,042]   Clock Path Skew:        0.015ns (DCD - SCD + CPR)
[2025-10-21 18:27:21,042]     Destination Clock Delay (DCD):    0.043ns = ( 10.043 - 10.000 )
[2025-10-21 18:27:21,042]     Source Clock Delay      (SCD):    0.028ns
[2025-10-21 18:27:21,042]     Clock Pessimism Removal (CPR):    0.000ns
[2025-10-21 18:27:21,042]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2025-10-21 18:27:21,042]     Total System Jitter     (TSJ):    0.071ns
[2025-10-21 18:27:21,042]     Total Input Jitter      (TIJ):    0.000ns
[2025-10-21 18:27:21,042]     Discrete Jitter          (DJ):    0.000ns
[2025-10-21 18:27:21,042]     Phase Error              (PE):    0.000ns
[2025-10-21 18:27:21,042] 
[2025-10-21 18:27:21,043]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2025-10-21 18:27:21,043]   -------------------------------------------------------------------    -------------------
[2025-10-21 18:27:21,043]                          (clock ap_clk rise edge)     0.000     0.000 r
[2025-10-21 18:27:21,043]                                                       0.000     0.000 r  ap_clk (IN)
[2025-10-21 18:27:21,043]                          net (fo=31534, unset)        0.028     0.028    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
[2025-10-21 18:27:21,043]     SLICE_X58Y294        FDRE                                         r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/r_V_13_reg_52923_reg[2]/C
[2025-10-21 18:27:21,043]   -------------------------------------------------------------------    -------------------
[2025-10-21 18:27:21,043]     SLICE_X58Y294        FDRE (Prop_CFF_SLICEL_C_Q)
[2025-10-21 18:27:21,043]                                                       0.079     0.107 r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/r_V_13_reg_52923_reg[2]/Q
[2025-10-21 18:27:21,043]                          net (fo=64, routed)          9.206     9.313    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U812/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/p_reg_reg/A[2]
[2025-10-21 18:27:21,043]     DSP48E2_X3Y40        DSP_A_B_DATA                                 r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U812/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/p_reg_reg/DSP_A_B_DATA_INST/A[2]
[2025-10-21 18:27:21,043]   -------------------------------------------------------------------    -------------------
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043]                          (clock ap_clk rise edge)    10.000    10.000 r
[2025-10-21 18:27:21,043]                                                       0.000    10.000 r  ap_clk (IN)
[2025-10-21 18:27:21,043]                          net (fo=31534, unset)        0.043    10.043    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U812/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/p_reg_reg/CLK
[2025-10-21 18:27:21,043]     DSP48E2_X3Y40        DSP_A_B_DATA                                 r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U812/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
[2025-10-21 18:27:21,043]                          clock pessimism              0.000    10.043
[2025-10-21 18:27:21,043]                          clock uncertainty           -0.035    10.008
[2025-10-21 18:27:21,043]     DSP48E2_X3Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[2])
[2025-10-21 18:27:21,043]                                                      -0.270     9.738    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/mac_muladd_4s_4ns_13s_13_4_1_U812/MVAU_hls_1_mac_muladd_4s_4ns_13s_13_4_1_DSP48_6_U/p_reg_reg/DSP_A_B_DATA_INST
[2025-10-21 18:27:21,043]   -------------------------------------------------------------------
[2025-10-21 18:27:21,043]                          required time                          9.738
[2025-10-21 18:27:21,043]                          arrival time                          -9.313
[2025-10-21 18:27:21,043]   -------------------------------------------------------------------
[2025-10-21 18:27:21,043]                          slack                                  0.425
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] report_timing: Time (s): cpu = 00:00:29 ; elapsed = 00:00:06 . Memory (MB): peak = 5331.652 ; gain = 200.707 ; free physical = 11089 ; free virtual = 14579
[2025-10-21 18:27:21,043] # report_power
[2025-10-21 18:27:21,043] Command: report_power
[2025-10-21 18:27:21,043] Running Vector-less Activity Propagation...
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] Finished Running Vector-less Activity Propagation
[2025-10-21 18:27:21,043] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-21 18:27:21,043] ----------------------------------------------------------------------------------------
[2025-10-21 18:27:21,043] | Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-21 18:27:21,043] | Date             : Tue Oct 21 18:27:15 2025
[2025-10-21 18:27:21,043] | Host             : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-10-21 18:27:21,043] | Command          : report_power
[2025-10-21 18:27:21,043] | Design           : finn_design_wrapper
[2025-10-21 18:27:21,043] | Device           : xczu7ev-ffvc1156-2-e
[2025-10-21 18:27:21,043] | Design State     : routed
[2025-10-21 18:27:21,043] | Grade            : extended
[2025-10-21 18:27:21,043] | Process          : typical
[2025-10-21 18:27:21,043] | Characterization : Production
[2025-10-21 18:27:21,043] ----------------------------------------------------------------------------------------
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] Power Report
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] Table of Contents
[2025-10-21 18:27:21,043] -----------------
[2025-10-21 18:27:21,043] 1. Summary
[2025-10-21 18:27:21,043] 1.1 On-Chip Components
[2025-10-21 18:27:21,043] 1.2 Power Supply Summary
[2025-10-21 18:27:21,043] 1.3 Confidence Level
[2025-10-21 18:27:21,043] 2. Settings
[2025-10-21 18:27:21,043] 2.1 Environment
[2025-10-21 18:27:21,043] 2.2 Clock Constraints
[2025-10-21 18:27:21,043] 3. Detailed Reports
[2025-10-21 18:27:21,043] 3.1 By Hierarchy
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] 1. Summary
[2025-10-21 18:27:21,043] ----------
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] +--------------------------+--------------+
[2025-10-21 18:27:21,043] | Total On-Chip Power (W)  | 0.912        |
[2025-10-21 18:27:21,043] | Design Power Budget (W)  | Unspecified* |
[2025-10-21 18:27:21,043] | Power Budget Margin (W)  | NA           |
[2025-10-21 18:27:21,043] | Dynamic (W)              | 0.319        |
[2025-10-21 18:27:21,043] | Device Static (W)        | 0.593        |
[2025-10-21 18:27:21,043] | Effective TJA (C/W)      | 1.0          |
[2025-10-21 18:27:21,043] | Max Ambient (C)          | 99.1         |
[2025-10-21 18:27:21,043] | Junction Temperature (C) | 25.9         |
[2025-10-21 18:27:21,043] | Confidence Level         | Medium       |
[2025-10-21 18:27:21,043] | Setting File             | ---          |
[2025-10-21 18:27:21,043] | Simulation Activity File | ---          |
[2025-10-21 18:27:21,043] | Design Nets Matched      | NA           |
[2025-10-21 18:27:21,043] +--------------------------+--------------+
[2025-10-21 18:27:21,043] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] 1.1 On-Chip Components
[2025-10-21 18:27:21,043] ----------------------
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-21 18:27:21,043] | On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
[2025-10-21 18:27:21,043] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-21 18:27:21,043] | Clocks                   |     0.064 |        3 |       --- |             --- |
[2025-10-21 18:27:21,043] | CLB Logic                |     0.079 |    50938 |       --- |             --- |
[2025-10-21 18:27:21,043] |   LUT as Logic           |     0.056 |    16385 |    230400 |            7.11 |
[2025-10-21 18:27:21,043] |   LUT as Distributed RAM |     0.018 |     2170 |    101760 |            2.13 |
[2025-10-21 18:27:21,043] |   CARRY8                 |     0.004 |     1585 |     28800 |            5.50 |
[2025-10-21 18:27:21,043] |   Register               |    <0.001 |    20172 |    460800 |            4.38 |
[2025-10-21 18:27:21,043] |   LUT as Shift Register  |    <0.001 |      352 |    101760 |            0.35 |
[2025-10-21 18:27:21,043] |   BUFG                   |    <0.001 |        6 |        64 |            9.38 |
[2025-10-21 18:27:21,043] |   Others                 |     0.000 |     2306 |       --- |             --- |
[2025-10-21 18:27:21,043] |   F7/F8 Muxes            |     0.000 |      128 |    230400 |            0.06 |
[2025-10-21 18:27:21,043] | Signals                  |     0.045 |    51020 |       --- |             --- |
[2025-10-21 18:27:21,043] | DSPs                     |     0.131 |     1176 |      1728 |           68.06 |
[2025-10-21 18:27:21,043] | Static Power             |     0.593 |          |           |                 |
[2025-10-21 18:27:21,043] | Total                    |     0.912 |          |           |                 |
[2025-10-21 18:27:21,043] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] 1.2 Power Supply Summary
[2025-10-21 18:27:21,043] ------------------------
[2025-10-21 18:27:21,043] 
[2025-10-21 18:27:21,043] +-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-21 18:27:21,043] | Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
[2025-10-21 18:27:21,043] +-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-21 18:27:21,043] | Vccint          |       0.850 |     0.512 |       0.375 |      0.137 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,043] | Vccint_io       |       0.850 |     0.070 |       0.000 |      0.070 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,043] | Vccbram         |       0.850 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,043] | Vccaux          |       1.800 |     0.148 |       0.000 |      0.148 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | VCCINT_VCU      |       0.900 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] | MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-21 18:27:21,044] +-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 1.3 Confidence Level
[2025-10-21 18:27:21,044] --------------------
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-21 18:27:21,044] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2025-10-21 18:27:21,044] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-21 18:27:21,044] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2025-10-21 18:27:21,044] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2025-10-21 18:27:21,044] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2025-10-21 18:27:21,044] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2025-10-21 18:27:21,044] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2025-10-21 18:27:21,044] |                             |            |                                                |                                                                                                            |
[2025-10-21 18:27:21,044] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2025-10-21 18:27:21,044] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 2. Settings
[2025-10-21 18:27:21,044] -----------
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 2.1 Environment
[2025-10-21 18:27:21,044] ---------------
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] +-----------------------+--------------------------+
[2025-10-21 18:27:21,044] | Ambient Temp (C)      | 25.0                     |
[2025-10-21 18:27:21,044] | ThetaJA (C/W)         | 1.0                      |
[2025-10-21 18:27:21,044] | Airflow (LFM)         | 250                      |
[2025-10-21 18:27:21,044] | Heat Sink             | medium (Medium Profile)  |
[2025-10-21 18:27:21,044] | ThetaSA (C/W)         | 1.5                      |
[2025-10-21 18:27:21,044] | Board Selection       | medium (10"x10")         |
[2025-10-21 18:27:21,044] | # of Board Layers     | 12to15 (12 to 15 Layers) |
[2025-10-21 18:27:21,044] | Board Temperature (C) | 25.0                     |
[2025-10-21 18:27:21,044] +-----------------------+--------------------------+
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 2.2 Clock Constraints
[2025-10-21 18:27:21,044] ---------------------
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] +--------+--------+-----------------+
[2025-10-21 18:27:21,044] | Clock  | Domain | Constraint (ns) |
[2025-10-21 18:27:21,044] +--------+--------+-----------------+
[2025-10-21 18:27:21,044] | ap_clk | ap_clk |            10.0 |
[2025-10-21 18:27:21,044] +--------+--------+-----------------+
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 3. Detailed Reports
[2025-10-21 18:27:21,044] -------------------
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 3.1 By Hierarchy
[2025-10-21 18:27:21,044] ----------------
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] +-------------------------------------+-----------+
[2025-10-21 18:27:21,044] | Name                                | Power (W) |
[2025-10-21 18:27:21,044] +-------------------------------------+-----------+
[2025-10-21 18:27:21,044] | finn_design_wrapper                 |     0.319 |
[2025-10-21 18:27:21,044] |   finn_design_i                     |     0.319 |
[2025-10-21 18:27:21,044] |     ConvolutionInputGenerator_rtl_1 |     0.002 |
[2025-10-21 18:27:21,044] |       inst                          |     0.002 |
[2025-10-21 18:27:21,044] |     MVAU_hls_0                      |     0.019 |
[2025-10-21 18:27:21,044] |       MVAU_hls_0                    |     0.017 |
[2025-10-21 18:27:21,044] |       MVAU_hls_0_wstrm              |     0.001 |
[2025-10-21 18:27:21,044] |     MVAU_hls_1                      |     0.292 |
[2025-10-21 18:27:21,044] |       MVAU_hls_1                    |     0.248 |
[2025-10-21 18:27:21,044] |       MVAU_hls_1_wstrm              |     0.043 |
[2025-10-21 18:27:21,044] |     StreamingFIFO_rtl_5             |     0.001 |
[2025-10-21 18:27:21,044] |       inst                          |     0.001 |
[2025-10-21 18:27:21,044] |     StreamingFIFO_rtl_7             |     0.002 |
[2025-10-21 18:27:21,044] |       inst                          |     0.002 |
[2025-10-21 18:27:21,044] +-------------------------------------+-----------+
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 
[2025-10-21 18:27:21,044] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-21 18:27:21,044] report_power completed successfully
[2025-10-21 18:27:21,044] report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 5928.266 ; gain = 596.613 ; free physical = 10896 ; free virtual = 14387
[2025-10-21 18:27:21,044] # set util [report_utilization -return_string]
[2025-10-21 18:27:21,044] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2025-10-21 18:27:21,044] # set util_lutram [exec echo $util | grep LUT | head -n 3 | tail -1 | cut -d| -f3 | tr -d " "]
[2025-10-21 18:27:21,044] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2025-10-21 18:27:21,044] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_GROUP == DSP}'.
[2025-10-21 18:27:21,044] # set util_dsp [llength [get_cells -hier -filter {PRIMITIVE_GROUP == DSP}]]
[2025-10-21 18:27:21,044] # set time_wns [get_property SLACK [get_timing_paths]]
[2025-10-21 18:27:21,044] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}'.
[2025-10-21 18:27:21,044] # set util_bram18 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}]]
[2025-10-21 18:27:21,044] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}'.
[2025-10-21 18:27:21,044] # set util_bram36 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}]]
[2025-10-21 18:27:21,044] # set util_carry [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *CARRY*}]]
[2025-10-21 18:27:21,044] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}'.
[2025-10-21 18:27:21,044] # set util_uram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}]]
[2025-10-21 18:27:21,045] # set vivado_version [version -short]
[2025-10-21 18:27:21,045] # set vivado_build_no [exec echo $util | grep Build | head -n 1 | cut -d\  -f9]
[2025-10-21 18:27:21,045] # set util_bram [expr $util_bram18/2 + $util_bram36]
[2025-10-21 18:27:21,045] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2025-10-21 18:27:21,045] LUT: 18907 FF: 20172 DSP: 0 BRAM: 0
[2025-10-21 18:27:21,045] # set fp [open res.txt w]
[2025-10-21 18:27:21,045] # puts $fp "LUT=$util_lut"
[2025-10-21 18:27:21,045] # puts $fp "LUTRAM=$util_lutram"
[2025-10-21 18:27:21,045] # puts $fp "FF=$util_ff"
[2025-10-21 18:27:21,045] # puts $fp "DSP=$util_dsp"
[2025-10-21 18:27:21,045] # puts $fp "BRAM=$util_bram"
[2025-10-21 18:27:21,045] # puts $fp "BRAM_18K=$util_bram18"
[2025-10-21 18:27:21,045] # puts $fp "BRAM_36K=$util_bram36"
[2025-10-21 18:27:21,045] # puts $fp "URAM=$util_uram"
[2025-10-21 18:27:21,045] # puts $fp "Carry=$util_carry"
[2025-10-21 18:27:21,045] # puts $fp "WNS=$time_wns"
[2025-10-21 18:27:21,045] # puts $fp "Delay=$time_wns"
[2025-10-21 18:27:21,045] # puts $fp "vivado_version=$vivado_version"
[2025-10-21 18:27:21,045] # puts $fp "vivado_build_no=$vivado_build_no"
[2025-10-21 18:27:21,045] # close $fp
[2025-10-21 18:27:21,045] # exit
[2025-10-21 18:27:21,045] INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 18:27:18 2025...
[2025-10-21 18:27:21,045] /home/changhong/prj/finn_dev/finn/deps/oh-my-xilinx/vivadoprojgen.sh:30: no matches found: ../*.vhd
[2025-10-21 18:27:21,045] /home/changhong/prj/finn_dev/finn/deps/oh-my-xilinx/vivadoprojgen.sh:32: no matches found: ../*.h
[2025-10-21 18:27:21,045] /home/changhong/prj/finn_dev/finn/deps/oh-my-xilinx/vivadoprojgen.sh:33: no matches found: ../*.xdc
[2025-10-21 18:27:21,045] cat: finn_design_wrapper.xdc: input file is output file
[2025-10-21 18:27:21,045] ['LUT', '18907']
[2025-10-21 18:27:21,045] ['LUTRAM', '2522']
[2025-10-21 18:27:21,045] ['FF', '20172']
[2025-10-21 18:27:21,045] ['DSP', '0']
[2025-10-21 18:27:21,045] ['BRAM', '0']
[2025-10-21 18:27:21,045] ['BRAM_18K', '0']
[2025-10-21 18:27:21,045] ['BRAM_36K', '0']
[2025-10-21 18:27:21,045] ['URAM', '0']
[2025-10-21 18:27:21,045] ['Carry', '1585']
[2025-10-21 18:27:21,045] ['WNS', '0.425']
[2025-10-21 18:27:21,045] ['Delay', '0.425']
[2025-10-21 18:27:21,045] ['vivado_version', '2022.2']
[2025-10-21 18:27:21,045] ['vivado_build_no', '3671981']
[2025-10-21 18:27:21,045] ['']
[2025-10-21 18:27:21,134] Running step: step_synthesize_bitfile [17/19]
[2025-10-21 18:27:21,134] Running step: step_make_pynq_driver [18/19]
[2025-10-21 18:27:21,136] Running step: step_deployment_package [19/19]
