// Seed: 1563451627
module module_0 #(
    parameter id_4 = 32'd85
) (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire _id_4;
  wire ["" : id_4] id_5;
  wire id_6, id_7, id_8;
  specify
    (posedge id_9 => (id_10 +: 1'b0 != id_10)) = (id_3, 1'h0 < id_3);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  module_0 modCall_1 (
      id_4,
      id_5
  );
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2[1] = id_5 & id_5;
  wire id_8;
  ;
endmodule
