// tb.v
// Starter testbench template -- YOU complete this file.

module tb;

  // TODO: declare the inputs and outputs
  reg [2:0] t_sel;
  wire [7:0] t_dout;

  // TODO: instantiate DUT here
  lut #(.WIDTH(8), .DEPTH(8)) dut (
  .sel  (t_sel),
  .dout (t_dout)
);

  // Waveform dump configuration (DO NOT CHANGE)
  string vcd_file;
  initial begin
    if ($value$plusargs("vcd=%s", vcd_file)) begin
      $dumpfile(vcd_file);
      $dumpvars(0, dut);
    end
  end

    // TODO: apply different input combinations
initial begin
    // Read every address, 5 time units apart
    t_sel = 3'd0;
    #5 t_sel = 3'd1;
    #5 t_sel = 3'd2;
    #5 t_sel = 3'd3;
    #5 t_sel = 3'd4;
    #5 t_sel = 3'd5;
    #5 t_sel = 3'd6;
    #5 t_sel = 3'd7;
    #5 $finish;
  end

 initial
    $monitor($time, " sel=%d | dout=%d", t_sel, t_dout);
  



endmodule
