{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650446694650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650446694651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 16:24:53 2022 " "Processing started: Wed Apr 20 16:24:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650446694651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650446694651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off min_finder_2 -c min_finder_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off min_finder_2 -c min_finder_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650446694651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650446694960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650446694960 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "min_finder_2.v(99) " "Verilog HDL warning at min_finder_2.v(99): extended using \"x\" or \"z\"" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650446701809 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "min_finder_2.v(100) " "Verilog HDL warning at min_finder_2.v(100): extended using \"x\" or \"z\"" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650446701809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hcmut/fpga/btl/min_finder/min_finder_2.v 9 9 " "Found 9 design units, including 9 entities, in source file /hcmut/fpga/btl/min_finder/min_finder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_2 " "Found entity 1: test_bench_2" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650446701811 ""} { "Info" "ISGN_ENTITY_NAME" "2 min_finder_2 " "Found entity 2: min_finder_2" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650446701811 ""} { "Info" "ISGN_ENTITY_NAME" "3 find_min_in_arr " "Found entity 3: find_min_in_arr" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650446701811 ""} { "Info" "ISGN_ENTITY_NAME" "4 replace15_by_index " "Found entity 4: replace15_by_index" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650446701811 ""} { "Info" "ISGN_ENTITY_NAME" "5 find_min_index " "Found entity 5: find_min_index" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650446701811 ""} { "Info" "ISGN_ENTITY_NAME" "6 compare_4bit " "Found entity 6: compare_4bit" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650446701811 ""} { "Info" "ISGN_ENTITY_NAME" "7 compare_2bit " "Found entity 7: compare_2bit" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650446701811 ""} { "Info" "ISGN_ENTITY_NAME" "8 simple_result " "Found entity 8: simple_result" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650446701811 ""} { "Info" "ISGN_ENTITY_NAME" "9 compare_result " "Found entity 9: compare_result" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650446701811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650446701811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "min_finder_2 " "Elaborating entity \"min_finder_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650446701836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_min_in_arr find_min_in_arr:fma1 " "Elaborating entity \"find_min_in_arr\" for hierarchy \"find_min_in_arr:fma1\"" {  } { { "../../min_finder/min_finder_2.v" "fma1" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650446701844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_min_index find_min_in_arr:fma1\|find_min_index:match_a0 " "Elaborating entity \"find_min_index\" for hierarchy \"find_min_in_arr:fma1\|find_min_index:match_a0\"" {  } { { "../../min_finder/min_finder_2.v" "match_a0" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650446701854 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "min_finder_2.v(86) " "Verilog HDL Case Statement information at min_finder_2.v(86): all case item expressions in this case statement are onehot" {  } { { "../../min_finder/min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1650446701855 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_4bit find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1 " "Elaborating entity \"compare_4bit\" for hierarchy \"find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\"" {  } { { "../../min_finder/min_finder_2.v" "compare_4bit_1" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650446701860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_2bit find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|compare_2bit:compare0 " "Elaborating entity \"compare_2bit\" for hierarchy \"find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|compare_2bit:compare0\"" {  } { { "../../min_finder/min_finder_2.v" "compare0" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650446701865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_result find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|simple_result:sR0 " "Elaborating entity \"simple_result\" for hierarchy \"find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|simple_result:sR0\"" {  } { { "../../min_finder/min_finder_2.v" "sR0" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650446701871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_result find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|compare_result:cr " "Elaborating entity \"compare_result\" for hierarchy \"find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|compare_result:cr\"" {  } { { "../../min_finder/min_finder_2.v" "cr" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650446701876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "replace15_by_index replace15_by_index:rbi " "Elaborating entity \"replace15_by_index\" for hierarchy \"replace15_by_index:rbi\"" {  } { { "../../min_finder/min_finder_2.v" "rbi" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650446701922 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a7 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a7\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a7" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446701999 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a7 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a7\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a7" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446701999 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a6 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a6\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a6" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 49 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446701999 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a6 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a6\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a6" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 49 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446701999 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a5 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a5\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a5" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702000 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a5 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a5\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a5" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 48 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702000 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a4 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a4\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a4" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702000 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a4 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a4\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a4" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702000 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a3 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a3\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a3" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702000 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a3 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a3\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a3" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702000 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a2 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a2\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a2" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702001 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a2 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a2\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a2" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702001 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a1 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a1\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a1" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702001 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a1 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a1\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a1" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702001 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a0 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a0\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a0" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702001 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a0 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a0\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "../../min_finder/min_finder_2.v" "match_a0" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650446702002 "|min_finder_2|find_min_in_arr:fma1|find_min_index:match_a0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650446702537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650446702789 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HCMUT/FPGA/btl/cau-1/min_finder_2/output_files/min_finder_2.map.smsg " "Generated suppressed messages file C:/HCMUT/FPGA/btl/cau-1/min_finder_2/output_files/min_finder_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650446703536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650446703635 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650446703635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650446703692 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650446703692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "246 " "Implemented 246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650446703692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650446703692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650446703706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 16:25:03 2022 " "Processing ended: Wed Apr 20 16:25:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650446703706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650446703706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650446703706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650446703706 ""}
