// Seed: 1320843775
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input  logic id_1
);
  reg id_2;
  assign id_2 = SystemTFIdentifier;
  reg id_3, id_4;
  assign id_4 = 0;
  reg id_5, id_6, id_7;
  assign id_4 = id_6;
  always begin
    id_4 = id_5 ^ 1;
    if (1'b0) id_2 = id_6;
    else @(*) if (id_3) id_3 <= id_4;
  end
  logic id_8, id_9;
  type_0 id_10 (id_8);
  type_17(
      1, id_9, 1
  );
endmodule
`define pp_2 0
