onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/CLK
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/nReset
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/ramWen
add wave -noupdate -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/ramState(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/ramState(0) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/ramState(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/ramState(0) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/ramState
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/ramRen
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/ramQ
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/ramData
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/ramAddr
add wave -noupdate /tb_cpu/DUT/theCPU/memoryDumpFinishedSignal
add wave -noupdate /tb_cpu/DUT/theCPU/masterHaltSignal
add wave -noupdate /tb_cpu/DUT/halt
add wave -noupdate -divider -height 28 {iCache-Arbiter signals}
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/memArbiter/state
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/ramState
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/pcWEBlock/state
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/writeport
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/icacheBlock/we
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/icacheBlock/valid_ns
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/icacheBlock/valid
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/icacheBlock/tagStored
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/icacheBlock/tagIn
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/readport
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/nowValid
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/isValid
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/hit
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/arbiterPCEnableSignal
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/IFSignal_pcWriteEnable
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/icacheBlock/cacheIndex
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/icacheBlock/iMemRead
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/iMemAddr
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/icacheBlock/iMemWait
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/iMemData
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/iCacheArbiter_aiMemWait
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/iCacheArbiter_aiMemData
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/iCacheArbiter_aiMemRead
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/iCacheArbiter_aiMemAddr
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/icacheBlock/aiMemRead
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/aiMemAddr
add wave -noupdate -group icache /tb_cpu/DUT/theCPU/icacheBlock/clk
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram9
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram8
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram7
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram6
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram5
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram4
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram3
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram2
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram15
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram14
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram13
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram12
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram11
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram10
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram1
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/icacheBlock/cram0
add wave -noupdate -group icache -radix hexadecimal /tb_cpu/DUT/theCPU/halt
add wave -noupdate -divider -height 28 {dCache-Arbiter signals}
add wave -noupdate -expand -group DCACHE_CTRL -divider {CPU side}
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/dMemWrite
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/dMemWait
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/dMemRead
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/dMemDataWrite
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/dMemDataRead
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/dMemAddr
add wave -noupdate -expand -group DCACHE_CTRL -divider {ARBITER side}
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dCacheArbiter_adMemWrite
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dCacheArbiter_adMemWait
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dCacheArbiter_adMemRead
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dCacheArbiter_adMemDataWrite
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dCacheArbiter_adMemDataRead
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dCacheArbiter_adMemAddr
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/WAY0_currentTag
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/WAY1_currentTag
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemDataWrite
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(31) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(30) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(29) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(28) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(27) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(26) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(25) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(0) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(31) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(30) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(29) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(28) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(27) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(26) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(25) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(24) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(23) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(22) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(21) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(20) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(19) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(18) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(17) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(16) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(15) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr(0) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/arbiterMemAddr
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/dcache_WordToStore
add wave -noupdate -expand -group DCACHE_CTRL /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/state
add wave -noupdate -expand -group DCACHE_CTRL /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/nextState
add wave -noupdate -expand -group DCACHE_CTRL /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/dumpIndexCount
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/DUMP_WAY1_WORD1_AddrSignal
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/DUMP_WAY1_WORD0_AddrSignal
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/DUMP_WAY0_WORD1_AddrSignal
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/DUMP_WAY0_WORD0_AddrSignal
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/MEMStage_Word
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/MEMStage_Addr
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/storeWordOffset
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/CLK
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/nReset
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/hit
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/donePooping
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/adMemWrite
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/adMemWait
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/adMemRead
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/adMemDataWrite
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/adMemDataRead
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/adMemAddr
add wave -noupdate -expand -group DCACHE_CTRL /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/LEAST_RECENTLY_USED
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/WAY0_tWrEn
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_tWrEn
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/WAY0_tValid
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_tValid
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/WAY0_tHit
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_tHit
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/WAY0_tDirty
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_tDirty
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/WAY0_readWord
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(31) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(30) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(29) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(28) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(27) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(26) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(25) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(0) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(31) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(30) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(29) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(28) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(27) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(26) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(25) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(24) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(23) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(22) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(21) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(20) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(19) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(18) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(17) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(16) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(15) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord(0) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/dcacheBlock/WAY1_readWord
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/Halt
add wave -noupdate -expand -group DCACHE_CTRL /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/pooped
add wave -noupdate -expand -group DCACHE_CTRL /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/poop
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/state
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/nextState
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/dMemWrite
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/prevMemStageMemWrite
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/dMemRead
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/prevMemStageMemRead
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/dMemAddr
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/prevMemStageAddr
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} /tb_cpu/DUT/theCPU/dcacheBlock/hitCounterWriteEnable
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/hitCounterEn
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/HIT_COUNTER_NEW_HIT
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHECTRL/HIT_COUNTER_COUNT
add wave -noupdate -expand -group DCACHE_CTRL -expand -group {hit counter signals} -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_instruction
add wave -noupdate -expand -group DCACHE_CTRL -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/CLK
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/validArray
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(15) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(0) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray(15) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/tagArray
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0) -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(63) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(62) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(61) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(60) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(59) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(58) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(57) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(56) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(55) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(54) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(53) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(52) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(51) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(50) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(49) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(48) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(47) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(46) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(45) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(44) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(43) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(42) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(41) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(40) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(39) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(38) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(37) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(36) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(35) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(34) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(33) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(32) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(31) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(30) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(29) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(28) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(27) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(26) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(25) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(0) -radix hexadecimal}}} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(15) -radix hexadecimal}} -expand -subitemconfig {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0) {-height 16 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(63) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(62) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(61) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(60) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(59) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(58) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(57) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(56) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(55) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(54) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(53) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(52) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(51) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(50) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(49) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(48) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(47) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(46) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(45) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(44) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(43) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(42) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(41) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(40) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(39) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(38) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(37) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(36) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(35) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(34) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(33) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(32) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(31) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(30) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(29) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(28) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(27) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(26) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(25) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(0) -radix hexadecimal}}} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(63) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(62) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(61) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(60) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(59) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(58) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(57) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(56) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(55) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(54) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(53) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(52) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(51) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(50) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(49) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(48) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(47) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(46) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(45) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(44) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(43) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(42) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(41) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(40) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(39) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(38) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(37) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(36) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(35) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(34) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(33) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(32) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(31) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(30) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(29) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(28) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(27) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(26) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(25) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(24) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(23) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(22) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(21) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(20) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(19) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(18) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(17) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(16) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(15) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(0)(0) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray(15) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/setArray
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(63) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(62) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(61) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(60) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(59) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(58) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(57) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(56) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(55) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(54) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(53) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(52) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(51) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(50) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(49) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(48) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(47) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(46) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(45) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(44) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(43) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(42) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(41) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(40) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(39) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(38) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(37) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(36) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(35) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(34) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(33) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(32) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(31) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(30) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(29) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(28) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(27) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(26) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(25) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(0) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(63) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(62) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(61) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(60) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(59) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(58) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(57) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(56) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(55) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(54) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(53) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(52) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(51) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(50) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(49) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(48) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(47) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(46) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(45) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(44) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(43) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(42) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(41) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(40) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(39) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(38) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(37) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(36) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(35) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(34) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(33) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(32) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(31) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(30) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(29) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(28) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(27) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(26) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(25) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(24) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(23) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(22) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(21) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(20) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(19) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(18) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(17) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(16) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(15) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray(0) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nextSetArray
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/nReset
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/indexInteger
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(15) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(0) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray(15) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/dirtyArray
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/WrEn
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/WordOffset
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/Valid
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/Tag
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/OutputWord
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/InputWordOffset
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/InputWord
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/Index
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/Hit
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/Dirty
add wave -noupdate -expand -group DCACHE_WAY0 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY0/CLK
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/validArray
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/tagArray
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10) -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(63) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(62) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(61) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(60) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(59) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(58) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(57) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(56) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(55) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(54) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(53) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(52) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(51) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(50) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(49) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(48) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(47) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(46) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(45) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(44) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(43) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(42) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(41) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(40) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(39) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(38) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(37) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(36) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(35) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(34) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(33) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(32) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(31) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(30) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(29) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(28) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(27) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(26) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(25) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(0) -radix hexadecimal}}} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(15) -radix hexadecimal}} -expand -subitemconfig {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(0) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10) {-height 16 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(63) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(62) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(61) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(60) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(59) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(58) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(57) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(56) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(55) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(54) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(53) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(52) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(51) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(50) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(49) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(48) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(47) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(46) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(45) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(44) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(43) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(42) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(41) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(40) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(39) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(38) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(37) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(36) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(35) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(34) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(33) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(32) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(31) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(30) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(29) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(28) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(27) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(26) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(25) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(0) -radix hexadecimal}}} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(63) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(62) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(61) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(60) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(59) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(58) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(57) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(56) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(55) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(54) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(53) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(52) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(51) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(50) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(49) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(48) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(47) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(46) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(45) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(44) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(43) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(42) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(41) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(40) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(39) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(38) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(37) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(36) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(35) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(34) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(33) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(32) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(31) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(30) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(29) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(28) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(27) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(26) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(25) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(24) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(23) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(22) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(21) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(20) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(19) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(18) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(17) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(16) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(15) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(10)(0) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray(15) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/setArray
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/nextSetArray
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/nReset
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/indexInteger
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(0) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(15) -radix hexadecimal}} -subitemconfig {/tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(0) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray(15) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/dirtyArray
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/WrEn
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/WordOffset
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/Valid
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/Tag
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/OutputWord
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/InputWordOffset
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/InputWord
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/Index
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/Hit
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/Dirty
add wave -noupdate -expand -group DCACHE_WAY1 -radix hexadecimal /tb_cpu/DUT/theCPU/dcacheBlock/DCACHERAM_WAY1/CLK
add wave -noupdate -divider -height 28 {Arbiter-ram signals}
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/arbiterRamSignal_wren
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/arbiterRamSignal_rden
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/arbiterRamSignal_q
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/arbiterRamSignal_memstate
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/arbiterRamSignal_latency_override
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/arbiterRamSignal_data
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/arbiterRamSignal_address
add wave -noupdate -divider {CPU Staller}
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/stallPC
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/stallMEMWB
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/stallIFID
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/stallIDEX
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/stallEXMEM
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/memState
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/iMemWait
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/hazardDetectionPCWriteEnable
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/hazardDetectionMEMWBWriteEnable
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/hazardDetectionIFIDWriteEnable
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/hazardDetectionIDEXWriteEnable
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/hazardDetectionEXMEMWriteEnable
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/dMemWait
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/arbiterPipelineMEMWBStall
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/arbiterPipelineIFIDStall
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/arbiterPipelineIDEXStall
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/arbiterPipelineEXMEMStall
add wave -noupdate -divider -height 28 {IF signals}
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/CLK
add wave -noupdate /tb_cpu/DUT/theCPU/memArbiter/state
add wave -noupdate /tb_cpu/DUT/theCPU/pcWEBlock/state
add wave -noupdate /tb_cpu/DUT/theCPU/memArbiter/memstate
add wave -noupdate /tb_cpu/DUT/theCPU/icacheBlock/iMemWait
add wave -noupdate /tb_cpu/DUT/theCPU/cpuStallerBlock/dMemWait
add wave -noupdate /tb_cpu/DUT/theCPU/IFSignal_pcWriteEnableControlEnable
add wave -noupdate /tb_cpu/DUT/theCPU/IFSignal_pcWriteEnable
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IFSignal_pcSrcMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IFSignal_nextPC
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IFSignal_jrFlagMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IFSignal_jjalOrResult
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IFSignal_jjalMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IFSignal_instruction
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IFSignal_iMemWait
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IFSignal_currProgramCounter
add wave -noupdate /tb_cpu/DUT/theCPU/IFIDWriteEnable
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/pipelineIFIDWriteEnable
add wave -noupdate -divider -height 28 {ID signals}
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/CLK
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_slt_u_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_sign_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_shamt_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_regWrite
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_regDst
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_pc_write_enable
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_nextPC
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_memWrite
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_memToReg
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_memRead
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_lw_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_lui_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_luiShifted
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_jumpAddr
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_jr_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_jal_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_j_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_instruction
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_imm16PCExtendedShiftedBy2
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_imm16PCExtended
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_halt_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_extOp
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_currProgramCounter
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_branchAddr
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_branch
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_bne_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_Data2
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_Data1
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_ALUSrc
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/IDSignal_ALUCtr
add wave -noupdate /tb_cpu/DUT/theCPU/IDEXWriteEnable
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/pipelineIDEXWriteEnable
add wave -noupdate -divider -height 28 {Hazard Detection Signals}
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/CLK
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionUnitBlock/pcWriteEnable
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionUnitBlock/disableControlSignals
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionUnitBlock/MEMWB_writeEnable
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionUnitBlock/IFID_writeEnable
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionUnitBlock/ID_Rt
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionUnitBlock/ID_Rs
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionUnitBlock/IDEX_writeEnable
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionUnitBlock/EX_memRead
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionUnitBlock/EX_Rt
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionUnitBlock/EXMEM_writeEnable
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetection_MEMWBWriteEnable
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetection_IFIDWriteEnable
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetection_IDEXWriteEnable
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetection_EXMEMWriteEnable
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionPCWriteEnable
add wave -noupdate /tb_cpu/DUT/theCPU/hazardDetectionMux21to21Enable
add wave -noupdate -divider -height 28 {EX signals}
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/CLK
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_zero_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_zeroFlagInverted
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_zeroAndInvertedZeroMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_slt_u_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_sign_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_shamt_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_shamtExtended
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_regWrite
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_regDstMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_regDst
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_pc_write_enable
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_nextPC
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_negative_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_memWrite
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_memToReg
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_memRead
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_lw_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_lui_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_luiShifted
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_jumpAddr
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_jr_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_jal_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_jalFlagMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_j_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_instruction
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_imm16_signEx
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_halt_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_extOp
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_branchAddr
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_branch
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_bne_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_ShamtFlagMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_InputAThreeToOneMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_InputBThreeToOneMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_Data1
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_Data2
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_ALUSrcMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_ALUSrc
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_ALURes
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/EXSignal_ALUCtr
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/pipelineEXMEMWriteEnable
add wave -noupdate -divider -height 28 {Forwarding Unit}
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/CLK
add wave -noupdate /tb_cpu/DUT/theCPU/forwardingUnitBlock/WB_registerBeingWrittenTo
add wave -noupdate /tb_cpu/DUT/theCPU/forwardingUnitBlock/WB_regWrite
add wave -noupdate /tb_cpu/DUT/theCPU/forwardingUnitBlock/MUXA_enable
add wave -noupdate /tb_cpu/DUT/theCPU/forwardingUnitBlock/MUXB_enable
add wave -noupdate /tb_cpu/DUT/theCPU/forwardingUnitBlock/MEM_registerBeingWrittenTo
add wave -noupdate /tb_cpu/DUT/theCPU/forwardingUnitBlock/MEM_regWrite
add wave -noupdate /tb_cpu/DUT/theCPU/forwardingUnitBlock/EX_Rt
add wave -noupdate /tb_cpu/DUT/theCPU/forwardingUnitBlock/EX_Rs
add wave -noupdate -divider -height 28 {MEM signals}
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/CLK
add wave -noupdate /tb_cpu/DUT/theCPU/memArbiter/state
add wave -noupdate /tb_cpu/DUT/theCPU/memArbiter/memstate
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_zeroFlagMuxed
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_slt_u_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_sign_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_shamt_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_regWrite
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_regDst
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_readData
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_pc_write_enable
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_nextPC
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_negativeFlag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_memWrite
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_memToReg
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_memRead
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_lw_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_lui_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_luiShifted
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_jumpAddr
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_jr_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_jal_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_jalFlagMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_j_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_instruction
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_halt_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_extOp
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_branchFlagZeroFlagAnded
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_branchAddr
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_branch
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_bne_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_Data1
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_Data2
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_ALUSrc
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_ALURes
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/MEMSignal_ALUCtr
add wave -noupdate /tb_cpu/DUT/theCPU/MEMWBWriteEnable
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/pipelineMEMWBWriteEnable
add wave -noupdate -divider -height 28 {WB Signals}
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/CLK
add wave -noupdate /tb_cpu/DUT/theCPU/memArbiter/memstate
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_sltuFlagMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_slt_u_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_sign_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_shamt_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_regWrite
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_regDst
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_readData
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_pc_write_enable
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_nextPC
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_negativeFlag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_memWrite
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_memToRegMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_memToReg
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_memRead
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_lw_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_lui_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_luiShifted
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_luiFlagMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_jr_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_jal_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_jalFlagRegisterWriteLocationOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_jalFlagMuxOutput
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_j_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_halt_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_extendedAluNegativeFlag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_extOp
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_branch
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_bne_flag
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_ALUSrc
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_ALURes
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/WBSignal_ALUCtr
add wave -noupdate -radix hexadecimal /tb_cpu/DUT/theCPU/CLK
add wave -noupdate -radix hexadecimal -childformat {{/tb_cpu/DUT/theCPU/registerFileBlock/reg(1) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(2) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(3) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(4) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(5) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(6) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(7) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(8) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(9) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(10) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(11) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(12) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(13) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(14) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(15) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(16) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(17) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(18) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(19) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(20) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(21) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(22) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(23) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(24) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(25) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(26) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(27) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(28) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(29) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(30) -radix hexadecimal} {/tb_cpu/DUT/theCPU/registerFileBlock/reg(31) -radix hexadecimal}} -expand -subitemconfig {/tb_cpu/DUT/theCPU/registerFileBlock/reg(1) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(2) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(3) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(4) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(5) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(6) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(7) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(8) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(9) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(10) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(11) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(12) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(13) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(14) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(15) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(16) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(17) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(18) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(19) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(20) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(21) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(22) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(23) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(24) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(25) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(26) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(27) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(28) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(29) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(30) {-height 16 -radix hexadecimal} /tb_cpu/DUT/theCPU/registerFileBlock/reg(31) {-height 16 -radix hexadecimal}} /tb_cpu/DUT/theCPU/registerFileBlock/reg
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 8} {0 ns} 0}
quietly wave cursor active 1
configure wave -namecolwidth 265
configure wave -valuecolwidth 141
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ns} {3950232 ns}
