// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_matmul_kernel_matmul,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=3015,HLS_SYN_LUT=3757,HLS_VERSION=2025_1}" *)

module kernel_matmul (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] i_vec;
wire   [63:0] i_mat;
wire   [63:0] o_vec;
wire   [31:0] vec_size;
wire   [31:0] col_size;
reg    gmem0_blk_n_AW;
wire    ap_CS_fsm_state4;
reg    gmem0_blk_n_W;
wire    ap_CS_fsm_state5;
reg    gmem0_blk_n_B;
wire    ap_CS_fsm_state10;
reg   [31:0] col_size_read_reg_380;
reg  signed [31:0] vec_size_read_reg_386;
reg   [63:0] o_vec_read_reg_391;
reg   [63:0] i_mat_read_reg_396;
reg   [63:0] i_vec_read_reg_401;
wire   [31:0] select_ln17_1_fu_230_p3;
reg   [31:0] select_ln17_1_reg_412;
wire  signed [61:0] vec_size_cast_fu_249_p1;
reg  signed [61:0] vec_size_cast_reg_418;
wire    ap_CS_fsm_state2;
wire  signed [63:0] sext_ln23_fu_290_p1;
reg  signed [63:0] sext_ln23_reg_423;
reg   [61:0] phi_mul_load_reg_428;
wire    ap_CS_fsm_state3;
reg   [63:0] gmem0_addr_reg_436;
reg   [9:0] vec_local_address0;
reg    vec_local_ce0;
reg    vec_local_we0;
wire   [31:0] vec_local_q0;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_start;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_done;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_idle;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_ready;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWID;
wire   [31:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWUSER;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WSTRB;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WID;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WUSER;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARID;
wire   [31:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARUSER;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_RREADY;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_BREADY;
wire   [9:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_address0;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_ce0;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_we0;
wire   [31:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_d0;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_start;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_done;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_idle;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_ready;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWVALID;
wire   [63:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWADDR;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWID;
wire   [31:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWLEN;
wire   [2:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWSIZE;
wire   [1:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWBURST;
wire   [1:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWLOCK;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWCACHE;
wire   [2:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWPROT;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWQOS;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWREGION;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWUSER;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WVALID;
wire   [31:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WDATA;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WSTRB;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WLAST;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WID;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WUSER;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARVALID;
wire   [63:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARADDR;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARID;
wire   [31:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARLEN;
wire   [2:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARSIZE;
wire   [1:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARBURST;
wire   [1:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARLOCK;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARCACHE;
wire   [2:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARPROT;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARQOS;
wire   [3:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARREGION;
wire   [0:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARUSER;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_RREADY;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_BREADY;
wire   [9:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_vec_local_address0;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_vec_local_ce0;
wire   [31:0] grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_sum_out;
wire    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_sum_out_ap_vld;
reg    gmem0_0_AWVALID;
wire    gmem0_0_AWREADY;
wire   [31:0] gmem0_0_AWLEN;
reg    gmem0_0_WVALID;
wire    gmem0_0_WREADY;
wire   [31:0] gmem0_0_WDATA;
reg    gmem0_0_ARVALID;
wire    gmem0_0_ARREADY;
wire    gmem0_0_RVALID;
reg    gmem0_0_RREADY;
wire   [31:0] gmem0_0_RDATA;
wire   [8:0] gmem0_0_RFIFONUM;
wire    gmem0_0_BVALID;
reg    gmem0_0_BREADY;
wire    gmem1_0_AWREADY;
wire    gmem1_0_WREADY;
reg    gmem1_0_ARVALID;
wire    gmem1_0_ARREADY;
wire    gmem1_0_RVALID;
reg    gmem1_0_RREADY;
wire   [31:0] gmem1_0_RDATA;
wire   [8:0] gmem1_0_RFIFONUM;
wire    gmem1_0_BVALID;
reg    grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_start_reg;
reg    grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_start_reg;
wire   [0:0] icmp_ln23_fu_306_p2;
wire  signed [63:0] sext_ln31_fu_338_p1;
reg   [61:0] phi_mul_fu_110;
wire   [61:0] add_ln23_1_fu_301_p2;
reg   [63:0] i_1_fu_114;
wire   [63:0] add_ln23_fu_311_p2;
wire  signed [31:0] empty_fu_198_p0;
wire  signed [31:0] xor_ln17_fu_204_p0;
wire   [0:0] empty_fu_198_p2;
wire   [31:0] xor_ln17_fu_204_p2;
wire   [31:0] select_ln17_fu_210_p3;
wire   [0:0] empty_23_fu_218_p2;
wire   [31:0] xor_ln17_1_fu_224_p2;
wire   [0:0] empty_24_fu_252_p2;
wire   [31:0] xor_ln23_fu_257_p2;
wire   [31:0] select_ln23_fu_262_p3;
wire   [0:0] empty_25_fu_270_p2;
wire   [31:0] xor_ln23_1_fu_276_p2;
wire   [31:0] select_ln23_1_fu_282_p3;
wire   [63:0] shl_ln31_fu_317_p2;
wire   [63:0] add_ln31_fu_323_p2;
wire   [61:0] trunc_ln2_fu_328_p4;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_start_reg = 1'b0;
#0 grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_start_reg = 1'b0;
#0 phi_mul_fu_110 = 62'd0;
#0 i_1_fu_114 = 64'd0;
end

kernel_matmul_vec_local_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
vec_local_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vec_local_address0),
    .ce0(vec_local_ce0),
    .we0(vec_local_we0),
    .d0(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_d0),
    .q0(vec_local_q0)
);

kernel_matmul_kernel_matmul_Pipeline_VITIS_LOOP_17_1 grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_start),
    .ap_done(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_done),
    .ap_idle(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_idle),
    .ap_ready(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .select_ln17_1(select_ln17_1_reg_412),
    .i_vec(i_vec_read_reg_401),
    .vec_local_address0(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_address0),
    .vec_local_ce0(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_ce0),
    .vec_local_we0(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_we0),
    .vec_local_d0(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_d0)
);

kernel_matmul_kernel_matmul_Pipeline_VITIS_LOOP_26_3 grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_start),
    .ap_done(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_done),
    .ap_idle(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_idle),
    .ap_ready(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_ready),
    .m_axi_gmem1_0_AWVALID(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(1'b0),
    .m_axi_gmem1_0_AWADDR(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(1'b0),
    .m_axi_gmem1_0_WDATA(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(gmem1_0_ARREADY),
    .m_axi_gmem1_0_ARADDR(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(gmem1_0_RVALID),
    .m_axi_gmem1_0_RREADY(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(gmem1_0_RDATA),
    .m_axi_gmem1_0_RLAST(1'b0),
    .m_axi_gmem1_0_RID(1'd0),
    .m_axi_gmem1_0_RFIFONUM(gmem1_0_RFIFONUM),
    .m_axi_gmem1_0_RUSER(1'd0),
    .m_axi_gmem1_0_RRESP(2'd0),
    .m_axi_gmem1_0_BVALID(1'b0),
    .m_axi_gmem1_0_BREADY(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(2'd0),
    .m_axi_gmem1_0_BID(1'd0),
    .m_axi_gmem1_0_BUSER(1'd0),
    .select_ln17_1(select_ln17_1_reg_412),
    .vec_local_address0(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_vec_local_address0),
    .vec_local_ce0(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_vec_local_ce0),
    .vec_local_q0(vec_local_q0),
    .phi_mul(phi_mul_load_reg_428),
    .i_mat(i_mat_read_reg_396),
    .sum_out(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_sum_out),
    .sum_out_ap_vld(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_sum_out_ap_vld)
);

kernel_matmul_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .i_vec(i_vec),
    .i_mat(i_mat),
    .o_vec(o_vec),
    .vec_size(vec_size),
    .col_size(col_size),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

kernel_matmul_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem0_0_ARVALID),
    .I_CH0_ARREADY(gmem0_0_ARREADY),
    .I_CH0_ARADDR(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARADDR),
    .I_CH0_ARLEN(grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARLEN),
    .I_CH0_RVALID(gmem0_0_RVALID),
    .I_CH0_RREADY(gmem0_0_RREADY),
    .I_CH0_RDATA(gmem0_0_RDATA),
    .I_CH0_RFIFONUM(gmem0_0_RFIFONUM),
    .I_CH0_AWVALID(gmem0_0_AWVALID),
    .I_CH0_AWREADY(gmem0_0_AWREADY),
    .I_CH0_AWADDR(gmem0_addr_reg_436),
    .I_CH0_AWLEN(gmem0_0_AWLEN),
    .I_CH0_WVALID(gmem0_0_WVALID),
    .I_CH0_WREADY(gmem0_0_WREADY),
    .I_CH0_WDATA(gmem0_0_WDATA),
    .I_CH0_WSTRB(4'd15),
    .I_CH0_BVALID(gmem0_0_BVALID),
    .I_CH0_BREADY(gmem0_0_BREADY)
);

kernel_matmul_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem1_0_ARVALID),
    .I_CH0_ARREADY(gmem1_0_ARREADY),
    .I_CH0_ARADDR(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARADDR),
    .I_CH0_ARLEN(grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARLEN),
    .I_CH0_RVALID(gmem1_0_RVALID),
    .I_CH0_RREADY(gmem1_0_RREADY),
    .I_CH0_RDATA(gmem1_0_RDATA),
    .I_CH0_RFIFONUM(gmem1_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem1_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem1_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem1_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_ready == 1'b1)) begin
            grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln23_fu_306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_ready == 1'b1)) begin
            grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_1_fu_114 <= 64'd0;
    end else if (((icmp_ln23_fu_306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_1_fu_114 <= add_ln23_fu_311_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_fu_110 <= 62'd0;
    end else if (((icmp_ln23_fu_306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_fu_110 <= add_ln23_1_fu_301_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        col_size_read_reg_380 <= col_size;
        i_mat_read_reg_396 <= i_mat;
        i_vec_read_reg_401 <= i_vec;
        o_vec_read_reg_391 <= o_vec;
        select_ln17_1_reg_412 <= select_ln17_1_fu_230_p3;
        vec_size_read_reg_386 <= vec_size;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem0_addr_reg_436 <= sext_ln31_fu_338_p1;
        phi_mul_load_reg_428 <= phi_mul_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sext_ln23_reg_423 <= sext_ln23_fu_290_p1;
        vec_size_cast_reg_418 <= vec_size_cast_fu_249_p1;
    end
end

always @ (*) begin
    if ((gmem0_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((gmem0_0_AWREADY == 1'b0) | (grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_done == 1'b0))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_0_WREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln23_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln23_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_0_ARVALID = grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_ARVALID;
    end else begin
        gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem0_0_AWREADY == 1'b0) | (grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        gmem0_0_AWVALID = 1'b1;
    end else begin
        gmem0_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem0_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        gmem0_0_BREADY = 1'b1;
    end else begin
        gmem0_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_0_RREADY = grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_m_axi_gmem0_0_RREADY;
    end else begin
        gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((gmem0_0_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        gmem0_0_WVALID = 1'b1;
    end else begin
        gmem0_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        gmem0_blk_n_W = m_axi_gmem0_WREADY;
    end else begin
        gmem0_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem1_0_ARVALID = grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_ARVALID;
    end else begin
        gmem1_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem1_0_RREADY = grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_m_axi_gmem1_0_RREADY;
    end else begin
        gmem1_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        vec_local_address0 = grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_vec_local_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        vec_local_address0 = grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_address0;
    end else begin
        vec_local_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        vec_local_ce0 = grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_vec_local_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        vec_local_ce0 = grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_ce0;
    end else begin
        vec_local_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        vec_local_we0 = grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_vec_local_we0;
    end else begin
        vec_local_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln23_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((gmem0_0_AWREADY == 1'b0) | (grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((gmem0_0_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((gmem0_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_1_fu_301_p2 = ($signed(phi_mul_fu_110) + $signed(vec_size_cast_reg_418));

assign add_ln23_fu_311_p2 = (i_1_fu_114 + 64'd1);

assign add_ln31_fu_323_p2 = (shl_ln31_fu_317_p2 + o_vec_read_reg_391);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_23_fu_218_p2 = ((select_ln17_fu_210_p3 > 32'd4294966527) ? 1'b1 : 1'b0);

assign empty_24_fu_252_p2 = (($signed(col_size_read_reg_380) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_25_fu_270_p2 = ((select_ln23_fu_262_p3 > 32'd4294965247) ? 1'b1 : 1'b0);

assign empty_fu_198_p0 = vec_size;

assign empty_fu_198_p2 = (($signed(empty_fu_198_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign gmem0_0_AWLEN = 64'd1;

assign gmem0_0_WDATA = grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_sum_out;

assign grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_start = grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_start_reg;

assign grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_start = grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_start_reg;

assign icmp_ln23_fu_306_p2 = ((i_1_fu_114 == sext_ln23_reg_423) ? 1'b1 : 1'b0);

assign select_ln17_1_fu_230_p3 = ((empty_23_fu_218_p2[0:0] == 1'b1) ? xor_ln17_1_fu_224_p2 : 32'd768);

assign select_ln17_fu_210_p3 = ((empty_fu_198_p2[0:0] == 1'b1) ? xor_ln17_fu_204_p2 : 32'd4294967295);

assign select_ln23_1_fu_282_p3 = ((empty_25_fu_270_p2[0:0] == 1'b1) ? xor_ln23_1_fu_276_p2 : 32'd2048);

assign select_ln23_fu_262_p3 = ((empty_24_fu_252_p2[0:0] == 1'b1) ? xor_ln23_fu_257_p2 : 32'd4294967295);

assign sext_ln23_fu_290_p1 = $signed(select_ln23_1_fu_282_p3);

assign sext_ln31_fu_338_p1 = $signed(trunc_ln2_fu_328_p4);

assign shl_ln31_fu_317_p2 = i_1_fu_114 << 64'd2;

assign trunc_ln2_fu_328_p4 = {{add_ln31_fu_323_p2[63:2]}};

assign vec_size_cast_fu_249_p1 = vec_size_read_reg_386;

assign xor_ln17_1_fu_224_p2 = (select_ln17_fu_210_p3 ^ 32'd4294967295);

assign xor_ln17_fu_204_p0 = vec_size;

assign xor_ln17_fu_204_p2 = (xor_ln17_fu_204_p0 ^ 32'd4294967295);

assign xor_ln23_1_fu_276_p2 = (select_ln23_fu_262_p3 ^ 32'd4294967295);

assign xor_ln23_fu_257_p2 = (col_size_read_reg_380 ^ 32'd4294967295);

endmodule //kernel_matmul
