// Seed: 1538882609
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input wand id_3
);
  tri0 id_5, id_6;
  assign id_5 = 1 !=? id_6;
endmodule
module module_1 #(
    parameter id_8 = 32'd93
) (
    input tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    input wor id_3,
    output tri id_4,
    input wand id_5,
    output tri1 id_6,
    input wor id_7,
    input wand _id_8,
    input wire id_9,
    output wor id_10,
    input uwire id_11,
    output tri id_12,
    output supply1 id_13,
    input tri1 id_14,
    output supply1 id_15,
    output wand id_16,
    input wor id_17
);
  logic [-1 : id_8] id_19;
  wire [1 : -1] id_20;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_5,
      id_9
  );
  assign modCall_1.id_0 = 0;
endmodule
