# AHB2APB-Bridge-Verification
Verify the correct translation of AHB (Advanced High-performance Bus) transactions to APB (Advanced Peripheral Bus) protocol signals and transactions.
Key Components

Full verification testbench
Multiple test scenarios

Coverage-driven verification

SystemVerilog/UVM methodology


Prerequisites

Verification Tools:

SystemVerilog simulator

UVM 1.2 or later

Coverage analysis tool



Getting Started

Clone the repository

Set up verification environment

Run test suites

Analyze coverage reports


Verification Scope

Full functional coverage

Supports various transaction types

Handles different bridge configurations


Test Scenarios

Basic read/write transactions

Burst transfers

Error condition testing

Performance validation
