{"vcs1":{"timestamp_begin":1739190841.473066549, "rt":0.24, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739190841.794490281, "rt":0.26, "ut":0.14, "st":0.10}}
{"link":{"timestamp_begin":1739190842.111021290, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739190841.242629989}
{"VCS_COMP_START_TIME": 1739190841.242629989}
{"VCS_COMP_END_TIME": 1739190842.333347632}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150360}}
