// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Sat Sep 16 16:15:12 2023
// Host        : DESKTOP-0QC1VIS running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_sim_netlist.v
// Design      : design_1_axi_vdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z035ffg676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_axi_vdma_0_0,axi_vdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vdma,Vivado 2021.1" *) 
(* NotValidForBitStream *)
module design_1_axi_vdma_0_0
   (s_axi_lite_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    s2mm_frame_ptr_out,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s2mm_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 142857132, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM_ACLK, ASSOCIATED_BUSIF M_AXI_S2MM, FREQ_HZ 142857132, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXIS_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM_ACLK, ASSOCIATED_BUSIF S_AXIS_S2MM, FREQ_HZ 142857132, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axis_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 142857132, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [8:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [8:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 S2MM_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]s2mm_frame_ptr_out;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 142857132, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 128, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [63:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [7:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [23:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [2:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER" *) input [0:0]s_axis_s2mm_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_introut;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_resetn;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire [0:0]\^s2mm_frame_ptr_out ;
  wire s2mm_introut;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aclk;
  wire [23:0]s_axis_s2mm_tdata;
  wire [2:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_mm2s_rready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_empty_UNCONNECTED;
  wire NLW_U0_mm2s_fsync_out_UNCONNECTED;
  wire NLW_U0_mm2s_introut_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmtr_update_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_almost_full_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_full_UNCONNECTED;
  wire NLW_U0_s2mm_fsync_out_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_prmtr_update_UNCONNECTED;
  wire [63:0]NLW_U0_axi_vdma_tstvec_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_mm2s_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_mm2s_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arsize_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:2]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;
  wire [5:0]NLW_U0_mm2s_frame_ptr_out_UNCONNECTED;
  wire [5:1]NLW_U0_s2mm_frame_ptr_out_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_rresp_UNCONNECTED;

  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1:0] = \^m_axi_s2mm_awsize [1:0];
  assign s2mm_frame_ptr_out[5] = \<const0> ;
  assign s2mm_frame_ptr_out[4] = \<const0> ;
  assign s2mm_frame_ptr_out[3] = \<const0> ;
  assign s2mm_frame_ptr_out[2] = \<const0> ;
  assign s2mm_frame_ptr_out[1] = \<const0> ;
  assign s2mm_frame_ptr_out[0] = \^s2mm_frame_ptr_out [0];
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_DYNAMIC_RESOLUTION = "1" *) 
  (* C_ENABLE_DEBUG_ALL = "0" *) 
  (* C_ENABLE_DEBUG_INFO_0 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_1 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_11 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_12 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_14 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_15 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_3 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_4 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_6 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_7 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_9 = "0" *) 
  (* C_ENABLE_VERT_FLIP = "0" *) 
  (* C_ENABLE_VIDPRMTR_READS = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FLUSH_ON_FSYNC = "1" *) 
  (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
  (* C_INCLUDE_MM2S = "0" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "0" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "1" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_vdma" *) 
  (* C_MM2S_GENLOCK_MODE = "0" *) 
  (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) 
  (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
  (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
  (* C_MM2S_MAX_BURST_LENGTH = "8" *) 
  (* C_MM2S_SOF_ENABLE = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "64" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_FSTORES = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
  (* C_S2MM_GENLOCK_MODE = "0" *) 
  (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
  (* C_S2MM_LINEBUFFER_DEPTH = "4096" *) 
  (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
  (* C_S2MM_MAX_BURST_LENGTH = "128" *) 
  (* C_S2MM_SOF_ENABLE = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "24" *) 
  (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_FSYNC = "1" *) 
  (* C_USE_MM2S_FSYNC = "0" *) 
  (* C_USE_S2MM_FSYNC = "2" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  (* iptype = "PERIPHERAL" *) 
  (* run_ngcbuild = "TRUE" *) 
  design_1_axi_vdma_0_0_axi_vdma U0
       (.axi_resetn(axi_resetn),
        .axi_vdma_tstvec(NLW_U0_axi_vdma_tstvec_UNCONNECTED[63:0]),
        .m_axi_mm2s_aclk(1'b0),
        .m_axi_mm2s_araddr(NLW_U0_m_axi_mm2s_araddr_UNCONNECTED[31:0]),
        .m_axi_mm2s_arburst(NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1:0]),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen(NLW_U0_m_axi_mm2s_arlen_UNCONNECTED[7:0]),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(1'b0),
        .m_axi_mm2s_arsize(NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[2:0]),
        .m_axi_mm2s_arvalid(NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED),
        .m_axi_mm2s_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_mm2s_rlast(1'b0),
        .m_axi_mm2s_rready(NLW_U0_m_axi_mm2s_rready_UNCONNECTED),
        .m_axi_mm2s_rresp({1'b0,1'b0}),
        .m_axi_mm2s_rvalid(1'b0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst({NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1],\^m_axi_s2mm_awburst }),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize({NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2],\^m_axi_s2mm_awsize }),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axis_mm2s_aclk(1'b0),
        .m_axis_mm2s_tdata(NLW_U0_m_axis_mm2s_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_tkeep(NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_tlast(NLW_U0_m_axis_mm2s_tlast_UNCONNECTED),
        .m_axis_mm2s_tready(1'b0),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[0]),
        .m_axis_mm2s_tvalid(NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED),
        .mm2s_buffer_almost_empty(NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED),
        .mm2s_buffer_empty(NLW_U0_mm2s_buffer_empty_UNCONNECTED),
        .mm2s_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .mm2s_frame_ptr_out(NLW_U0_mm2s_frame_ptr_out_UNCONNECTED[5:0]),
        .mm2s_fsync(1'b0),
        .mm2s_fsync_out(NLW_U0_mm2s_fsync_out_UNCONNECTED),
        .mm2s_introut(NLW_U0_mm2s_introut_UNCONNECTED),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .mm2s_prmtr_update(NLW_U0_mm2s_prmtr_update_UNCONNECTED),
        .s2mm_buffer_almost_full(NLW_U0_s2mm_buffer_almost_full_UNCONNECTED),
        .s2mm_buffer_full(NLW_U0_s2mm_buffer_full_UNCONNECTED),
        .s2mm_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s2mm_frame_ptr_out({NLW_U0_s2mm_frame_ptr_out_UNCONNECTED[5:1],\^s2mm_frame_ptr_out }),
        .s2mm_fsync(1'b0),
        .s2mm_fsync_out(NLW_U0_s2mm_fsync_out_UNCONNECTED),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmtr_update(NLW_U0_s2mm_prmtr_update_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr({1'b0,s_axi_lite_araddr[7:2],1'b0,1'b0}),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr({1'b0,s_axi_lite_awaddr[7:2],1'b0,1'b0}),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(NLW_U0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(NLW_U0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module design_1_axi_vdma_0_0_axi_datamover
   (out,
    sig_s_ready_dup3_reg,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    sig_rst2all_stop_request,
    undrflo_err0,
    Q,
    ovrflo_err0,
    E,
    sig_halt_cmplt_reg,
    s2mm_halt_cmplt,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    rd_en,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_bready,
    m_axi_s2mm_aclk,
    dout,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg,
    m_axi_mm2s_aclk,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    cmnd_wr,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    s2mm_dmacr,
    datamover_idle,
    m_axi_s2mm_awready,
    empty,
    m_axi_s2mm_wready,
    in,
    m_axi_s2mm_bresp,
    D,
    s_axis_s2mm_cmd_tvalid,
    m_axis_s2mm_sts_tready,
    m_axi_s2mm_bvalid);
  output out;
  output sig_s_ready_dup3_reg;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output sig_rst2all_stop_request;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output [0:0]E;
  output sig_halt_cmplt_reg;
  output s2mm_halt_cmplt;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output rd_en;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_bready;
  input m_axi_s2mm_aclk;
  input [36:0]dout;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg;
  input m_axi_mm2s_aclk;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input cmnd_wr;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [0:0]s2mm_dmacr;
  input datamover_idle;
  input m_axi_s2mm_awready;
  input empty;
  input m_axi_s2mm_wready;
  input [48:0]in;
  input [1:0]m_axi_s2mm_bresp;
  input [1:0]D;
  input s_axis_s2mm_cmd_tvalid;
  input m_axis_s2mm_sts_tready;
  input m_axi_s2mm_bvalid;

  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_0ffset_cntr ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_packer_full ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_set_packer_full6_out__1 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_data_fifo_full ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat7_out__0 ;
  wire \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1_n_0 ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_1_n_0 ;
  wire \GEN_INCLUDE_DRE.lsig_pushreg_full_i_1_n_0 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_burst_type_reg ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_error_reg ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_final_mux_has_tlast ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2 ;
  wire [8:8]\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pass_mux_bus[3]_12 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pipeline_halt__1 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg3 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_absorb2tlast ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_clr_absorb2tlast ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent1_out ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_rdy ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pull_new_offset__1 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty ;
  wire [28:28]\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_cmd_fifo_data_out ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2drc_cmd_ready ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tvalid ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_12 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_41 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_42 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_44 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_48 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_62 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_64 ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_i_1_n_0 ;
  wire \INCLUDE_PACKING.lsig_packer_full_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire \I_ADDR_CNTL/p_0_in ;
  wire [50:50]\I_ADDR_CNTL/sig_aq_fifo_data_out ;
  wire \I_CMD_STATUS/I_CMD_FIFO/sig_rd_empty ;
  wire \I_WR_DATA_CNTL/sig_first_dbeat1__0 ;
  wire \I_WR_DATA_CNTL/sig_new_len_eq_0__6 ;
  wire \I_WR_DATA_CNTL/sig_next_calc_error_reg ;
  wire \I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg ;
  wire \I_WR_DATA_CNTL/sig_set_push2wsc ;
  wire \I_WR_DATA_CNTL/sig_single_dbeat ;
  wire \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \I_WR_STATUS_CNTLR/p_0_in ;
  wire [5:5]\I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out ;
  wire \I_WR_STATUS_CNTLR/sig_halt_reg ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire dma_err;
  wire [36:0]dout;
  wire empty;
  wire [48:0]in;
  wire ld_btt_cntr_reg1_i_1_n_0;
  wire ld_btt_cntr_reg2_i_1_n_0;
  wire ld_btt_cntr_reg2_i_2_n_0;
  wire ld_btt_cntr_reg3_i_1_n_0;
  wire ld_btt_cntr_reg3_i_2_n_0;
  (* DONT_TOUCH *) wire m_axi_mm2s_aclk;
  (* DONT_TOUCH *) wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire ovrflo_err0;
  wire rd_en;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc2dm_calc_err;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_child_qual_burst_type_i_1_n_0;
  wire sig_child_qual_error_reg_i_1_n_0;
  wire sig_cmd_empty_i_1_n_0;
  wire sig_cmd_full_i_1_n_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_calc_err_i_1_n_0;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_cmd_cmplt_i_1_n_0;
  wire sig_data2wsc_valid;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_tvalid_i_i_1_n_0;
  wire sig_flush_db1_i_1_n_0;
  wire sig_flush_db2_i_1_n_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_i_1_n_0;
  wire sig_last_dbeat_i_1_n_0;
  wire sig_push_to_wsc_i_1_n_0;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_ready_dup3_reg;
  wire sig_sf_strt_addr_offset;
  wire sig_single_dbeat_i_1_n_0;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_tlast_out_i_1_n_0;
  wire sig_tlast_sent05_out;
  wire sig_wsc2data_ready;
  wire undrflo_err0;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(\I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out ),
        .O(\I_WR_STATUS_CNTLR/p_0_in ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1 
       (.I0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_41 ),
        .I1(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_64 ),
        .I2(sig_dre2ibtt_tlast),
        .I3(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty ),
        .O(\GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_1 
       (.I0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_cmd_fifo_data_out ),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd ),
        .I2(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pull_new_offset__1 ),
        .I3(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_42 ),
        .O(\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hAABABABA)) 
    \GEN_INCLUDE_DRE.lsig_pushreg_full_i_1 
       (.I0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd ),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty ),
        .I2(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_41 ),
        .I3(sig_dre2ibtt_tlast),
        .I4(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_64 ),
        .O(\GEN_INCLUDE_DRE.lsig_pushreg_full_i_1_n_0 ));
  design_1_axi_vdma_0_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast ),
        .E(E),
        .FIFO_Full_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_0 ),
        .\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg (\GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1_n_0 ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_42 ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_1_n_0 ),
        .\GEN_INCLUDE_DRE.lsig_pushreg_full_reg (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_41 ),
        .\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0 (\GEN_INCLUDE_DRE.lsig_pushreg_full_i_1_n_0 ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0 ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_44 ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_0 (\INCLUDE_PACKING.lsig_first_dbeat_i_1_n_0 ),
        .\INCLUDE_PACKING.lsig_packer_full_reg (\INCLUDE_PACKING.lsig_packer_full_i_1_n_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\I_CMD_STATUS/I_CMD_FIFO/sig_rd_empty ),
        .O414(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(datamover_idle),
        .dma_err(dma_err),
        .dout(dout),
        .empty(empty),
        .full(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_data_fifo_full ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_64 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat7_out__0 ),
        .in({sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .ld_btt_cntr_reg1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1 ),
        .ld_btt_cntr_reg1_reg(ld_btt_cntr_reg1_i_1_n_0),
        .ld_btt_cntr_reg2(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2 ),
        .ld_btt_cntr_reg2_reg(ld_btt_cntr_reg2_i_1_n_0),
        .ld_btt_cntr_reg3(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg3 ),
        .ld_btt_cntr_reg3_reg(ld_btt_cntr_reg3_i_1_n_0),
        .lsig_0ffset_cntr(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_0ffset_cntr ),
        .lsig_absorb2tlast(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_absorb2tlast ),
        .lsig_clr_absorb2tlast(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_clr_absorb2tlast ),
        .lsig_packer_full(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_packer_full ),
        .lsig_pull_new_offset__1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pull_new_offset__1 ),
        .lsig_pullreg_empty(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty ),
        .lsig_set_packer_full6_out__1(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_set_packer_full6_out__1 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(\I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out ),
        .ovrflo_err0(ovrflo_err0),
        .p_0_in(\I_WR_STATUS_CNTLR/p_0_in ),
        .p_0_in_0(\I_ADDR_CNTL/p_0_in ),
        .rd_en(rd_en),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .\sig_addr_posted_cntr_reg[2] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24 ),
        .sig_btt_is_zero(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero ),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_calc_error_reg_reg(sig_calc_error_reg_i_1_n_0),
        .sig_child_burst_type_reg(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_burst_type_reg ),
        .sig_child_error_reg(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_error_reg ),
        .sig_child_qual_burst_type(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type ),
        .sig_child_qual_burst_type_reg(sig_child_qual_burst_type_i_1_n_0),
        .sig_child_qual_error_reg(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg ),
        .sig_child_qual_error_reg_reg(sig_child_qual_error_reg_i_1_n_0),
        .sig_cmd_empty_reg(sig_cmd_empty_i_1_n_0),
        .sig_cmd_full(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full ),
        .sig_cmd_full_reg(sig_cmd_full_i_1_n_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd ),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_i_1_n_0),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_i_1_n_0),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_i_1_n_0),
        .sig_eop_sent1_out(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent1_out ),
        .sig_final_mux_has_tlast(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_final_mux_has_tlast ),
        .sig_first_dbeat1__0(\I_WR_DATA_CNTL/sig_first_dbeat1__0 ),
        .sig_flush_db1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1 ),
        .sig_flush_db1_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_62 ),
        .sig_flush_db1_reg_0(sig_flush_db1_i_1_n_0),
        .sig_flush_db2(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2 ),
        .sig_flush_db2_reg(sig_flush_db2_i_1_n_0),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_reg(\I_WR_STATUS_CNTLR/sig_halt_reg ),
        .sig_halt_reg_reg(sig_halt_reg_i_1_n_0),
        .sig_inhibit_rdy_n(\I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .\sig_input_addr_reg_reg[31] (in),
        .sig_input_reg_empty(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty ),
        .sig_last_dbeat_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_1_n_0),
        .sig_last_skid_mux_out(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out ),
        .sig_last_skid_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg ),
        .sig_ld_cmd(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd ),
        .\sig_mssa_index_reg_out_reg[1] (D),
        .sig_new_len_eq_0__6(\I_WR_DATA_CNTL/sig_new_len_eq_0__6 ),
        .sig_next_calc_error_reg(\I_WR_DATA_CNTL/sig_next_calc_error_reg ),
        .sig_next_cmd_cmplt_reg(\I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg ),
        .\sig_pass_mux_bus[3]_12 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pass_mux_bus[3]_12 ),
        .sig_pipeline_halt__1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pipeline_halt__1 ),
        .sig_psm_halt(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt ),
        .sig_push_to_wsc_reg(sig_push_to_wsc_i_1_n_0),
        .\sig_realign_strt_offset_reg_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_cmd_fifo_data_out ),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_dup4_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_12 ),
        .sig_s_ready_out_reg(out),
        .sig_scatter2drc_cmd_ready(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2drc_cmd_ready ),
        .sig_scatter2dre_tvalid(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tvalid ),
        .sig_set_push2wsc(\I_WR_DATA_CNTL/sig_set_push2wsc ),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .sig_single_dbeat(\I_WR_DATA_CNTL/sig_single_dbeat ),
        .sig_single_dbeat_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_48 ),
        .sig_single_dbeat_reg_0(sig_single_dbeat_i_1_n_0),
        .sig_sm_ld_dre_cmd(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd ),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .sig_tlast_out_reg(sig_tlast_out_i_1_n_0),
        .sig_tlast_sent05_out(sig_tlast_sent05_out),
        .sig_tstrb_fifo_rdy(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_rdy ),
        .sig_valid_fifo_ld12_out(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out ),
        .sig_wsc2data_ready(sig_wsc2data_ready),
        .sig_xfer_calc_err_reg_reg(\I_ADDR_CNTL/sig_aq_fifo_data_out ),
        .undrflo_err0(undrflo_err0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4F70)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1 
       (.I0(sig_sf_strt_addr_offset),
        .I1(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_44 ),
        .I2(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat7_out__0 ),
        .I3(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_0ffset_cntr ),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \INCLUDE_PACKING.lsig_first_dbeat_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat7_out__0 ),
        .I1(sig_dre2ibtt_tlast),
        .I2(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_44 ),
        .O(\INCLUDE_PACKING.lsig_first_dbeat_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \INCLUDE_PACKING.lsig_packer_full_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_set_packer_full6_out__1 ),
        .I1(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_packer_full ),
        .I2(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_data_fifo_full ),
        .O(\INCLUDE_PACKING.lsig_packer_full_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E0E0E0)) 
    ld_btt_cntr_reg1_i_1
       (.I0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1 ),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out ),
        .I4(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .I5(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent1_out ),
        .O(ld_btt_cntr_reg1_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000888)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2_i_2_n_0),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out ),
        .I3(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .I4(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent1_out ),
        .O(ld_btt_cntr_reg2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ld_btt_cntr_reg2_i_2
       (.I0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1 ),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_rdy ),
        .I2(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2 ),
        .O(ld_btt_cntr_reg2_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000888)) 
    ld_btt_cntr_reg3_i_1
       (.I0(ld_btt_cntr_reg3_i_2_n_0),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out ),
        .I3(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr ),
        .I4(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent1_out ),
        .O(ld_btt_cntr_reg3_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ld_btt_cntr_reg3_i_2
       (.I0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2 ),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_rdy ),
        .I2(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg3 ),
        .O(ld_btt_cntr_reg3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(\I_ADDR_CNTL/sig_aq_fifo_data_out ),
        .O(\I_ADDR_CNTL/p_0_in ));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    sig_calc_error_reg_i_1
       (.I0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero ),
        .I1(\I_CMD_STATUS/I_CMD_FIFO/sig_rd_empty ),
        .I2(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty ),
        .I3(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt ),
        .I4(sig_calc2dm_calc_err),
        .O(sig_calc_error_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_burst_type_i_1
       (.I0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_burst_type_reg ),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd ),
        .I2(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type ),
        .O(sig_child_qual_burst_type_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_error_reg_i_1
       (.I0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_error_reg ),
        .I1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd ),
        .I2(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg ),
        .O(sig_child_qual_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF2FFF2FFF2F)) 
    sig_cmd_empty_i_1
       (.I0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2drc_cmd_ready ),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_tlast_sent05_out),
        .I4(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_clr_absorb2tlast ),
        .I5(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_absorb2tlast ),
        .O(sig_cmd_empty_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000E000E000E0)) 
    sig_cmd_full_i_1
       (.I0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full ),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_tlast_sent05_out),
        .I4(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_clr_absorb2tlast ),
        .I5(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_absorb2tlast ),
        .O(sig_cmd_full_i_1_n_0));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    sig_data2wsc_calc_err_i_1
       (.I0(sig_data2wsc_calc_err),
        .I1(\I_WR_DATA_CNTL/sig_next_calc_error_reg ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_data2wsc_valid),
        .I4(sig_wsc2data_ready),
        .I5(\I_WR_DATA_CNTL/sig_set_push2wsc ),
        .O(sig_data2wsc_calc_err_i_1_n_0));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(sig_data2wsc_cmd_cmplt),
        .I1(\I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_data2wsc_valid),
        .I4(sig_wsc2data_ready),
        .I5(\I_WR_DATA_CNTL/sig_set_push2wsc ),
        .O(sig_data2wsc_cmd_cmplt_i_1_n_0));
  LUT6 #(
    .INIT(64'hFC00FC000000AA00)) 
    sig_dre_tvalid_i_i_1
       (.I0(sig_dre2ibtt_tvalid),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_final_mux_has_tlast ),
        .I2(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pass_mux_bus[3]_12 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_64 ),
        .I5(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_62 ),
        .O(sig_dre_tvalid_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hAA00AA000000EA00)) 
    sig_flush_db1_i_1
       (.I0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1 ),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tvalid ),
        .I2(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2 ),
        .I5(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pipeline_halt__1 ),
        .O(sig_flush_db1_i_1_n_0));
  LUT4 #(
    .INIT(16'hC008)) 
    sig_flush_db2_i_1
       (.I0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1 ),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2 ),
        .I3(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pipeline_halt__1 ),
        .O(sig_flush_db2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(\I_WR_STATUS_CNTLR/sig_halt_reg ),
        .O(sig_halt_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCAF0000CCA00000)) 
    sig_last_dbeat_i_1
       (.I0(\I_WR_DATA_CNTL/sig_first_dbeat1__0 ),
        .I1(\I_WR_DATA_CNTL/sig_new_len_eq_0__6 ),
        .I2(\I_WR_DATA_CNTL/sig_single_dbeat ),
        .I3(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24 ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47 ),
        .O(sig_last_dbeat_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1
       (.I0(dout[36]),
        .I1(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_12 ),
        .I2(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg ),
        .O(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out ));
  LUT5 #(
    .INIT(32'hAAAA8808)) 
    sig_push_to_wsc_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_data2wsc_valid),
        .I2(\I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .I3(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_0 ),
        .I4(\I_WR_DATA_CNTL/sig_set_push2wsc ),
        .O(sig_push_to_wsc_i_1_n_0));
  LUT5 #(
    .INIT(32'hA300A000)) 
    sig_single_dbeat_i_1
       (.I0(\I_WR_DATA_CNTL/sig_new_len_eq_0__6 ),
        .I1(\I_WR_DATA_CNTL/sig_single_dbeat ),
        .I2(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_48 ),
        .O(sig_single_dbeat_i_1_n_0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_tlast_out_i_1
       (.I0(sig_dre2ibtt_tlast),
        .I1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_final_mux_has_tlast ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_64 ),
        .I4(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_62 ),
        .O(sig_tlast_out_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module design_1_axi_vdma_0_0_axi_datamover_addr_cntl
   (out,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    sig_xfer_calc_err_reg_reg,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_clr_cmd2addr_valid4_out__0,
    sig_inhibit_rdy_n,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    p_0_in_0,
    sig_init_done_reg,
    sig_calc_error_reg_reg_0,
    m_axi_s2mm_awready,
    sig_addr_reg_empty_reg_0,
    sig_mstr2addr_cmd_valid,
    in);
  output out;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]sig_xfer_calc_err_reg_reg;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_clr_cmd2addr_valid4_out__0;
  output sig_inhibit_rdy_n;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input p_0_in_0;
  input sig_init_done_reg;
  input sig_calc_error_reg_reg_0;
  input m_axi_s2mm_awready;
  input sig_addr_reg_empty_reg_0;
  input sig_mstr2addr_cmd_valid;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire p_0_in_0;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg_0;
  wire sig_addr_reg_full;
  wire [47:4]sig_aq_fifo_data_out;
  wire sig_calc_error_reg_reg_0;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_stream_rst;
  wire [0:0]sig_xfer_calc_err_reg_reg;

  assign out = sig_posted_to_axi;
  design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized5 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sig_addr_reg_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_xfer_calc_err_reg_reg,sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45:4]}),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg_0),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_halt_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(p_0_in_0),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_xfer_calc_err_reg_reg),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(m_axi_s2mm_awready),
        .I1(sig_addr2wsc_calc_error),
        .I2(sig_addr_reg_full),
        .I3(sig_addr_reg_empty_reg_0),
        .O(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[40]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[41]),
        .Q(m_axi_s2mm_awlen[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[42]),
        .Q(m_axi_s2mm_awlen[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[43]),
        .Q(m_axi_s2mm_awlen[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_s2mm_awsize[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_s2mm_awsize[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module design_1_axi_vdma_0_0_axi_datamover_cmd_status
   (sig_init_done,
    sig_init_done_0,
    undrflo_err0,
    Q,
    ovrflo_err0,
    E,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    sig_wsc2mstr_halt_pipe,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_init_done_reg_0,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    cmnd_wr,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_wsc2stat_status_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    s_axis_s2mm_cmd_tvalid,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    \sig_input_addr_reg_reg[31] ,
    in);
  output sig_init_done;
  output sig_init_done_0;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output [0:0]E;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  output sig_wsc2mstr_halt_pipe;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input cmnd_wr;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_wsc2stat_status_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input s_axis_s2mm_cmd_tvalid;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [48:0]\sig_input_addr_reg_reg[31] ;
  input [19:0]in;

  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire [49:0]out;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2mstr_halt_pipe;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2mstr_halt_pipe(sig_wsc2mstr_halt_pipe),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  design_1_axi_vdma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.E(E),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .cmnd_wr(cmnd_wr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_0_axi_datamover_fifo
   (sig_init_done,
    E,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    cmnd_wr,
    s2mm_halt,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output sig_init_done;
  output [0:0]E;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input cmnd_wr;
  input s2mm_halt;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_stream_rst;

  design_1_axi_vdma_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.E(E),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0
   (sig_init_done_0,
    undrflo_err0,
    Q,
    ovrflo_err0,
    sig_inhibit_rdy_n_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_wsc2mstr_halt_pipe,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_wsc2stat_status_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output sig_init_done_0;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output sig_inhibit_rdy_n_reg_0;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output sig_wsc2mstr_halt_pipe;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_wsc2stat_status_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2mstr_halt_pipe;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  design_1_axi_vdma_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2mstr_halt_pipe(sig_wsc2mstr_halt_pipe),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1
   (sig_init_reg_reg_0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    sig_init_reg_reg_4,
    sig_init_reg_reg_5,
    m_axi_s2mm_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_input_cache_type_reg0,
    SR,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    in,
    out,
    \sig_addr_posted_cntr_reg[3] ,
    Q,
    sig_init_reg2,
    sig_init_done_reg_0,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_3,
    sig_init_done_2,
    m_axi_s2mm_bready_0,
    m_axi_s2mm_bvalid,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    m_axi_s2mm_bresp);
  output sig_init_reg_reg_0;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output sig_init_reg_reg_3;
  output sig_init_reg_reg_4;
  output sig_init_reg_reg_5;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output sig_input_cache_type_reg0;
  output [0:0]SR;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [1:0]in;
  input [0:0]out;
  input \sig_addr_posted_cntr_reg[3] ;
  input [3:0]Q;
  input sig_init_reg2;
  input sig_init_done_reg_0;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_3;
  input sig_init_done_2;
  input m_axi_s2mm_bready_0;
  input m_axi_s2mm_bvalid;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire \sig_addr_posted_cntr_reg[3] ;
  wire sig_csm_pop_child_cmd;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_i_1__6_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_reg2;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire sig_init_reg_reg_4;
  wire sig_init_reg_reg_5;
  wire sig_input_cache_type_reg0;
  wire sig_psm_pop_input_cmd;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  design_1_axi_vdma_0_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[3] (\sig_addr_posted_cntr_reg[3] ),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_child_error_reg_i_1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_csm_pop_child_cmd),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_4),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done),
        .O(sig_init_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_0),
        .O(sig_init_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_1),
        .O(sig_init_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__4
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_3),
        .O(sig_init_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_2),
        .O(sig_init_reg_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_4),
        .O(sig_init_done_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__6_n_0),
        .Q(sig_init_done_4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_input_addr_reg[31]_i_1 
       (.I0(sig_init_reg_reg_0),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    D,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_push_coelsc_reg,
    E,
    sig_inhibit_rdy_n_reg_0,
    sig_wsc2data_ready,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_data2wsc_valid,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 );
  output FIFO_Full_reg;
  output sig_init_done;
  output [2:0]D;
  output [18:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_push_coelsc_reg;
  output [0:0]E;
  output sig_inhibit_rdy_n_reg_0;
  output sig_wsc2data_ready;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_data2wsc_valid;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wsc2data_ready;

  design_1_axi_vdma_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (sig_inhibit_rdy_n_reg_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_push_coelsc_reg),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2data_ready(sig_wsc2data_ready));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3
   (FIFO_Full_reg,
    sig_init_reg2,
    Q,
    out,
    sig_inhibit_rdy_n_reg_0,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_reg,
    sig_cmdcntl_sm_state_ns111_out__1,
    sig_need_cmd_flush,
    sig_init_done_reg_0,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    lsig_cmd_fetch_pause,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ,
    sig_sm_pop_cmd_fifo_reg,
    in);
  output FIFO_Full_reg;
  output sig_init_reg2;
  output [0:0]Q;
  output [19:0]out;
  output sig_inhibit_rdy_n_reg_0;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_reg;
  input sig_cmdcntl_sm_state_ns111_out__1;
  input sig_need_cmd_flush;
  input sig_init_done_reg_0;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input lsig_cmd_fetch_pause;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ;
  input [2:0]sig_sm_pop_cmd_fifo_reg;
  input [21:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ;
  wire [0:0]Q;
  wire [21:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [19:0]out;
  wire sig_cmdcntl_sm_state_ns111_out__1;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_i_1__2_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [2:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;

  design_1_axi_vdma_0_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmdcntl_sm_state_ns111_out__1(sig_cmdcntl_sm_state_ns111_out__1),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__2_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized4
   (FIFO_Full_reg,
    SS,
    \INFERRED_GEN.cnt_i_reg[4] ,
    Q,
    sig_dre2scatter_tready,
    E,
    sig_strm_tready1_out,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    lsig_set_eop,
    \sig_strb_reg_out_reg[1] ,
    \storage_data_reg[8] ,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[2] ,
    sig_inhibit_rdy_n,
    \sig_strb_reg_out_reg[1]_0 ,
    \sig_strb_reg_out_reg[2]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_eop_sent_reg,
    sig_eop_halt_xfer,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    out,
    lsig_cmd_fetch_pause,
    sig_scatter2drc_eop,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    lsig_strm_eop_asserted8_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \sig_mssa_index_reg_out_reg[0] ,
    sig_gated_fifo_freeze_out__1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    slice_insert_valid,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 );
  output FIFO_Full_reg;
  output [0:0]SS;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]Q;
  output sig_dre2scatter_tready;
  output [0:0]E;
  output sig_strm_tready1_out;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output lsig_set_eop;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [8:0]\storage_data_reg[8] ;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[2] ;
  output sig_inhibit_rdy_n;
  output [0:0]\sig_strb_reg_out_reg[1]_0 ;
  output [0:0]\sig_strb_reg_out_reg[2]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_eop_sent_reg;
  input sig_eop_halt_xfer;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input out;
  input lsig_cmd_fetch_pause;
  input sig_scatter2drc_eop;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input lsig_strm_eop_asserted8_out;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input sig_gated_fifo_freeze_out__1;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input slice_insert_valid;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_eop;
  wire lsig_strm_eop_asserted8_out;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_dre2scatter_tready;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_gated_fifo_freeze_out__1;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_eop;
  wire sig_sm_pop_cmd_fifo;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[1]_0 ;
  wire [0:0]\sig_strb_reg_out_reg[2] ;
  wire [0:0]\sig_strb_reg_out_reg[2]_0 ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire sig_stream_rst;
  wire sig_strm_tready1_out;
  wire slice_insert_valid;
  wire [8:0]\storage_data_reg[8] ;

  design_1_axi_vdma_0_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (sig_dre2scatter_tready),
        .Q(Q),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_eop(lsig_set_eop),
        .lsig_strm_eop_asserted8_out(lsig_strm_eop_asserted8_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(SS),
        .sig_gated_fifo_freeze_out__1(sig_gated_fifo_freeze_out__1),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_eop(sig_scatter2drc_eop),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[1]_0 (\sig_strb_reg_out_reg[1]_0 ),
        .\sig_strb_reg_out_reg[2] (\sig_strb_reg_out_reg[2] ),
        .\sig_strb_reg_out_reg[2]_0 (\sig_strb_reg_out_reg[2]_0 ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .sig_strm_tready1_out(sig_strm_tready1_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SS));
  LUT5 #(
    .INIT(32'h00080000)) 
    sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done),
        .I3(sig_eop_sent_reg),
        .I4(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg),
        .Q(sig_init_reg),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized5
   (FIFO_Full_reg,
    sig_init_done,
    sig_halt_reg_reg,
    sig_clr_cmd2addr_valid4_out__0,
    sig_inhibit_rdy_n_reg_0,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_calc_error_reg_reg,
    FIFO_Full_reg_0,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_halt_reg_reg;
  output sig_clr_cmd2addr_valid4_out__0;
  output sig_inhibit_rdy_n_reg_0;
  output [43:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_calc_error_reg_reg;
  input FIFO_Full_reg_0;
  input sig_mstr2addr_cmd_valid;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [43:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  design_1_axi_vdma_0_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized6
   (FIFO_Full_reg,
    sig_init_done,
    \sig_addr_posted_cntr_reg[2] ,
    sig_good_mmap_dbeat10_out__0,
    D,
    out,
    sig_next_calc_error_reg_reg,
    E,
    sig_first_dbeat_reg,
    sig_new_len_eq_0__6,
    \sig_dbeat_cntr_reg[6] ,
    sig_inhibit_rdy_n_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_clr_cmd2data_valid5_out__0,
    sig_dqual_reg_full_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_addr_posted_cntr,
    sig_wsc2mstr_halt_pipe,
    sig_next_calc_error_reg_reg_0,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg_reg_1,
    sig_next_sequential_reg,
    sig_data2skid_wlast,
    sig_dqual_reg_full,
    sig_first_dbeat_reg_0,
    sig_dbeat_cntr_eq_0__2,
    sig_first_dbeat_reg_1,
    sig_single_dbeat,
    Q,
    \sig_dbeat_cntr_reg[6]_0 ,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_mstr2data_cmd_valid,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[0]_0 ,
    sig_addr_chan_rdy0,
    \sig_dbeat_cntr_reg[0]_1 ,
    sig_halt_reg_dly3,
    sig_last_mmap_dbeat_reg,
    sig_next_calc_error_reg_reg_2);
  output FIFO_Full_reg;
  output sig_init_done;
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_good_mmap_dbeat10_out__0;
  output [0:0]D;
  output [5:0]out;
  output sig_next_calc_error_reg_reg;
  output [0:0]E;
  output sig_first_dbeat_reg;
  output sig_new_len_eq_0__6;
  output [7:0]\sig_dbeat_cntr_reg[6] ;
  output sig_inhibit_rdy_n_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_clr_cmd2data_valid5_out__0;
  output sig_dqual_reg_full_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input [2:0]sig_addr_posted_cntr;
  input sig_wsc2mstr_halt_pipe;
  input sig_next_calc_error_reg_reg_0;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg_reg_1;
  input sig_next_sequential_reg;
  input sig_data2skid_wlast;
  input sig_dqual_reg_full;
  input sig_first_dbeat_reg_0;
  input sig_dbeat_cntr_eq_0__2;
  input sig_first_dbeat_reg_1;
  input sig_single_dbeat;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6]_0 ;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_mstr2data_cmd_valid;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input sig_addr_chan_rdy0;
  input \sig_dbeat_cntr_reg[0]_1 ;
  input sig_halt_reg_dly3;
  input sig_last_mmap_dbeat_reg;
  input [13:0]sig_next_calc_error_reg_reg_2;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire sig_addr_chan_rdy0;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0__2;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire \sig_dbeat_cntr_reg[0]_1 ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[6]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_good_mmap_dbeat10_out__0;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_new_len_eq_0__6;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_calc_error_reg_reg_1;
  wire [13:0]sig_next_calc_error_reg_reg_2;
  wire sig_next_sequential_reg;
  wire sig_single_dbeat;
  wire sig_stream_rst;
  wire sig_wsc2mstr_halt_pipe;

  design_1_axi_vdma_0_0_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_addr_chan_rdy0(sig_addr_chan_rdy0),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0__2(sig_dbeat_cntr_eq_0__2),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[0]_0 (\sig_dbeat_cntr_reg[0]_0 ),
        .\sig_dbeat_cntr_reg[0]_1 (\sig_dbeat_cntr_reg[0]_1 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[6]_0 (\sig_dbeat_cntr_reg[6]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(sig_good_mmap_dbeat10_out__0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_new_len_eq_0__6(sig_new_len_eq_0__6),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_1),
        .sig_next_calc_error_reg_reg_2(sig_next_calc_error_reg_reg_2),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2mstr_halt_pipe(sig_wsc2mstr_halt_pipe));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_ibttcc" *) 
module design_1_axi_vdma_0_0_axi_datamover_ibttcc
   (sig_child_error_reg,
    sig_calc_error_reg_reg_0,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd_reg_0,
    sig_mstr2dre_cmd_valid,
    sig_psm_halt_reg_0,
    sig_input_reg_empty_reg_0,
    sig_child_burst_type_reg,
    in,
    sig_child_qual_burst_type_reg_0,
    sig_xfer_cmd_cmplt_reg_reg_0,
    sig_child_qual_error_reg,
    \sig_realign_strt_offset_reg_reg[0]_0 ,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_child_qual_first_of_2,
    \sig_child_addr_cntr_lsh_reg[2]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    rd_en,
    \sig_child_addr_reg_reg[11]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ,
    sig_btt_is_zero,
    sig_init_reg,
    m_axi_s2mm_aclk,
    SR,
    sig_input_cache_type_reg0,
    out,
    sig_xfer_cmd_cmplt_reg0,
    sig_xfer_is_seq_reg_reg_0,
    sig_calc_error_reg_reg_1,
    sig_child_qual_burst_type_reg_1,
    sig_child_qual_error_reg_reg_0,
    O,
    \sig_child_addr_cntr_lsh_reg[7]_0 ,
    \sig_child_addr_cntr_lsh_reg[11]_0 ,
    dout,
    \sig_xfer_len_reg_reg[2]_0 ,
    empty,
    sig_clr_cmd2addr_valid4_out__0,
    sig_clr_cmd2data_valid5_out__0,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_0,
    Q,
    \sig_realign_strt_offset_reg_reg[0]_1 ,
    sig_inhibit_rdy_n_1,
    sig_last_xfer_valid,
    \sig_child_addr_cntr_lsh_reg[15]_0 ,
    D);
  output sig_child_error_reg;
  output sig_calc_error_reg_reg_0;
  output sig_psm_pop_input_cmd;
  output sig_csm_pop_child_cmd_reg_0;
  output sig_mstr2dre_cmd_valid;
  output sig_psm_halt_reg_0;
  output sig_input_reg_empty_reg_0;
  output sig_child_burst_type_reg;
  output [41:0]in;
  output sig_child_qual_burst_type_reg_0;
  output [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  output sig_child_qual_error_reg;
  output [21:0]\sig_realign_strt_offset_reg_reg[0]_0 ;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_child_qual_first_of_2;
  output [2:0]\sig_child_addr_cntr_lsh_reg[2]_0 ;
  output [4:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output rd_en;
  output [3:0]\sig_child_addr_reg_reg[11]_0 ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  output sig_btt_is_zero;
  input sig_init_reg;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_input_cache_type_reg0;
  input [49:0]out;
  input sig_xfer_cmd_cmplt_reg0;
  input sig_xfer_is_seq_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input sig_child_qual_burst_type_reg_1;
  input sig_child_qual_error_reg_reg_0;
  input [3:0]O;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  input [12:0]dout;
  input [2:0]\sig_xfer_len_reg_reg[2]_0 ;
  input empty;
  input sig_clr_cmd2addr_valid4_out__0;
  input sig_clr_cmd2data_valid5_out__0;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_0;
  input [0:0]Q;
  input \sig_realign_strt_offset_reg_reg[0]_1 ;
  input sig_inhibit_rdy_n_1;
  input sig_last_xfer_valid;
  input [0:0]\sig_child_addr_cntr_lsh_reg[15]_0 ;
  input [0:0]D;

  wire [0:0]D;
  wire \FSM_onehot_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_2_n_0 ;
  wire \FSM_onehot_sig_csm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[2] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[4] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[5] ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_2_n_0 ;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [15:0]data;
  wire [12:0]dout;
  wire empty;
  wire [4:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire p_1_in;
  wire rd_en;
  wire [5:0]sig_adjusted_addr_incr;
  wire \sig_btt_cntr[11]_i_2_n_0 ;
  wire \sig_btt_cntr[11]_i_3_n_0 ;
  wire \sig_btt_cntr[11]_i_4_n_0 ;
  wire \sig_btt_cntr[11]_i_5_n_0 ;
  wire \sig_btt_cntr[11]_i_6_n_0 ;
  wire \sig_btt_cntr[11]_i_7_n_0 ;
  wire \sig_btt_cntr[11]_i_8_n_0 ;
  wire \sig_btt_cntr[11]_i_9_n_0 ;
  wire \sig_btt_cntr[15]_i_1_n_0 ;
  wire \sig_btt_cntr[15]_i_3_n_0 ;
  wire \sig_btt_cntr[15]_i_4_n_0 ;
  wire \sig_btt_cntr[15]_i_5_n_0 ;
  wire \sig_btt_cntr[15]_i_6_n_0 ;
  wire \sig_btt_cntr[15]_i_7_n_0 ;
  wire \sig_btt_cntr[15]_i_8_n_0 ;
  wire \sig_btt_cntr[15]_i_9_n_0 ;
  wire \sig_btt_cntr[3]_i_10_n_0 ;
  wire \sig_btt_cntr[3]_i_2_n_0 ;
  wire \sig_btt_cntr[3]_i_3_n_0 ;
  wire \sig_btt_cntr[3]_i_4_n_0 ;
  wire \sig_btt_cntr[3]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_6_n_0 ;
  wire \sig_btt_cntr[3]_i_7_n_0 ;
  wire \sig_btt_cntr[3]_i_8_n_0 ;
  wire \sig_btt_cntr[3]_i_9_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_1 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_2 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_3 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_4 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_5 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_6 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_7 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire sig_btt_eq_b2mbaa2;
  wire sig_btt_eq_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_eq_b2mbaa2_carry_n_1;
  wire sig_btt_eq_b2mbaa2_carry_n_2;
  wire sig_btt_eq_b2mbaa2_carry_n_3;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa2;
  wire sig_btt_lt_b2mbaa2_carry__0_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry__0_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry__0_i_3_n_0;
  wire sig_btt_lt_b2mbaa2_carry__0_i_4_n_0;
  wire sig_btt_lt_b2mbaa2_carry__0_n_3;
  wire sig_btt_lt_b2mbaa2_carry_i_10_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_9_n_0;
  wire sig_btt_lt_b2mbaa2_carry_n_0;
  wire sig_btt_lt_b2mbaa2_carry_n_1;
  wire sig_btt_lt_b2mbaa2_carry_n_2;
  wire sig_btt_lt_b2mbaa2_carry_n_3;
  wire [10:0]sig_btt_residue_slice;
  wire [4:0]sig_btt_upper_slice;
  wire sig_byte_change_minus1_carry__0_n_0;
  wire sig_byte_change_minus1_carry__0_n_1;
  wire sig_byte_change_minus1_carry__0_n_2;
  wire sig_byte_change_minus1_carry__0_n_3;
  wire sig_byte_change_minus1_carry__1_n_2;
  wire sig_byte_change_minus1_carry__1_n_3;
  wire sig_byte_change_minus1_carry_n_0;
  wire sig_byte_change_minus1_carry_n_1;
  wire sig_byte_change_minus1_carry_n_2;
  wire sig_byte_change_minus1_carry_n_3;
  wire [10:10]sig_bytes_to_mbaa;
  wire [9:0]sig_bytes_to_mbaa__10;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire \sig_child_addr_cntr_lsh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_5_n_0 ;
  wire [14:3]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ;
  wire [0:0]\sig_child_addr_cntr_lsh_reg[15]_0 ;
  wire [2:0]\sig_child_addr_cntr_lsh_reg[2]_0 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_7_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_11_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_12_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_13_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_14_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_15_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_16_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_7_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_3;
  wire [3:0]\sig_child_addr_reg_reg[11]_0 ;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type_reg_0;
  wire sig_child_qual_burst_type_reg_1;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_reg_0;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_child_cmd_reg_0;
  wire sig_csm_pop_sf_fifo_ns;
  wire [1:0]sig_dre_dest_align;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty_reg_0;
  wire sig_last_xfer_valid;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2dre_cmd_valid;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire sig_pcc2sf_xfer_ready;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt_ns;
  wire sig_psm_halt_reg_0;
  wire sig_psm_ld_calc1;
  wire sig_psm_ld_calc1_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_ns;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_i_2_n_0;
  wire sig_psm_pop_input_cmd_ns;
  wire [2:0]sig_psm_state;
  wire [2:0]sig_psm_state_ns;
  wire sig_psm_state_ns2__0;
  wire sig_push_input_reg13_out;
  wire sig_realign_btt_cntr_decr1__0;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_eof_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_strt_offset;
  wire [21:0]\sig_realign_strt_offset_reg_reg[0]_0 ;
  wire \sig_realign_strt_offset_reg_reg[0]_1 ;
  wire sig_realign_tag_reg0;
  wire [15:0]sig_realigner_btt;
  wire sig_realigner_btt1__0;
  wire [15:0]sig_realigner_btt2;
  wire \sig_realigner_btt2[15]_i_1_n_0 ;
  wire \sig_realigner_btt2[15]_i_5_n_0 ;
  wire \sig_realigner_btt2[1]_i_2_n_0 ;
  wire \sig_realigner_btt2[1]_i_3_n_0 ;
  wire \sig_realigner_btt2[5]_i_3_n_0 ;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  wire sig_xfer_is_seq_reg_reg_0;
  wire \sig_xfer_len_reg[0]_i_1_n_0 ;
  wire \sig_xfer_len_reg[1]_i_1_n_0 ;
  wire \sig_xfer_len_reg[2]_i_1_n_0 ;
  wire \sig_xfer_len_reg[3]_i_1_n_0 ;
  wire \sig_xfer_len_reg[4]_i_1_n_0 ;
  wire \sig_xfer_len_reg[5]_i_1_n_0 ;
  wire \sig_xfer_len_reg[6]_i_1_n_0 ;
  wire [2:0]\sig_xfer_len_reg_reg[2]_0 ;
  wire [3:3]\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:2]NLW_sig_btt_lt_b2mbaa2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sig_byte_change_minus1_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sig_byte_change_minus1_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .I1(sig_pcc2sf_xfer_ready),
        .I2(sig_last_xfer_valid),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I4(sig_child_cmd_reg_full),
        .O(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8080808080)) 
    \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_child_error_reg),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_mstr2data_cmd_valid),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888F888)) 
    \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(empty),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I3(sig_child_cmd_reg_full),
        .I4(sig_child_error_reg),
        .I5(\FSM_onehot_sig_csm_state[4]_i_2_n_0 ),
        .O(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h2A22)) 
    \FSM_onehot_sig_csm_state[4]_i_2 
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(dout[11]),
        .I2(dout[12]),
        .I3(sig_child_qual_first_of_2),
        .O(\FSM_onehot_sig_csm_state[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hFFF44444)) 
    \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(empty),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_mstr2data_cmd_valid),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hEA45EF45)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .I4(sig_push_input_reg13_out),
        .O(sig_psm_state_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_psm_state[0]),
        .I3(sig_realign_reg_empty),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h0000F858)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_psm_state[0]),
        .I1(sig_push_input_reg13_out),
        .I2(sig_psm_state[1]),
        .I3(sig_child_cmd_reg_full),
        .I4(sig_psm_state[2]),
        .O(\FSM_sequential_sig_psm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h7F70)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(sig_psm_state[0]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[2]),
        .I3(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .O(sig_psm_state_ns[2]));
  LUT6 #(
    .INIT(64'h0000AA0200000000)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state_ns2__0),
        .I2(sig_skip_align2mbaa_s_h),
        .I3(sig_calc_error_reg_reg_0),
        .I4(sig_child_cmd_reg_full),
        .I5(sig_psm_state[0]),
        .O(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[0]),
        .Q(sig_psm_state[0]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_psm_state[1]_i_1_n_0 ),
        .Q(sig_psm_state[1]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[2]),
        .Q(sig_psm_state[2]),
        .R(sig_init_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sig_input_addr_reg1[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(sig_input_addr_reg1[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(sig_input_addr_reg1[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(sig_input_addr_reg1[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(sig_input_addr_reg1[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(sig_input_addr_reg1[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(sig_input_addr_reg1[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(sig_input_addr_reg1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(sig_input_addr_reg1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(sig_input_addr_reg1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(sig_input_addr_reg1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(sig_input_addr_reg1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sig_input_addr_reg1[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(sig_input_addr_reg1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(sig_input_addr_reg1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(sig_input_addr_reg1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(sig_input_addr_reg1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(sig_input_addr_reg1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(sig_input_addr_reg1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(sig_input_addr_reg1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(sig_input_addr_reg1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(sig_input_addr_reg1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(sig_input_addr_reg1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(sig_input_addr_reg1[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(sig_input_addr_reg1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(sig_input_addr_reg1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(sig_input_addr_reg1[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(sig_input_addr_reg1[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(sig_input_addr_reg1[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(sig_input_addr_reg1[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(sig_input_addr_reg1[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(sig_input_addr_reg1[22]));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_2 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_3 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_4 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_5 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_6 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(out[11]),
        .O(\sig_btt_cntr[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_7 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_btt_residue_slice[10]),
        .I2(sig_push_input_reg13_out),
        .I3(out[10]),
        .O(\sig_btt_cntr[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_8 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_btt_residue_slice[9]),
        .I2(sig_push_input_reg13_out),
        .I3(out[9]),
        .O(\sig_btt_cntr[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_9 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_btt_residue_slice[8]),
        .I2(sig_push_input_reg13_out),
        .I3(out[8]),
        .O(\sig_btt_cntr[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \sig_btt_cntr[15]_i_1 
       (.I0(sig_calc_error_reg_reg_0),
        .I1(Q),
        .I2(sig_input_reg_empty_reg_0),
        .I3(sig_psm_halt_reg_0),
        .I4(sig_psm_ld_realigner_reg),
        .O(\sig_btt_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_3 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_4 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_5 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_6 
       (.I0(sig_realigner_btt2[15]),
        .I1(sig_btt_upper_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(out[15]),
        .O(\sig_btt_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_7 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_btt_upper_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(out[14]),
        .O(\sig_btt_cntr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_8 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_btt_upper_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(out[13]),
        .O(\sig_btt_cntr[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_9 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(out[12]),
        .O(\sig_btt_cntr[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_10 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_btt_residue_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(out[0]),
        .O(\sig_btt_cntr[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sig_btt_cntr[3]_i_2 
       (.I0(sig_calc_error_reg_reg_0),
        .I1(Q),
        .I2(sig_input_reg_empty_reg_0),
        .I3(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_3 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_4 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_5 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_6 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_7 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(out[3]),
        .O(\sig_btt_cntr[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_8 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(out[2]),
        .O(\sig_btt_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_9 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(out[1]),
        .O(\sig_btt_cntr[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_calc_error_reg_reg_0),
        .I2(Q),
        .I3(sig_input_reg_empty_reg_0),
        .I4(sig_psm_halt_reg_0),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_push_input_reg13_out),
        .I3(out[7]),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_btt_residue_slice[6]),
        .I2(sig_push_input_reg13_out),
        .I3(out[6]),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_push_input_reg13_out),
        .I3(out[5]),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(out[4]),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[0]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[11]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[11]_i_1_n_0 ,\sig_btt_cntr_reg[11]_i_1_n_1 ,\sig_btt_cntr_reg[11]_i_1_n_2 ,\sig_btt_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[11]_i_2_n_0 ,\sig_btt_cntr[11]_i_3_n_0 ,\sig_btt_cntr[11]_i_4_n_0 ,\sig_btt_cntr[11]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[11]_i_1_n_4 ,\sig_btt_cntr_reg[11]_i_1_n_5 ,\sig_btt_cntr_reg[11]_i_1_n_6 ,\sig_btt_cntr_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr[11]_i_6_n_0 ,\sig_btt_cntr[11]_i_7_n_0 ,\sig_btt_cntr[11]_i_8_n_0 ,\sig_btt_cntr[11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_7 ),
        .Q(sig_btt_upper_slice[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_6 ),
        .Q(sig_btt_upper_slice[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_5 ),
        .Q(sig_btt_upper_slice[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_4 ),
        .Q(sig_btt_upper_slice[4]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[15]_i_2 
       (.CI(\sig_btt_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED [3],\sig_btt_cntr_reg[15]_i_2_n_1 ,\sig_btt_cntr_reg[15]_i_2_n_2 ,\sig_btt_cntr_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr[15]_i_3_n_0 ,\sig_btt_cntr[15]_i_4_n_0 ,\sig_btt_cntr[15]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[15]_i_2_n_4 ,\sig_btt_cntr_reg[15]_i_2_n_5 ,\sig_btt_cntr_reg[15]_i_2_n_6 ,\sig_btt_cntr_reg[15]_i_2_n_7 }),
        .S({\sig_btt_cntr[15]_i_6_n_0 ,\sig_btt_cntr[15]_i_7_n_0 ,\sig_btt_cntr[15]_i_8_n_0 ,\sig_btt_cntr[15]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_reg[3]_i_1_n_0 ,\sig_btt_cntr_reg[3]_i_1_n_1 ,\sig_btt_cntr_reg[3]_i_1_n_2 ,\sig_btt_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr[3]_i_2_n_0 ),
        .DI({\sig_btt_cntr[3]_i_3_n_0 ,\sig_btt_cntr[3]_i_4_n_0 ,\sig_btt_cntr[3]_i_5_n_0 ,\sig_btt_cntr[3]_i_6_n_0 }),
        .O({\sig_btt_cntr_reg[3]_i_1_n_4 ,\sig_btt_cntr_reg[3]_i_1_n_5 ,\sig_btt_cntr_reg[3]_i_1_n_6 ,\sig_btt_cntr_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr[3]_i_7_n_0 ,\sig_btt_cntr[3]_i_8_n_0 ,\sig_btt_cntr[3]_i_9_n_0 ,\sig_btt_cntr[3]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[7]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\sig_btt_cntr_reg[7]_i_1_n_1 ,\sig_btt_cntr_reg[7]_i_1_n_2 ,\sig_btt_cntr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[7]_i_2_n_0 ,\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[9]),
        .R(sig_init_reg));
  CARRY4 sig_btt_eq_b2mbaa2_carry
       (.CI(1'b0),
        .CO({sig_btt_eq_b2mbaa2,sig_btt_eq_b2mbaa2_carry_n_1,sig_btt_eq_b2mbaa2_carry_n_2,sig_btt_eq_b2mbaa2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_eq_b2mbaa2_carry_i_1_n_0,sig_btt_eq_b2mbaa2_carry_i_2_n_0,sig_btt_eq_b2mbaa2_carry_i_3_n_0,sig_btt_eq_b2mbaa2_carry_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_eq_b2mbaa2_carry_i_1
       (.I0(sig_btt_residue_slice[9]),
        .I1(sig_bytes_to_mbaa__10[9]),
        .I2(sig_btt_residue_slice[10]),
        .I3(sig_bytes_to_mbaa),
        .O(sig_btt_eq_b2mbaa2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_btt_eq_b2mbaa2_carry_i_2
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_bytes_to_mbaa__10[6]),
        .I2(sig_bytes_to_mbaa__10[8]),
        .I3(sig_btt_residue_slice[8]),
        .I4(sig_bytes_to_mbaa__10[7]),
        .I5(sig_btt_residue_slice[7]),
        .O(sig_btt_eq_b2mbaa2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_btt_eq_b2mbaa2_carry_i_3
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_bytes_to_mbaa__10[3]),
        .I2(sig_bytes_to_mbaa__10[5]),
        .I3(sig_btt_residue_slice[5]),
        .I4(sig_bytes_to_mbaa__10[4]),
        .I5(sig_btt_residue_slice[4]),
        .O(sig_btt_eq_b2mbaa2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_btt_eq_b2mbaa2_carry_i_4
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_bytes_to_mbaa__10[0]),
        .I2(sig_bytes_to_mbaa__10[2]),
        .I3(sig_btt_residue_slice[2]),
        .I4(sig_bytes_to_mbaa__10[1]),
        .I5(sig_btt_residue_slice[1]),
        .O(sig_btt_eq_b2mbaa2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_btt_eq_b2mbaa2_carry_i_5
       (.I0(sig_input_addr_reg[0]),
        .I1(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa__10[0]));
  LUT3 #(
    .INIT(8'h06)) 
    sig_btt_eq_b2mbaa2_carry_i_6
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa__10[1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa2_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa2_carry_n_0,sig_btt_lt_b2mbaa2_carry_n_1,sig_btt_lt_b2mbaa2_carry_n_2,sig_btt_lt_b2mbaa2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa2_carry_i_1_n_0,sig_btt_lt_b2mbaa2_carry_i_2_n_0,sig_btt_lt_b2mbaa2_carry_i_3_n_0,sig_btt_lt_b2mbaa2_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa2_carry_i_5_n_0,sig_btt_lt_b2mbaa2_carry_i_6_n_0,sig_btt_lt_b2mbaa2_carry_i_7_n_0,sig_btt_lt_b2mbaa2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa2_carry__0
       (.CI(sig_btt_lt_b2mbaa2_carry_n_0),
        .CO({NLW_sig_btt_lt_b2mbaa2_carry__0_CO_UNCONNECTED[3:2],sig_btt_lt_b2mbaa2,sig_btt_lt_b2mbaa2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sig_btt_lt_b2mbaa2_carry__0_i_1_n_0,sig_btt_lt_b2mbaa2_carry__0_i_2_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,sig_btt_lt_b2mbaa2_carry__0_i_3_n_0,sig_btt_lt_b2mbaa2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    sig_btt_lt_b2mbaa2_carry__0_i_1
       (.I0(sig_bytes_to_mbaa),
        .I1(sig_btt_residue_slice[10]),
        .O(sig_btt_lt_b2mbaa2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lt_b2mbaa2_carry__0_i_2
       (.I0(sig_bytes_to_mbaa__10[8]),
        .I1(sig_btt_residue_slice[8]),
        .I2(sig_btt_residue_slice[9]),
        .I3(sig_bytes_to_mbaa__10[9]),
        .O(sig_btt_lt_b2mbaa2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_lt_b2mbaa2_carry__0_i_3
       (.I0(sig_btt_residue_slice[10]),
        .I1(sig_bytes_to_mbaa),
        .O(sig_btt_lt_b2mbaa2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lt_b2mbaa2_carry__0_i_4
       (.I0(sig_bytes_to_mbaa__10[8]),
        .I1(sig_btt_residue_slice[8]),
        .I2(sig_bytes_to_mbaa__10[9]),
        .I3(sig_btt_residue_slice[9]),
        .O(sig_btt_lt_b2mbaa2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000017033017)) 
    sig_btt_lt_b2mbaa2_carry_i_1
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_input_addr_reg[7]),
        .I3(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I4(sig_input_addr_reg[6]),
        .I5(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_btt_lt_b2mbaa2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa2_carry_i_10
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000017033017)) 
    sig_btt_lt_b2mbaa2_carry_i_2
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg[5]),
        .I3(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I4(sig_input_addr_reg[4]),
        .I5(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_btt_lt_b2mbaa2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lt_b2mbaa2_carry_i_3
       (.I0(sig_bytes_to_mbaa__10[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_btt_residue_slice[3]),
        .I3(sig_bytes_to_mbaa__10[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h00001730)) 
    sig_btt_lt_b2mbaa2_carry_i_4
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_btt_lt_b2mbaa2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000214255558418)) 
    sig_btt_lt_b2mbaa2_carry_i_5
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_input_addr_reg[7]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I3(sig_input_addr_reg[6]),
        .I4(\sig_realigner_btt2[1]_i_2_n_0 ),
        .I5(sig_btt_residue_slice[7]),
        .O(sig_btt_lt_b2mbaa2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000214255558418)) 
    sig_btt_lt_b2mbaa2_carry_i_6
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_input_addr_reg[5]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I3(sig_input_addr_reg[4]),
        .I4(\sig_realigner_btt2[1]_i_2_n_0 ),
        .I5(sig_btt_residue_slice[5]),
        .O(sig_btt_lt_b2mbaa2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lt_b2mbaa2_carry_i_7
       (.I0(sig_bytes_to_mbaa__10[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_bytes_to_mbaa__10[3]),
        .I3(sig_btt_residue_slice[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h00245581)) 
    sig_btt_lt_b2mbaa2_carry_i_8
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(\sig_realigner_btt2[1]_i_2_n_0 ),
        .I4(sig_btt_residue_slice[1]),
        .O(sig_btt_lt_b2mbaa2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_lt_b2mbaa2_carry_i_9
       (.I0(sig_input_addr_reg[4]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_input_addr_reg[5]),
        .O(sig_btt_lt_b2mbaa2_carry_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_byte_change_minus1_carry
       (.CI(1'b0),
        .CO({sig_byte_change_minus1_carry_n_0,sig_byte_change_minus1_carry_n_1,sig_byte_change_minus1_carry_n_2,sig_byte_change_minus1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout[2:0]}),
        .O(sig_adjusted_addr_incr[3:0]),
        .S({dout[3],\sig_xfer_len_reg_reg[2]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_byte_change_minus1_carry__0
       (.CI(sig_byte_change_minus1_carry_n_0),
        .CO({sig_byte_change_minus1_carry__0_n_0,sig_byte_change_minus1_carry__0_n_1,sig_byte_change_minus1_carry__0_n_2,sig_byte_change_minus1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [1:0],sig_adjusted_addr_incr[5:4]}),
        .S(dout[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_byte_change_minus1_carry__1
       (.CI(sig_byte_change_minus1_carry__0_n_0),
        .CO({NLW_sig_byte_change_minus1_carry__1_CO_UNCONNECTED[3:2],sig_byte_change_minus1_carry__1_n_2,sig_byte_change_minus1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sig_byte_change_minus1_carry__1_O_UNCONNECTED[3],\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [4:2]}),
        .S({1'b0,dout[10:8]}));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_1),
        .Q(sig_calc_error_reg_reg_0),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd_reg_0),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type_reg_0),
        .O(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_10 
       (.I0(dout[0]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .I3(\sig_child_addr_reg_reg_n_0_[0] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_7 
       (.I0(dout[3]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_8 
       (.I0(dout[2]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_9 
       (.I0(dout[1]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .I3(\sig_child_addr_reg_reg_n_0_[1] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(p_1_in),
        .O(\sig_child_addr_cntr_lsh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_lsh_reg[12]),
        .O(\sig_child_addr_cntr_lsh[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_6 
       (.I0(dout[7]),
        .I1(sig_child_addr_cntr_lsh_reg[7]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .I3(\sig_child_addr_reg_reg_n_0_[7] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_7 
       (.I0(dout[6]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .I3(\sig_child_addr_reg_reg_n_0_[6] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_8 
       (.I0(dout[5]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .I3(\sig_child_addr_reg_reg_n_0_[5] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_9 
       (.I0(dout[4]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .I3(\sig_child_addr_reg_reg_n_0_[4] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_lsh_reg[11]),
        .O(\sig_child_addr_reg_reg[11]_0 [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[8]_i_6 
       (.I0(dout[10]),
        .I1(sig_child_addr_cntr_lsh_reg[10]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .I3(\sig_child_addr_reg_reg_n_0_[10] ),
        .O(\sig_child_addr_reg_reg[11]_0 [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[8]_i_7 
       (.I0(dout[9]),
        .I1(sig_child_addr_cntr_lsh_reg[9]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .I3(\sig_child_addr_reg_reg_n_0_[9] ),
        .O(\sig_child_addr_reg_reg[11]_0 [1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[8]_i_8 
       (.I0(dout[8]),
        .I1(sig_child_addr_cntr_lsh_reg[8]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .I3(\sig_child_addr_reg_reg_n_0_[8] ),
        .O(\sig_child_addr_reg_reg[11]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[11]_0 [2]),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[11]_0 [3]),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[15]_0 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[12]_i_2_n_0 ,\sig_child_addr_cntr_lsh[12]_i_3_n_0 ,\sig_child_addr_cntr_lsh[12]_i_4_n_0 ,\sig_child_addr_cntr_lsh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ),
        .Q(p_1_in),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(sig_child_addr_cntr_lsh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [0]),
        .Q(sig_child_addr_cntr_lsh_reg[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [1]),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [2]),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [3]),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[11]_0 [0]),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[11]_0 [1]),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd_reg_0),
        .I1(sig_child_qual_burst_type_reg_0),
        .I2(sig_csm_ld_xfer),
        .I3(sig_child_addr_lsh_rollover_reg),
        .O(\sig_child_addr_cntr_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(\sig_child_addr_cntr_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .O(\sig_child_addr_cntr_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_child_addr_cntr_msh_reg[0]),
        .I1(data[0]),
        .I2(sig_csm_pop_child_cmd_reg_0),
        .O(\sig_child_addr_cntr_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .O(\sig_child_addr_cntr_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .O(\sig_child_addr_cntr_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .O(\sig_child_addr_cntr_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .O(\sig_child_addr_cntr_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_child_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\sig_child_addr_cntr_msh[0]_i_4_n_0 ,\sig_child_addr_cntr_msh[0]_i_5_n_0 ,\sig_child_addr_cntr_msh[0]_i_6_n_0 ,\sig_child_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[12]_i_2_n_0 ,\sig_child_addr_cntr_msh[12]_i_3_n_0 ,\sig_child_addr_cntr_msh[12]_i_4_n_0 ,\sig_child_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[4]_i_2_n_0 ,\sig_child_addr_cntr_msh[4]_i_3_n_0 ,\sig_child_addr_cntr_msh[4]_i_4_n_0 ,\sig_child_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[8]_i_2_n_0 ,\sig_child_addr_cntr_msh[8]_i_3_n_0 ,\sig_child_addr_cntr_msh[8]_i_4_n_0 ,\sig_child_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(sig_child_addr_cntr_lsh_reg[6]),
        .I1(dout[6]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_11
       (.I0(sig_child_addr_cntr_lsh_reg[5]),
        .I1(dout[5]),
        .O(sig_child_addr_lsh_rollover_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_12
       (.I0(sig_child_addr_cntr_lsh_reg[4]),
        .I1(dout[4]),
        .O(sig_child_addr_lsh_rollover_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_13
       (.I0(sig_child_addr_cntr_lsh_reg[3]),
        .I1(dout[3]),
        .O(sig_child_addr_lsh_rollover_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_14
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I1(dout[2]),
        .O(sig_child_addr_lsh_rollover_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_15
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I1(dout[1]),
        .O(sig_child_addr_lsh_rollover_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_16
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I1(dout[0]),
        .O(sig_child_addr_lsh_rollover_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_5
       (.I0(sig_child_addr_cntr_lsh_reg[10]),
        .I1(dout[10]),
        .O(sig_child_addr_lsh_rollover_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[9]),
        .I1(dout[9]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_child_addr_cntr_lsh_reg[8]),
        .I1(dout[8]),
        .O(sig_child_addr_lsh_rollover_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[7]),
        .I1(dout[7]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3],sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,sig_child_addr_lsh_rollover_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({p_1_in,sig_child_addr_cntr_lsh_reg[14:12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_4_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_child_addr_cntr_lsh_reg[10:8]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_cntr_lsh_reg[11],sig_child_addr_lsh_rollover_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_i_6_n_0,sig_child_addr_lsh_rollover_reg_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_4
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_8_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,sig_child_addr_lsh_rollover_reg_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(sig_child_addr_cntr_lsh_reg[7:4]),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0,sig_child_addr_lsh_rollover_reg_i_11_n_0,sig_child_addr_lsh_rollover_reg_i_12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_8
       (.CI(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_8_n_0,sig_child_addr_lsh_rollover_reg_reg_i_8_n_1,sig_child_addr_lsh_rollover_reg_reg_i_8_n_2,sig_child_addr_lsh_rollover_reg_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({sig_child_addr_cntr_lsh_reg[3],\sig_child_addr_cntr_lsh_reg[2]_0 }),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_13_n_0,sig_child_addr_lsh_rollover_reg_i_14_n_0,sig_child_addr_lsh_rollover_reg_i_15_n_0,sig_child_addr_lsh_rollover_reg_i_16_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_calc_error_reg_reg_0),
        .Q(sig_child_error_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_burst_type_reg_1),
        .Q(sig_child_qual_burst_type_reg_0),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_error_reg_reg_0),
        .Q(sig_child_qual_error_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    sig_child_qual_first_of_2_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(sig_csm_pop_child_cmd_reg_0),
        .I2(sig_needed_2_realign_cmds),
        .I3(sig_pcc2sf_xfer_ready),
        .I4(dout[11]),
        .I5(sig_init_reg),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000CFAA)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_csm_ld_xfer),
        .I1(sig_cmd2addr_valid_reg_0),
        .I2(sig_inhibit_rdy_n_0),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_init_reg),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000CFAA)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_csm_ld_xfer),
        .I1(sig_cmd2data_valid_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_init_reg),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1110)) 
    sig_csm_ld_xfer_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I1(sig_child_cmd_reg_full),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd_reg_0),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_mstr2addr_cmd_valid),
        .O(sig_csm_pop_sf_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(sig_pcc2sf_xfer_ready),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_first_realigner_cmd),
        .I1(sig_psm_ld_realigner_reg),
        .I2(sig_push_input_reg13_out),
        .I3(sig_init_reg),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \sig_input_addr_reg[31]_i_2 
       (.I0(sig_psm_halt_reg_0),
        .I1(sig_input_reg_empty_reg_0),
        .I2(Q),
        .I3(sig_calc_error_reg_reg_0),
        .O(sig_push_input_reg13_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[18]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[28]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[29]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[30]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[31]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[32]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[33]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[34]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[35]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[36]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[37]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[19]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[38]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[39]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[40]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[41]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[42]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[43]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[44]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[45]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[46]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[47]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[20]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[48]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[49]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[21]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[22]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[23]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[24]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[25]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[26]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[27]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[16]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[17]),
        .Q(sig_input_eof_reg),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(1'b0),
        .Q(sig_input_reg_empty_reg_0),
        .S(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_psm_state[1]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt_reg_0),
        .S(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    sig_psm_ld_calc1_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[1]),
        .I3(sig_realign_reg_empty),
        .O(sig_psm_ld_calc1_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_calc1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_calc1_ns),
        .Q(sig_psm_ld_calc1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_ld_chcmd_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_ns),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0820)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_realign_reg_empty),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hAA800080)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_pop_input_cmd_i_2_n_0),
        .O(sig_psm_pop_input_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h00001110)) 
    sig_psm_pop_input_cmd_i_2
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_psm_state_ns2__0),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_psm_state[2]),
        .O(sig_psm_pop_input_cmd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [14]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [15]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[14]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [16]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[15]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [17]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_calc_error_reg_reg_0),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [20]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(sig_psm_state_ns2__0),
        .I1(sig_first_realigner_cmd),
        .I2(sig_calc_error_reg_reg_0),
        .O(sig_realign_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [19]),
        .R(sig_realign_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_dest_align_reg[0]_i_1 
       (.I0(sig_psm_ld_calc1),
        .I1(sig_input_addr_reg[0]),
        .O(sig_dre_dest_align[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_dest_align_reg[1]_i_1 
       (.I0(sig_psm_ld_calc1),
        .I1(sig_input_addr_reg[1]),
        .O(sig_dre_dest_align[1]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_dest_align_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_dre_dest_align[0]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_dest_align_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_dre_dest_align[1]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [1]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hC4)) 
    sig_realign_eof_reg_i_1
       (.I0(sig_first_realigner_cmd),
        .I1(sig_input_eof_reg),
        .I2(sig_psm_state_ns2__0),
        .O(sig_realign_eof_reg0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_realign_eof_reg_i_2
       (.I0(sig_skip_align2mbaa),
        .I1(sig_first_realigner_cmd),
        .O(sig_psm_state_ns2__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_eof_reg0),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [18]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    sig_realign_reg_full_i_1
       (.I0(sig_init_reg),
        .I1(sig_psm_ld_realigner_reg),
        .I2(\sig_realign_strt_offset_reg_reg[0]_1 ),
        .I3(sig_inhibit_rdy_n_1),
        .I4(sig_mstr2dre_cmd_valid),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(sig_mstr2dre_cmd_valid),
        .R(sig_realign_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_strt_offset_reg[0]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_psm_ld_calc1),
        .O(sig_realign_strt_offset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_strt_offset),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [21]),
        .R(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_input_addr_reg[0]),
        .I2(\sig_realigner_btt2[1]_i_2_n_0 ),
        .I3(sig_realigner_btt1__0),
        .I4(sig_btt_residue_slice[0]),
        .O(sig_realigner_btt[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa),
        .I2(sig_realigner_btt1__0),
        .I3(sig_btt_residue_slice[10]),
        .O(sig_realigner_btt[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \sig_realigner_btt2[10]_i_2 
       (.I0(sig_input_addr_reg[9]),
        .I1(sig_input_addr_reg[7]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I3(sig_input_addr_reg[6]),
        .I4(sig_input_addr_reg[8]),
        .I5(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa));
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(sig_realigner_btt1__0),
        .I1(sig_btt_upper_slice[0]),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(sig_realigner_btt1__0),
        .I1(sig_btt_upper_slice[1]),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_realigner_btt1__0),
        .I1(sig_btt_upper_slice[2]),
        .O(sig_realigner_btt[13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[14]_i_1 
       (.I0(sig_realigner_btt1__0),
        .I1(sig_btt_upper_slice[3]),
        .O(sig_realigner_btt[14]));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_realigner_btt2[15]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_realigner_btt1__0),
        .I2(sig_realign_btt_cntr_decr1__0),
        .O(\sig_realigner_btt2[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \sig_realigner_btt2[15]_i_2 
       (.I0(sig_realigner_btt1__0),
        .I1(sig_btt_upper_slice[4]),
        .O(sig_realigner_btt[15]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[15]_i_3 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .O(sig_realigner_btt1__0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \sig_realigner_btt2[15]_i_4 
       (.I0(\sig_realigner_btt2[15]_i_5_n_0 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(sig_first_realigner_cmd),
        .O(sig_realign_btt_cntr_decr1__0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \sig_realigner_btt2[15]_i_5 
       (.I0(sig_btt_upper_slice[2]),
        .I1(sig_btt_upper_slice[4]),
        .I2(sig_btt_upper_slice[0]),
        .I3(sig_btt_upper_slice[1]),
        .I4(sig_btt_upper_slice[3]),
        .I5(sig_first_realigner_cmd),
        .O(\sig_realigner_btt2[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAABEFFFF00140000)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(\sig_realigner_btt2[1]_i_2_n_0 ),
        .I4(sig_realigner_btt1__0),
        .I5(sig_btt_residue_slice[1]),
        .O(sig_realigner_btt[1]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \sig_realigner_btt2[1]_i_2 
       (.I0(sig_input_addr_reg[7]),
        .I1(sig_input_addr_reg[8]),
        .I2(\sig_realigner_btt2[1]_i_3_n_0 ),
        .I3(sig_input_addr_reg[6]),
        .I4(sig_input_addr_reg[9]),
        .O(\sig_realigner_btt2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_realigner_btt2[1]_i_3 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[5]),
        .I5(sig_input_addr_reg[4]),
        .O(\sig_realigner_btt2[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa__10[2]),
        .I2(sig_realigner_btt1__0),
        .I3(sig_btt_residue_slice[2]),
        .O(sig_realigner_btt[2]));
  LUT4 #(
    .INIT(16'h0056)) 
    \sig_realigner_btt2[2]_i_2 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa__10[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa__10[3]),
        .I2(sig_realigner_btt1__0),
        .I3(sig_btt_residue_slice[3]),
        .O(sig_realigner_btt[3]));
  LUT5 #(
    .INIT(32'h00005556)) 
    \sig_realigner_btt2[3]_i_2 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[2]),
        .I4(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa__10[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa__10[4]),
        .I2(sig_realigner_btt1__0),
        .I3(sig_btt_residue_slice[4]),
        .O(sig_realigner_btt[4]));
  LUT6 #(
    .INIT(64'h0000000055555556)) 
    \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg[4]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[3]),
        .I5(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa__10[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa__10[5]),
        .I2(sig_realigner_btt1__0),
        .I3(sig_btt_residue_slice[5]),
        .O(sig_realigner_btt[5]));
  LUT3 #(
    .INIT(8'h09)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[5]),
        .I1(\sig_realigner_btt2[5]_i_3_n_0 ),
        .I2(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa__10[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_realigner_btt2[5]_i_3 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[4]),
        .O(\sig_realigner_btt2[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa__10[6]),
        .I2(sig_realigner_btt1__0),
        .I3(sig_btt_residue_slice[6]),
        .O(sig_realigner_btt[6]));
  LUT3 #(
    .INIT(8'h09)) 
    \sig_realigner_btt2[6]_i_2 
       (.I0(sig_input_addr_reg[6]),
        .I1(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I2(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa__10[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa__10[7]),
        .I2(sig_realigner_btt1__0),
        .I3(sig_btt_residue_slice[7]),
        .O(sig_realigner_btt[7]));
  LUT4 #(
    .INIT(16'h0059)) 
    \sig_realigner_btt2[7]_i_2 
       (.I0(sig_input_addr_reg[7]),
        .I1(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I2(sig_input_addr_reg[6]),
        .I3(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa__10[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa__10[8]),
        .I2(sig_realigner_btt1__0),
        .I3(sig_btt_residue_slice[8]),
        .O(sig_realigner_btt[8]));
  LUT5 #(
    .INIT(32'h00005565)) 
    \sig_realigner_btt2[8]_i_2 
       (.I0(sig_input_addr_reg[8]),
        .I1(sig_input_addr_reg[6]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I3(sig_input_addr_reg[7]),
        .I4(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa__10[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(sig_realign_btt_cntr_decr1__0),
        .I1(sig_bytes_to_mbaa__10[9]),
        .I2(sig_realigner_btt1__0),
        .I3(sig_btt_residue_slice[9]),
        .O(sig_realigner_btt[9]));
  LUT6 #(
    .INIT(64'h0000000055555565)) 
    \sig_realigner_btt2[9]_i_2 
       (.I0(sig_input_addr_reg[9]),
        .I1(sig_input_addr_reg[7]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I3(sig_input_addr_reg[6]),
        .I4(sig_input_addr_reg[8]),
        .I5(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa__10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[14]),
        .Q(sig_realigner_btt2[14]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[15]),
        .Q(sig_realigner_btt2[15]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h0000CC0A)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .I1(sig_skip_align2mbaa),
        .I2(sig_psm_ld_chcmd_reg),
        .I3(sig_psm_ld_realigner_reg),
        .I4(sig_init_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFA8)) 
    sig_skip_align2mbaa_s_h_i_2
       (.I0(\sig_realigner_btt2[15]_i_5_n_0 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(sig_calc_error_reg_reg_0),
        .I4(\sig_realigner_btt2[1]_i_2_n_0 ),
        .O(sig_skip_align2mbaa));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44045504)) 
    \sig_xfer_addr_reg[31]_i_1 
       (.I0(sig_csm_ld_xfer),
        .I1(sig_clr_cmd2addr_valid4_out__0),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_clr_cmd2data_valid5_out__0),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(sig_init_reg),
        .O(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(in[13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(in[14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in),
        .Q(in[15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(in[16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(in[17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(in[18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(in[19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(in[20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(in[21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(in[22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(in[23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(in[24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(in[25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(in[26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(in[27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(in[28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(in[29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(in[30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(in[31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[41]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_is_seq_reg_reg_0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[0]),
        .R(sig_xfer_cache_reg0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(sig_adjusted_addr_incr[2]),
        .I1(sig_adjusted_addr_incr[0]),
        .I2(sig_adjusted_addr_incr[1]),
        .I3(sig_adjusted_addr_incr[3]),
        .O(\sig_xfer_len_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(sig_adjusted_addr_incr[3]),
        .I1(sig_adjusted_addr_incr[1]),
        .I2(sig_adjusted_addr_incr[0]),
        .I3(sig_adjusted_addr_incr[2]),
        .I4(sig_adjusted_addr_incr[4]),
        .O(\sig_xfer_len_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(sig_adjusted_addr_incr[4]),
        .I1(sig_adjusted_addr_incr[2]),
        .I2(sig_adjusted_addr_incr[0]),
        .I3(sig_adjusted_addr_incr[1]),
        .I4(sig_adjusted_addr_incr[3]),
        .I5(sig_adjusted_addr_incr[5]),
        .O(\sig_xfer_len_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [0]),
        .O(\sig_xfer_len_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sig_xfer_len_reg[4]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [0]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [1]),
        .O(\sig_xfer_len_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sig_xfer_len_reg[5]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [1]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [0]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [2]),
        .O(\sig_xfer_len_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sig_xfer_len_reg[6]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [2]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [0]),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [1]),
        .I4(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] [3]),
        .O(\sig_xfer_len_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_xfer_len_reg[7]_i_2 
       (.I0(sig_adjusted_addr_incr[4]),
        .I1(sig_adjusted_addr_incr[2]),
        .I2(sig_adjusted_addr_incr[0]),
        .I3(sig_adjusted_addr_incr[1]),
        .I4(sig_adjusted_addr_incr[3]),
        .I5(sig_adjusted_addr_incr[5]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_len_reg[0]_i_1_n_0 ),
        .Q(in[32]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_len_reg[1]_i_1_n_0 ),
        .Q(in[33]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_len_reg[2]_i_1_n_0 ),
        .Q(in[34]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_len_reg[3]_i_1_n_0 ),
        .Q(in[35]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_len_reg[4]_i_1_n_0 ),
        .Q(in[36]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_len_reg[5]_i_1_n_0 ),
        .Q(in[37]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_len_reg[6]_i_1_n_0 ),
        .Q(in[38]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D),
        .Q(in[39]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type_reg_0),
        .Q(in[40]),
        .R(sig_xfer_cache_reg0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_indet_btt" *) 
module design_1_axi_vdma_0_0_axi_datamover_indet_btt
   (dout,
    empty,
    sig_clr_dbc_reg,
    Q,
    full,
    out,
    sig_m_valid_out_reg,
    sig_ibtt2wdc_tlast,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    \INCLUDE_PACKING.lsig_packer_full_reg_0 ,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    S,
    sig_ld_byte_cntr,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    sig_xfer_cmd_cmplt_reg0,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ,
    lsig_set_packer_full6_out__1,
    sig_last_xfer_valid,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ,
    \sig_data_reg_out_reg[67] ,
    \sig_strb_reg_out_reg[8] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    rd_en,
    E,
    sig_dre2ibtt_tlast_reg_reg_0,
    sig_dre2ibtt_eop,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_1 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ,
    \INCLUDE_PACKING.lsig_packer_full_reg_1 ,
    sig_adjusted_addr_incr,
    \sig_xfer_len_reg_reg[7] ,
    sig_dre2ibtt_tdata,
    \sig_burst_dbeat_cntr_reg[0]_0 ,
    \sig_burst_dbeat_cntr_reg[6]_0 ,
    \sig_child_addr_cntr_lsh_reg[11] ,
    sig_dre_halted,
    \sig_byte_cntr_reg[7]_0 ,
    CO,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    lsig_eop_reg,
    sig_init_reg,
    sig_wdc2ibtt_tready,
    sig_dre2ibtt_tstrb,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \sig_child_addr_cntr_lsh_reg[11]_0 ,
    sig_child_addr_cntr_lsh_reg,
    SR,
    \sig_byte_cntr_reg[3]_0 );
  output [12:0]dout;
  output empty;
  output sig_clr_dbc_reg;
  output [2:0]Q;
  output full;
  output out;
  output sig_m_valid_out_reg;
  output sig_ibtt2wdc_tlast;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output \INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  output [0:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]S;
  output sig_ld_byte_cntr;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  output sig_xfer_cmd_cmplt_reg0;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ;
  output lsig_set_packer_full6_out__1;
  output sig_last_xfer_valid;
  output [3:0]O;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ;
  output [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  output [67:0]\sig_data_reg_out_reg[67] ;
  output [8:0]\sig_strb_reg_out_reg[8] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input rd_en;
  input [0:0]E;
  input sig_dre2ibtt_tlast_reg_reg_0;
  input sig_dre2ibtt_eop;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg_1 ;
  input \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  input \INCLUDE_PACKING.lsig_packer_full_reg_1 ;
  input [4:0]sig_adjusted_addr_incr;
  input \sig_xfer_len_reg_reg[7] ;
  input [31:0]sig_dre2ibtt_tdata;
  input \sig_burst_dbeat_cntr_reg[0]_0 ;
  input \sig_burst_dbeat_cntr_reg[6]_0 ;
  input \sig_child_addr_cntr_lsh_reg[11] ;
  input sig_dre_halted;
  input \sig_byte_cntr_reg[7]_0 ;
  input [0:0]CO;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input lsig_eop_reg;
  input sig_init_reg;
  input sig_wdc2ibtt_tready;
  input [3:0]sig_dre2ibtt_tstrb;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input [0:0]SR;
  input [3:0]\sig_byte_cntr_reg[3]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_3 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_1 ;
  wire \INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  wire \INCLUDE_PACKING.lsig_packer_full_reg_1 ;
  wire I_DATA_FIFO_n_75;
  wire I_XD_FIFO_n_101;
  wire I_XD_FIFO_n_102;
  wire I_XD_FIFO_n_103;
  wire I_XD_FIFO_n_104;
  wire I_XD_FIFO_n_106;
  wire I_XD_FIFO_n_107;
  wire I_XD_FIFO_n_108;
  wire I_XD_FIFO_n_109;
  wire I_XD_FIFO_n_15;
  wire I_XD_FIFO_n_16;
  wire I_XD_FIFO_n_17;
  wire I_XD_FIFO_n_18;
  wire I_XD_FIFO_n_19;
  wire I_XD_FIFO_n_20;
  wire I_XD_FIFO_n_21;
  wire I_XD_FIFO_n_22;
  wire I_XD_FIFO_n_23;
  wire I_XD_FIFO_n_24;
  wire I_XD_FIFO_n_25;
  wire I_XD_FIFO_n_26;
  wire I_XD_FIFO_n_27;
  wire I_XD_FIFO_n_28;
  wire I_XD_FIFO_n_29;
  wire I_XD_FIFO_n_30;
  wire I_XD_FIFO_n_31;
  wire I_XD_FIFO_n_32;
  wire I_XD_FIFO_n_33;
  wire I_XD_FIFO_n_34;
  wire I_XD_FIFO_n_35;
  wire I_XD_FIFO_n_36;
  wire I_XD_FIFO_n_37;
  wire I_XD_FIFO_n_38;
  wire I_XD_FIFO_n_39;
  wire I_XD_FIFO_n_40;
  wire I_XD_FIFO_n_41;
  wire I_XD_FIFO_n_42;
  wire I_XD_FIFO_n_43;
  wire I_XD_FIFO_n_44;
  wire I_XD_FIFO_n_45;
  wire I_XD_FIFO_n_46;
  wire I_XD_FIFO_n_48;
  wire I_XD_FIFO_n_51;
  wire I_XD_FIFO_n_53;
  wire I_XD_FIFO_n_54;
  wire I_XD_FIFO_n_55;
  wire I_XD_FIFO_n_56;
  wire I_XD_FIFO_n_57;
  wire I_XD_FIFO_n_58;
  wire I_XD_FIFO_n_59;
  wire I_XD_FIFO_n_60;
  wire I_XD_FIFO_n_61;
  wire I_XD_FIFO_n_62;
  wire I_XD_FIFO_n_63;
  wire I_XD_FIFO_n_64;
  wire I_XD_FIFO_n_65;
  wire I_XD_FIFO_n_66;
  wire I_XD_FIFO_n_67;
  wire I_XD_FIFO_n_68;
  wire I_XD_FIFO_n_69;
  wire I_XD_FIFO_n_70;
  wire I_XD_FIFO_n_71;
  wire I_XD_FIFO_n_72;
  wire I_XD_FIFO_n_73;
  wire I_XD_FIFO_n_74;
  wire I_XD_FIFO_n_75;
  wire I_XD_FIFO_n_76;
  wire I_XD_FIFO_n_77;
  wire I_XD_FIFO_n_78;
  wire I_XD_FIFO_n_79;
  wire I_XD_FIFO_n_80;
  wire I_XD_FIFO_n_81;
  wire I_XD_FIFO_n_82;
  wire I_XD_FIFO_n_83;
  wire I_XD_FIFO_n_84;
  wire I_XD_FIFO_n_87;
  wire I_XD_FIFO_n_88;
  wire I_XD_FIFO_n_89;
  wire I_XD_FIFO_n_90;
  wire I_XD_FIFO_n_91;
  wire I_XD_FIFO_n_92;
  wire I_XD_FIFO_n_93;
  wire I_XD_FIFO_n_96;
  wire I_XD_FIFO_n_97;
  wire I_XD_FIFO_n_98;
  wire I_XD_FIFO_n_99;
  wire [3:0]O;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [12:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ;
  wire [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire [63:0]lsig_combined_data;
  wire [7:0]lsig_combined_strb;
  wire lsig_eop_reg;
  wire \lsig_flag_slice_reg[0]_8 ;
  wire \lsig_flag_slice_reg[1]_9 ;
  wire lsig_set_packer_full6_out__1;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [6:0]p_0_in_1;
  wire rd_en;
  wire [67:64]s_data;
  wire [4:0]sig_adjusted_addr_incr;
  wire \sig_burst_dbeat_cntr[6]_i_4_n_0 ;
  wire [6:0]sig_burst_dbeat_cntr_reg;
  wire \sig_burst_dbeat_cntr_reg[0]_0 ;
  wire \sig_burst_dbeat_cntr_reg[6]_0 ;
  wire [10:3]sig_byte_cntr;
  wire [3:0]\sig_byte_cntr_reg[3]_0 ;
  wire \sig_byte_cntr_reg[7]_0 ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[11] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire [73:72]sig_data_fifo_data_in;
  wire [73:0]sig_data_fifo_data_out;
  wire [67:0]\sig_data_reg_out_reg[67] ;
  wire sig_dbc_max__4;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_eop_reg;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast_reg;
  wire sig_dre2ibtt_tlast_reg_reg_0;
  wire [3:0]sig_dre2ibtt_tstrb;
  wire sig_dre_halted;
  wire sig_ibtt2wdc_tlast;
  wire sig_incr_dbeat_cntr;
  wire sig_init_reg;
  wire sig_last_xfer_valid;
  wire sig_ld_byte_cntr;
  wire sig_m_valid_out_reg;
  wire [8:0]\sig_strb_reg_out_reg[8] ;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire sig_xfer_cmd_cmplt_reg0;
  wire \sig_xfer_len_reg_reg[7] ;

  design_1_axi_vdma_0_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(s_data),
        .E(E),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_75),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_3 ),
        .\sig_data_reg_out_reg[67]_0 (\sig_data_reg_out_reg[67] ),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_init_reg(sig_init_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(\sig_burst_dbeat_cntr_reg[6]_0 ),
        .\sig_strb_reg_out_reg[8]_0 (\sig_strb_reg_out_reg[8] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_46),
        .Q(lsig_combined_data[0]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_36),
        .Q(lsig_combined_data[10]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_35),
        .Q(lsig_combined_data[11]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_34),
        .Q(lsig_combined_data[12]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_33),
        .Q(lsig_combined_data[13]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_32),
        .Q(lsig_combined_data[14]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_31),
        .Q(lsig_combined_data[15]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_30),
        .Q(lsig_combined_data[16]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_29),
        .Q(lsig_combined_data[17]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_28),
        .Q(lsig_combined_data[18]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_27),
        .Q(lsig_combined_data[19]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_45),
        .Q(lsig_combined_data[1]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_26),
        .Q(lsig_combined_data[20]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_25),
        .Q(lsig_combined_data[21]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_24),
        .Q(lsig_combined_data[22]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_23),
        .Q(lsig_combined_data[23]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_22),
        .Q(lsig_combined_data[24]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_21),
        .Q(lsig_combined_data[25]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_20),
        .Q(lsig_combined_data[26]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_19),
        .Q(lsig_combined_data[27]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_18),
        .Q(lsig_combined_data[28]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_17),
        .Q(lsig_combined_data[29]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_44),
        .Q(lsig_combined_data[2]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_16),
        .Q(lsig_combined_data[30]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_15),
        .Q(lsig_combined_data[31]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_43),
        .Q(lsig_combined_data[3]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_42),
        .Q(lsig_combined_data[4]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_41),
        .Q(lsig_combined_data[5]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_40),
        .Q(lsig_combined_data[6]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_39),
        .Q(lsig_combined_data[7]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_38),
        .Q(lsig_combined_data[8]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_37),
        .Q(lsig_combined_data[9]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_97),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_96),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_104),
        .Q(lsig_combined_strb[0]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_103),
        .Q(lsig_combined_strb[1]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_102),
        .Q(lsig_combined_strb[2]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[0]_8 ),
        .D(I_XD_FIFO_n_101),
        .Q(lsig_combined_strb[3]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_84),
        .Q(lsig_combined_data[32]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_74),
        .Q(lsig_combined_data[42]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_73),
        .Q(lsig_combined_data[43]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_72),
        .Q(lsig_combined_data[44]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_71),
        .Q(lsig_combined_data[45]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_70),
        .Q(lsig_combined_data[46]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_69),
        .Q(lsig_combined_data[47]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_68),
        .Q(lsig_combined_data[48]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_67),
        .Q(lsig_combined_data[49]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_66),
        .Q(lsig_combined_data[50]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_65),
        .Q(lsig_combined_data[51]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_83),
        .Q(lsig_combined_data[33]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_64),
        .Q(lsig_combined_data[52]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_63),
        .Q(lsig_combined_data[53]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_62),
        .Q(lsig_combined_data[54]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_61),
        .Q(lsig_combined_data[55]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_60),
        .Q(lsig_combined_data[56]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_59),
        .Q(lsig_combined_data[57]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_58),
        .Q(lsig_combined_data[58]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_57),
        .Q(lsig_combined_data[59]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_56),
        .Q(lsig_combined_data[60]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_55),
        .Q(lsig_combined_data[61]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_82),
        .Q(lsig_combined_data[34]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_54),
        .Q(lsig_combined_data[62]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_53),
        .Q(lsig_combined_data[63]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_81),
        .Q(lsig_combined_data[35]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_80),
        .Q(lsig_combined_data[36]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_79),
        .Q(lsig_combined_data[37]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_78),
        .Q(lsig_combined_data[38]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_77),
        .Q(lsig_combined_data[39]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_76),
        .Q(lsig_combined_data[40]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_75),
        .Q(lsig_combined_data[41]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_99),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_98),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_109),
        .Q(lsig_combined_strb[4]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_108),
        .Q(lsig_combined_strb[5]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_107),
        .Q(lsig_combined_strb[6]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_9 ),
        .D(I_XD_FIFO_n_106),
        .Q(lsig_combined_strb[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ),
        .Q(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_first_dbeat_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INCLUDE_PACKING.lsig_first_dbeat_reg_1 ),
        .Q(\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_packer_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INCLUDE_PACKING.lsig_packer_full_reg_1 ),
        .Q(\INCLUDE_PACKING.lsig_packer_full_reg_0 ),
        .R(sig_stream_rst));
  design_1_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0 I_DATA_FIFO
       (.D(s_data),
        .\count_value_i_reg[9] (\INCLUDE_PACKING.lsig_packer_full_reg_0 ),
        .din({sig_data_fifo_data_in,lsig_combined_strb,lsig_combined_data}),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_75),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_3 ),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_vdma_0_0_axi_datamover_sfifo_autord I_XD_FIFO
       (.CO(CO),
        .D(D),
        .E(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ({I_XD_FIFO_n_15,I_XD_FIFO_n_16,I_XD_FIFO_n_17,I_XD_FIFO_n_18,I_XD_FIFO_n_19,I_XD_FIFO_n_20,I_XD_FIFO_n_21,I_XD_FIFO_n_22,I_XD_FIFO_n_23,I_XD_FIFO_n_24,I_XD_FIFO_n_25,I_XD_FIFO_n_26,I_XD_FIFO_n_27,I_XD_FIFO_n_28,I_XD_FIFO_n_29,I_XD_FIFO_n_30,I_XD_FIFO_n_31,I_XD_FIFO_n_32,I_XD_FIFO_n_33,I_XD_FIFO_n_34,I_XD_FIFO_n_35,I_XD_FIFO_n_36,I_XD_FIFO_n_37,I_XD_FIFO_n_38,I_XD_FIFO_n_39,I_XD_FIFO_n_40,I_XD_FIFO_n_41,I_XD_FIFO_n_42,I_XD_FIFO_n_43,I_XD_FIFO_n_44,I_XD_FIFO_n_45,I_XD_FIFO_n_46}),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ({I_XD_FIFO_n_53,I_XD_FIFO_n_54,I_XD_FIFO_n_55,I_XD_FIFO_n_56,I_XD_FIFO_n_57,I_XD_FIFO_n_58,I_XD_FIFO_n_59,I_XD_FIFO_n_60,I_XD_FIFO_n_61,I_XD_FIFO_n_62,I_XD_FIFO_n_63,I_XD_FIFO_n_64,I_XD_FIFO_n_65,I_XD_FIFO_n_66,I_XD_FIFO_n_67,I_XD_FIFO_n_68,I_XD_FIFO_n_69,I_XD_FIFO_n_70,I_XD_FIFO_n_71,I_XD_FIFO_n_72,I_XD_FIFO_n_73,I_XD_FIFO_n_74,I_XD_FIFO_n_75,I_XD_FIFO_n_76,I_XD_FIFO_n_77,I_XD_FIFO_n_78,I_XD_FIFO_n_79,I_XD_FIFO_n_80,I_XD_FIFO_n_81,I_XD_FIFO_n_82,I_XD_FIFO_n_83,I_XD_FIFO_n_84}),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ({I_XD_FIFO_n_101,I_XD_FIFO_n_102,I_XD_FIFO_n_103,I_XD_FIFO_n_104}),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ({I_XD_FIFO_n_106,I_XD_FIFO_n_107,I_XD_FIFO_n_108,I_XD_FIFO_n_109}),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] (sig_dre2ibtt_tlast_reg_reg_0),
        .\INCLUDE_PACKING.lsig_packer_full_reg (\lsig_flag_slice_reg[0]_8 ),
        .\INCLUDE_PACKING.lsig_packer_full_reg_0 (\lsig_flag_slice_reg[1]_9 ),
        .O(O),
        .S(S),
        .SR(I_XD_FIFO_n_48),
        .din({sig_dre2ibtt_eop_reg,sig_dre2ibtt_tlast_reg,sig_byte_cntr,Q}),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .lsig_eop_reg(lsig_eop_reg),
        .lsig_set_packer_full6_out__1(lsig_set_packer_full6_out__1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_adjusted_addr_incr(sig_adjusted_addr_incr),
        .\sig_burst_dbeat_cntr_reg[0] (\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .\sig_burst_dbeat_cntr_reg[0]_0 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\sig_burst_dbeat_cntr_reg[0]_1 (\sig_burst_dbeat_cntr_reg[0]_0 ),
        .\sig_burst_dbeat_cntr_reg[6] (\sig_burst_dbeat_cntr_reg[6]_0 ),
        .\sig_byte_cntr_reg[10] ({I_XD_FIFO_n_87,I_XD_FIFO_n_88,I_XD_FIFO_n_89,I_XD_FIFO_n_90,I_XD_FIFO_n_91,I_XD_FIFO_n_92,I_XD_FIFO_n_93}),
        .\sig_byte_cntr_reg[7] (\INCLUDE_PACKING.lsig_packer_full_reg_0 ),
        .\sig_byte_cntr_reg[7]_0 (\sig_byte_cntr_reg[7]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[11] (\sig_child_addr_cntr_lsh_reg[11] ),
        .\sig_child_addr_cntr_lsh_reg[11]_0 (\sig_child_addr_cntr_lsh_reg[11]_0 ),
        .\sig_child_addr_cntr_lsh_reg[3] (\sig_child_addr_cntr_lsh_reg[3] ),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg_reg(sig_ld_byte_cntr),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_XD_FIFO_n_51),
        .sig_dbc_max__4(sig_dbc_max__4),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_dre2ibtt_tstrb(sig_dre2ibtt_tstrb),
        .sig_dre_halted(sig_dre_halted),
        .sig_last_xfer_valid(sig_last_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg({I_XD_FIFO_n_96,I_XD_FIFO_n_97}),
        .sig_tlast_out_reg_0({I_XD_FIFO_n_98,I_XD_FIFO_n_99}),
        .sig_tlast_out_reg_1(sig_incr_dbeat_cntr),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .\sig_xfer_len_reg_reg[7] (\sig_xfer_len_reg_reg[7] ),
        .wr_en(sig_clr_dbc_reg));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[0]),
        .O(p_0_in_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[0]),
        .I1(sig_burst_dbeat_cntr_reg[1]),
        .O(p_0_in_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[0]),
        .I1(sig_burst_dbeat_cntr_reg[1]),
        .I2(sig_burst_dbeat_cntr_reg[2]),
        .O(p_0_in_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sig_burst_dbeat_cntr[3]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[1]),
        .I1(sig_burst_dbeat_cntr_reg[0]),
        .I2(sig_burst_dbeat_cntr_reg[2]),
        .I3(sig_burst_dbeat_cntr_reg[3]),
        .O(p_0_in_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sig_burst_dbeat_cntr[4]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[2]),
        .I1(sig_burst_dbeat_cntr_reg[0]),
        .I2(sig_burst_dbeat_cntr_reg[1]),
        .I3(sig_burst_dbeat_cntr_reg[3]),
        .I4(sig_burst_dbeat_cntr_reg[4]),
        .O(p_0_in_1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sig_burst_dbeat_cntr[5]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[3]),
        .I1(sig_burst_dbeat_cntr_reg[1]),
        .I2(sig_burst_dbeat_cntr_reg[0]),
        .I3(sig_burst_dbeat_cntr_reg[2]),
        .I4(sig_burst_dbeat_cntr_reg[4]),
        .I5(sig_burst_dbeat_cntr_reg[5]),
        .O(p_0_in_1[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sig_burst_dbeat_cntr[6]_i_3 
       (.I0(sig_burst_dbeat_cntr_reg[4]),
        .I1(sig_burst_dbeat_cntr_reg[2]),
        .I2(\sig_burst_dbeat_cntr[6]_i_4_n_0 ),
        .I3(sig_burst_dbeat_cntr_reg[3]),
        .I4(sig_burst_dbeat_cntr_reg[5]),
        .I5(sig_burst_dbeat_cntr_reg[6]),
        .O(p_0_in_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_burst_dbeat_cntr[6]_i_4 
       (.I0(sig_burst_dbeat_cntr_reg[1]),
        .I1(sig_burst_dbeat_cntr_reg[0]),
        .O(\sig_burst_dbeat_cntr[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_incr_dbeat_cntr),
        .D(p_0_in_1[0]),
        .Q(sig_burst_dbeat_cntr_reg[0]),
        .R(I_XD_FIFO_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_incr_dbeat_cntr),
        .D(p_0_in_1[1]),
        .Q(sig_burst_dbeat_cntr_reg[1]),
        .R(I_XD_FIFO_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_incr_dbeat_cntr),
        .D(p_0_in_1[2]),
        .Q(sig_burst_dbeat_cntr_reg[2]),
        .R(I_XD_FIFO_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_incr_dbeat_cntr),
        .D(p_0_in_1[3]),
        .Q(sig_burst_dbeat_cntr_reg[3]),
        .R(I_XD_FIFO_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_incr_dbeat_cntr),
        .D(p_0_in_1[4]),
        .Q(sig_burst_dbeat_cntr_reg[4]),
        .R(I_XD_FIFO_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_incr_dbeat_cntr),
        .D(p_0_in_1[5]),
        .Q(sig_burst_dbeat_cntr_reg[5]),
        .R(I_XD_FIFO_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_incr_dbeat_cntr),
        .D(p_0_in_1[6]),
        .Q(sig_burst_dbeat_cntr_reg[6]),
        .R(I_XD_FIFO_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .D(\sig_byte_cntr_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(I_XD_FIFO_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .D(I_XD_FIFO_n_87),
        .Q(sig_byte_cntr[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .D(\sig_byte_cntr_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(I_XD_FIFO_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .D(\sig_byte_cntr_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(I_XD_FIFO_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .D(\sig_byte_cntr_reg[3]_0 [3]),
        .Q(sig_byte_cntr[3]),
        .R(I_XD_FIFO_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .D(I_XD_FIFO_n_93),
        .Q(sig_byte_cntr[4]),
        .R(I_XD_FIFO_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .D(I_XD_FIFO_n_92),
        .Q(sig_byte_cntr[5]),
        .R(I_XD_FIFO_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .D(I_XD_FIFO_n_91),
        .Q(sig_byte_cntr[6]),
        .R(I_XD_FIFO_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .D(I_XD_FIFO_n_90),
        .Q(sig_byte_cntr[7]),
        .R(I_XD_FIFO_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .D(I_XD_FIFO_n_89),
        .Q(sig_byte_cntr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .D(I_XD_FIFO_n_88),
        .Q(sig_byte_cntr[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sig_clr_dbc_reg_i_2
       (.I0(sig_burst_dbeat_cntr_reg[6]),
        .I1(sig_burst_dbeat_cntr_reg[4]),
        .I2(sig_burst_dbeat_cntr_reg[5]),
        .I3(\sig_burst_dbeat_cntr[6]_i_4_n_0 ),
        .I4(sig_burst_dbeat_cntr_reg[3]),
        .I5(sig_burst_dbeat_cntr_reg[2]),
        .O(sig_dbc_max__4));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_eop),
        .Q(sig_dre2ibtt_eop_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_tlast_reg_reg_0),
        .Q(sig_dre2ibtt_tlast_reg),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ),
        .O(sig_data_fifo_data_in[73]));
  LUT2 #(
    .INIT(4'hE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ),
        .O(sig_data_fifo_data_in[72]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module design_1_axi_vdma_0_0_axi_datamover_mssai_skid_buf
   (out,
    sig_s_ready_out_reg_0,
    sig_m_valid_out_reg_0,
    sig_s_ready_dup3_reg_0,
    sig_s_ready_dup4_reg_0,
    sig_last_skid_reg,
    \sig_strb_skid_reg_reg[1]_0 ,
    \sig_strb_skid_reg_reg[2]_0 ,
    SR,
    lsig_strm_eop_asserted8_out,
    sig_m_valid_out_reg_1,
    sig_flush_db1_reg,
    rd_en,
    sig_tlast_sent05_out,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_eop_sent1_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    lsig_clr_absorb2tlast,
    sig_scatter2drc_eop,
    sig_gated_fifo_freeze_out__1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \sig_strb_reg_out_reg[3]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
    \sig_strb_reg_out_reg[3]_1 ,
    \sig_data_reg_out_reg[31]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    E,
    sig_last_skid_mux_out,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_dre2scatter_tready,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ,
    sig_eop_halt_xfer,
    Q,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ,
    empty,
    sig_init_reg,
    sig_strm_tready1_out,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \sig_mssa_index_reg_out_reg[1]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output sig_m_valid_out_reg_0;
  output sig_s_ready_dup3_reg_0;
  output sig_s_ready_dup4_reg_0;
  output sig_last_skid_reg;
  output \sig_strb_skid_reg_reg[1]_0 ;
  output \sig_strb_skid_reg_reg[2]_0 ;
  output [0:0]SR;
  output lsig_strm_eop_asserted8_out;
  output sig_m_valid_out_reg_1;
  output sig_flush_db1_reg;
  output rd_en;
  output sig_tlast_sent05_out;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output sig_eop_sent1_out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output lsig_clr_absorb2tlast;
  output sig_scatter2drc_eop;
  output sig_gated_fifo_freeze_out__1;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [3:0]\sig_strb_reg_out_reg[3]_0 ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  output [8:0]\sig_strb_reg_out_reg[3]_1 ;
  output [23:0]\sig_data_reg_out_reg[31]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [36:0]dout;
  input [0:0]E;
  input sig_last_skid_mux_out;
  input \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  input sig_dre2scatter_tready;
  input \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  input \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  input \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ;
  input sig_eop_halt_xfer;
  input [0:0]Q;
  input \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  input empty;
  input sig_init_reg;
  input sig_strm_tready1_out;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input [1:0]\sig_mssa_index_reg_out_reg[1]_0 ;

  wire [0:0]E;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [36:0]dout;
  wire empty;
  wire lsig_clr_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire lsig_strm_eop_asserted8_out;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  wire [23:0]\sig_data_reg_out_reg[31]_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_dre2scatter_tready;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent1_out;
  wire sig_flush_db1_reg;
  wire sig_gated_fifo_freeze_out__1;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire [1:0]sig_mssa_index;
  wire [1:0]\sig_mssa_index_reg_out_reg[1]_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_scatter2drc_eop;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [8:0]\sig_strb_reg_out_reg[3]_1 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg_reg[1]_0 ;
  wire \sig_strb_skid_reg_reg[2]_0 ;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire sig_strm_tready1_out;
  wire sig_tlast_sent05_out;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  assign sig_s_ready_dup3_reg_0 = sig_s_ready_dup3;
  assign sig_s_ready_dup4_reg_0 = sig_s_ready_dup4;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT6 #(
    .INIT(64'h00000000EEEEEEFE)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] ),
        .I2(sig_m_valid_out),
        .I3(sig_eop_halt_xfer),
        .I4(Q),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .O(sig_flush_db1_reg));
  LUT4 #(
    .INIT(16'h0200)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_3 
       (.I0(lsig_strm_eop_asserted8_out),
        .I1(Q),
        .I2(sig_eop_halt_xfer),
        .I3(sig_m_valid_out),
        .O(sig_scatter2drc_eop));
  LUT5 #(
    .INIT(32'h08C8C8C8)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(lsig_set_absorb2tlast),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .I2(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I3(sig_m_valid_out),
        .I4(sig_strm_tlast),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'h55555555DFFFDDDD)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [0]),
        .I3(\sig_strb_reg_out_reg[3]_0 [0]),
        .I4(sig_m_valid_out_reg_1),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  LUT6 #(
    .INIT(64'h55555555DFFFDDDD)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .I3(\sig_strb_reg_out_reg[3]_0 [1]),
        .I4(sig_m_valid_out_reg_1),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3));
  LUT6 #(
    .INIT(64'h55555555DFFFDDDD)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .I3(\sig_strb_reg_out_reg[3]_0 [2]),
        .I4(sig_m_valid_out_reg_1),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  LUT3 #(
    .INIT(8'h70)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3 
       (.I0(\sig_strb_reg_out_reg[3]_0 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [3]),
        .I2(\INFERRED_GEN.cnt_i_reg[4] ),
        .O(\sig_strb_reg_out_reg[3]_1 [8]));
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4 
       (.I0(sig_m_valid_out),
        .I1(sig_eop_halt_xfer),
        .I2(Q),
        .O(sig_m_valid_out_reg_1));
  LUT6 #(
    .INIT(64'h55555555DFFFDDDD)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [3]),
        .I3(\sig_strb_reg_out_reg[3]_0 [3]),
        .I4(sig_m_valid_out_reg_1),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2));
  LUT5 #(
    .INIT(32'h000E0000)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3 
       (.I0(lsig_strm_eop_asserted8_out),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [8]),
        .I2(Q),
        .I3(sig_eop_halt_xfer),
        .I4(sig_m_valid_out),
        .O(\INFERRED_GEN.cnt_i_reg[4] ));
  LUT6 #(
    .INIT(64'hDF0D000000000000)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4 
       (.I0(sig_mssa_index[0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [4]),
        .I2(sig_mssa_index[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [5]),
        .I4(sig_m_valid_out),
        .I5(sig_strm_tlast),
        .O(lsig_strm_eop_asserted8_out));
  LUT6 #(
    .INIT(64'hF2222222FFFFFFFF)) 
    \sig_btt_cntr[15]_i_1__0 
       (.I0(lsig_set_absorb2tlast),
        .I1(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I2(lsig_strm_eop_asserted8_out),
        .I3(sig_m_valid_out_reg_1),
        .I4(sig_dre2scatter_tready),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .O(SR));
  LUT6 #(
    .INIT(64'h04040C0400000000)) 
    \sig_btt_cntr[15]_i_4__0 
       (.I0(sig_strm_tlast),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [7]),
        .I2(Q),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [6]),
        .I4(lsig_strm_eop_asserted8_out),
        .I5(sig_m_valid_out),
        .O(lsig_set_absorb2tlast));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    sig_cmd_full_i_2
       (.I0(\INFERRED_GEN.cnt_i_reg[4] ),
        .I1(lsig_set_absorb2tlast),
        .I2(sig_dre2scatter_tready),
        .I3(Q),
        .I4(sig_eop_halt_xfer),
        .I5(sig_m_valid_out),
        .O(sig_tlast_sent05_out));
  LUT3 #(
    .INIT(8'h80)) 
    sig_cmd_full_i_3
       (.I0(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I1(sig_m_valid_out),
        .I2(sig_strm_tlast),
        .O(lsig_clr_absorb2tlast));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(dout[0]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(dout[10]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(dout[11]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(dout[12]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(dout[13]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(dout[14]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(dout[15]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(dout[16]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(dout[17]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(dout[18]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(dout[19]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(dout[1]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(dout[20]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(dout[21]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(dout[22]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(dout[23]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(dout[24]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(dout[25]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(dout[26]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(dout[27]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(dout[28]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(dout[29]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(dout[2]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(dout[30]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(sig_data_skid_reg[31]),
        .I1(dout[31]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'h20)) 
    \sig_data_reg_out[31]_i_4 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [6]),
        .I1(lsig_strm_eop_asserted8_out),
        .I2(sig_m_valid_out),
        .O(sig_gated_fifo_freeze_out__1));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(dout[3]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(dout[4]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(dout[5]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(dout[6]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(dout[7]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(dout[8]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(dout[9]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_strb_reg_out_reg[3]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_strb_reg_out_reg[3]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_strb_reg_out_reg[3]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_strb_reg_out_reg[3]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_strb_reg_out_reg[3]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_strb_reg_out_reg[3]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_strb_reg_out_reg[3]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_strb_reg_out_reg[3]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    sig_eop_sent_reg_i_1
       (.I0(sig_dre2scatter_tready),
        .I1(sig_m_valid_out_reg_1),
        .I2(lsig_strm_eop_asserted8_out),
        .I3(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I4(lsig_set_absorb2tlast),
        .O(sig_eop_sent1_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h000000005DDD0000)) 
    sig_m_valid_dup_i_1__0
       (.I0(empty),
        .I1(sig_m_valid_dup),
        .I2(sig_strm_tready1_out),
        .I3(sig_s_ready_dup),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .I5(sig_init_reg),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h84B4)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(sig_strb_skid_reg[2]),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_strb_skid_reg[3]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hA0F4)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(sig_strb_skid_reg[1]),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_strb_skid_reg[2]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_mssa_index_reg_out_reg[1]_0 [0]),
        .Q(sig_mssa_index[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_mssa_index_reg_out_reg[1]_0 [1]),
        .Q(sig_mssa_index[1]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFFEEAE)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(empty),
        .I4(sig_strm_tready1_out),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__2 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__2 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__2 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[3]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[3]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[3]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[3]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    xpm_fifo_sync_inst_i_39
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module design_1_axi_vdma_0_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_rst2all_stop_request,
    sig_stream_rst,
    sig_halt_cmplt_reg_0,
    s2mm_halt_cmplt,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg_0,
    s2mm_halt,
    s2mm_dmacr,
    datamover_idle,
    sig_clr_dbc_reg,
    lsig_end_of_cmd_reg,
    sig_wsc2rst_stop_cmplt,
    sig_addr2wsc_calc_error,
    sig_halt_cmplt_reg_1,
    sig_addr_reg_empty,
    sig_data2rst_stop_cmplt);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_rst2all_stop_request;
  output sig_stream_rst;
  output sig_halt_cmplt_reg_0;
  output s2mm_halt_cmplt;
  output [0:0]SR;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg_0;
  input s2mm_halt;
  input [0:0]s2mm_dmacr;
  input datamover_idle;
  input sig_clr_dbc_reg;
  input lsig_end_of_cmd_reg;
  input sig_wsc2rst_stop_cmplt;
  input sig_addr2wsc_calc_error;
  input sig_halt_cmplt_reg_1;
  input sig_addr_reg_empty;
  input sig_data2rst_stop_cmplt;

  wire [0:0]SR;
  wire datamover_idle;
  wire lsig_end_of_cmd_reg;
  wire m_axi_s2mm_aclk;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_clr_dbc_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire sig_data2rst_stop_cmplt;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_stream_rst;
  wire sig_wsc2rst_stop_cmplt;

  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(lsig_end_of_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  LUT4 #(
    .INIT(16'hCF88)) 
    datamover_idle_i_1
       (.I0(s2mm_halt_cmplt),
        .I1(s2mm_halt),
        .I2(s2mm_dmacr),
        .I3(datamover_idle),
        .O(sig_halt_cmplt_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \sig_byte_cntr[10]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_clr_dbc_reg),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0800000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_wsc2rst_stop_cmplt),
        .I1(sig_addr2wsc_calc_error),
        .I2(sig_halt_cmplt_reg_1),
        .I3(sig_addr_reg_empty),
        .I4(sig_data2rst_stop_cmplt),
        .I5(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_dre" *) 
module design_1_axi_vdma_0_0_axi_datamover_s2mm_dre
   (sig_flush_db1_reg_0,
    sig_flush_db2_reg_0,
    sig_dre2ibtt_tvalid,
    sig_dre_halted_reg_0,
    sig_tlast_out_reg_0,
    Q,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ,
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ,
    D,
    CO,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ,
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ,
    lsig_pull_new_offset__1,
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg ,
    sig_cmdcntl_sm_state_ns111_out__1,
    sig_final_mux_has_tlast,
    sig_dre2ibtt_eop,
    sig_flush_db1_reg_1,
    m_axi_s2mm_aclk,
    sig_flush_db2_reg_1,
    sig_dre_tvalid_i_reg_0,
    sig_tlast_out_reg_1,
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ,
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ,
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ,
    sig_ld_byte_cntr,
    S,
    \sig_byte_cntr_reg[3] ,
    sig_sf_strt_addr_offset,
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1 ,
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2 ,
    lsig_eop_reg,
    lsig_set_eop,
    sig_dre_halted_reg_1,
    sig_dre_halted_reg_2,
    sig_scatter2drc_cmd_ready,
    sig_sm_pop_cmd_fifo_reg,
    lsig_pullreg_empty,
    sig_scatter2dre_src_align,
    out,
    sig_stream_rst,
    SR,
    E,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 );
  output sig_flush_db1_reg_0;
  output sig_flush_db2_reg_0;
  output sig_dre2ibtt_tvalid;
  output sig_dre_halted_reg_0;
  output sig_tlast_out_reg_0;
  output [8:0]Q;
  output [8:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  output [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  output [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ;
  output [0:0]D;
  output [0:0]CO;
  output [3:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ;
  output \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  output lsig_pull_new_offset__1;
  output \GEN_INCLUDE_DRE.lsig_eop_reg_reg ;
  output sig_cmdcntl_sm_state_ns111_out__1;
  output sig_final_mux_has_tlast;
  output sig_dre2ibtt_eop;
  input sig_flush_db1_reg_1;
  input m_axi_s2mm_aclk;
  input sig_flush_db2_reg_1;
  input sig_dre_tvalid_i_reg_0;
  input sig_tlast_out_reg_1;
  input \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ;
  input \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ;
  input \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ;
  input sig_ld_byte_cntr;
  input [0:0]S;
  input [2:0]\sig_byte_cntr_reg[3] ;
  input sig_sf_strt_addr_offset;
  input \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1 ;
  input \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2 ;
  input lsig_eop_reg;
  input lsig_set_eop;
  input sig_dre_halted_reg_1;
  input sig_dre_halted_reg_2;
  input sig_scatter2drc_cmd_ready;
  input [0:0]sig_sm_pop_cmd_fifo_reg;
  input lsig_pullreg_empty;
  input [1:0]sig_scatter2dre_src_align;
  input [1:0]out;
  input sig_stream_rst;
  input [0:0]SR;
  input [0:0]E;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  input [8:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  input [8:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 ;
  wire \GEN_INCLUDE_DRE.lsig_eop_reg_reg ;
  wire \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ;
  wire \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ;
  wire \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1 ;
  wire \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 ;
  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ;
  wire [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ;
  wire [3:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ;
  wire [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ;
  wire [8:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  wire [8:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire lsig_eop_reg;
  wire lsig_pull_new_offset__1;
  wire lsig_pullreg_empty;
  wire lsig_set_eop;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire p_0_in14_in;
  wire \sig_byte_cntr[3]_i_2_n_0 ;
  wire \sig_byte_cntr[3]_i_3_n_0 ;
  wire \sig_byte_cntr[3]_i_4_n_0 ;
  wire \sig_byte_cntr[3]_i_6_n_0 ;
  wire \sig_byte_cntr[3]_i_7_n_0 ;
  wire \sig_byte_cntr[3]_i_8_n_0 ;
  wire [2:0]\sig_byte_cntr_reg[3] ;
  wire \sig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_3 ;
  wire sig_cmdcntl_sm_state_ns111_out__1;
  wire sig_cntl_accept;
  wire [9:0]\sig_delay_mux_bus[0]_14 ;
  wire [8:8]\sig_delay_mux_bus[0]_15 ;
  wire [9:0]\sig_delay_mux_bus[1]_16 ;
  wire [8:8]\sig_delay_mux_bus[1]_17 ;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted_i_1_n_0;
  wire sig_dre_halted_reg_0;
  wire sig_dre_halted_reg_1;
  wire sig_dre_halted_reg_2;
  wire sig_dre_tvalid_i_i_4_n_0;
  wire sig_dre_tvalid_i_reg_0;
  wire [7:0]\sig_final_mux_bus[0]_10 ;
  wire [8:8]\sig_final_mux_bus[0]_11 ;
  wire [7:0]\sig_final_mux_bus[1]_6 ;
  wire [8:8]\sig_final_mux_bus[1]_7 ;
  wire [7:0]\sig_final_mux_bus[2]_18 ;
  wire [8:8]\sig_final_mux_bus[2]_19 ;
  wire [9:9]\sig_final_mux_bus[2]__0 ;
  wire [7:0]\sig_final_mux_bus[3]_13 ;
  wire sig_final_mux_has_tlast;
  wire sig_flush_db1_reg_0;
  wire sig_flush_db1_reg_1;
  wire sig_flush_db2_reg_0;
  wire sig_flush_db2_reg_1;
  wire sig_ld_byte_cntr;
  wire [9:9]\sig_pass_mux_bus[3]__0 ;
  wire sig_scatter2drc_cmd_ready;
  wire [1:0]sig_scatter2dre_src_align;
  wire sig_sf_strt_addr_offset;
  wire [1:0]sig_shift_case_reg;
  wire [0:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire sig_tlast_out_reg_0;
  wire sig_tlast_out_reg_1;

  LUT5 #(
    .INIT(32'h20222020)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_3 
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(sig_sm_pop_cmd_fifo_reg),
        .I2(sig_dre_halted_reg_0),
        .I3(sig_dre_halted_reg_1),
        .I4(sig_flush_db2_reg_0),
        .O(sig_cmdcntl_sm_state_ns111_out__1));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [0]),
        .O(\sig_delay_mux_bus[0]_14 [0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [1]),
        .O(\sig_delay_mux_bus[0]_14 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [2]),
        .O(\sig_delay_mux_bus[0]_14 [2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [3]),
        .O(\sig_delay_mux_bus[0]_14 [3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [4]),
        .O(\sig_delay_mux_bus[0]_14 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [5]),
        .O(\sig_delay_mux_bus[0]_14 [5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [6]),
        .O(\sig_delay_mux_bus[0]_14 [6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [7]),
        .O(\sig_delay_mux_bus[0]_14 [7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1 
       (.I0(p_0_in14_in),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .O(\sig_delay_mux_bus[0]_15 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1 
       (.I0(\sig_delay_mux_bus[0]_15 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .I2(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I4(p_0_in14_in),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [9]),
        .O(\sig_delay_mux_bus[0]_14 [9]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_14 [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [0]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_14 [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [1]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_14 [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [2]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_14 [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [3]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_14 [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [4]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_14 [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [5]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_14 [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [6]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_14 [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [7]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_15 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [8]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_14 [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [9]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_16 [0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_16 [1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_16 [2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_16 [3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [4]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_16 [4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_16 [5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [6]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_16 [6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [7]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_16 [7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .I1(p_0_in14_in),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_17 ));
  LUT5 #(
    .INIT(32'h5300FFFF)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .I1(p_0_in14_in),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .I4(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE400)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2 
       (.I0(sig_shift_case_reg[0]),
        .I1(p_0_in14_in),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_16 [9]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_16 [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [0]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_16 [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [1]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_16 [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [2]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_16 [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [3]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_16 [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [4]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_16 [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [5]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_16 [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [6]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_16 [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [7]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_17 ),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [8]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_16 [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [9]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1 
       (.I0(p_0_in14_in),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .I2(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2 
       (.I0(p_0_in14_in),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(p_0_in14_in),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hCCCC0888)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_i_1 
       (.I0(lsig_eop_reg),
        .I1(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ),
        .I2(\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ),
        .I3(sig_tlast_out_reg_0),
        .I4(lsig_set_eop),
        .O(\GEN_INCLUDE_DRE.lsig_eop_reg_reg ));
  LUT5 #(
    .INIT(32'hC000A0A0)) 
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg[0]_i_1 
       (.I0(sig_sf_strt_addr_offset),
        .I1(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1 ),
        .I2(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ),
        .I3(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2 ),
        .I4(lsig_pull_new_offset__1),
        .O(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_2 
       (.I0(\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ),
        .I1(sig_tlast_out_reg_0),
        .I2(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2 ),
        .I3(lsig_pullreg_empty),
        .O(lsig_pull_new_offset__1));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [0]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [1]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [2]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [3]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [4]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [5]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [6]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [7]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [8]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [9]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [0]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [1]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [2]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [3]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [4]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [5]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [6]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [7]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [0]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [0]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [1]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [1]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [2]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [2]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [3]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [3]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [4]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [4]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [5]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [5]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [6]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [6]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [7]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [7]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [8]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [9]),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [0]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [1]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [2]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [3]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [4]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [5]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [6]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [7]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(1'b1),
        .Q(p_0_in14_in),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [8]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1 
       (.I0(out[0]),
        .I1(sig_scatter2dre_src_align[0]),
        .I2(sig_cntl_accept),
        .I3(sig_shift_case_reg[0]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4BB4FFFF4BB40000)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(sig_scatter2dre_src_align[1]),
        .I4(sig_cntl_accept),
        .I5(sig_shift_case_reg[1]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2 
       (.I0(sig_dre_halted_reg_2),
        .I1(sig_flush_db2_reg_0),
        .I2(sig_dre_halted_reg_1),
        .I3(sig_dre_halted_reg_0),
        .O(sig_cntl_accept));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ),
        .Q(sig_shift_case_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ),
        .Q(sig_shift_case_reg[1]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [0]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[0]_10 [0]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[0]_10 [1]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [2]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[0]_10 [2]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [3]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[0]_10 [3]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[0]_10 [4]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [5]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[0]_10 [5]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [6]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[0]_10 [6]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [7]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[0]_10 [7]));
  LUT6 #(
    .INIT(64'h55530000FFFFFFFF)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ),
        .I5(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFE100000)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [8]),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[0]_11 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_10 [0]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_10 [1]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_10 [2]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_10 [3]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_10 [4]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_10 [5]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_10 [6]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_10 [7]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_11 ),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [0]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\sig_final_mux_bus[1]_6 [0]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\sig_final_mux_bus[1]_6 [1]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [2]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [2]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\sig_final_mux_bus[1]_6 [2]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [3]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [3]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\sig_final_mux_bus[1]_6 [3]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [4]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [4]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\sig_final_mux_bus[1]_6 [4]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [5]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [5]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\sig_final_mux_bus[1]_6 [5]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [6]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [6]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\sig_final_mux_bus[1]_6 [6]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [7]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [7]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\sig_final_mux_bus[1]_6 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1 
       (.I0(\sig_final_mux_bus[1]_7 ),
        .I1(\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ),
        .I2(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFFAC00A00000000)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [8]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [8]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\sig_final_mux_bus[1]_7 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_6 [0]),
        .Q(Q[0]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_6 [1]),
        .Q(Q[1]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_6 [2]),
        .Q(Q[2]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_6 [3]),
        .Q(Q[3]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_6 [4]),
        .Q(Q[4]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_6 [5]),
        .Q(Q[5]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_6 [6]),
        .Q(Q[6]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_6 [7]),
        .Q(Q[7]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_7 ),
        .Q(Q[8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB3BCB0BF838C808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [0]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [0]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [0]),
        .O(\sig_final_mux_bus[2]_18 [0]));
  LUT6 #(
    .INIT(64'hFB3BCB0BF838C808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [1]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [1]),
        .O(\sig_final_mux_bus[2]_18 [1]));
  LUT6 #(
    .INIT(64'hFB3BCB0BF838C808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [2]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [2]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [2]),
        .O(\sig_final_mux_bus[2]_18 [2]));
  LUT6 #(
    .INIT(64'hFB3BCB0BF838C808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [3]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [3]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [3]),
        .O(\sig_final_mux_bus[2]_18 [3]));
  LUT6 #(
    .INIT(64'hFB3BCB0BF838C808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [4]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [4]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [4]),
        .O(\sig_final_mux_bus[2]_18 [4]));
  LUT6 #(
    .INIT(64'hFB3BCB0BF838C808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [5]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [5]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [5]),
        .O(\sig_final_mux_bus[2]_18 [5]));
  LUT6 #(
    .INIT(64'hFB3BCB0BF838C808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [6]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [6]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [6]),
        .O(\sig_final_mux_bus[2]_18 [6]));
  LUT6 #(
    .INIT(64'hFB3BCB0BF838C808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [7]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [7]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [7]),
        .O(\sig_final_mux_bus[2]_18 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1 
       (.I0(\sig_final_mux_bus[2]_19 ),
        .I1(\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ),
        .I2(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2 
       (.I0(\sig_final_mux_bus[2]_19 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ));
  LUT6 #(
    .INIT(64'hFB3BCB0BF838C808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [8]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .O(\sig_final_mux_bus[2]_19 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_18 [0]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_18 [1]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_18 [2]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_18 [3]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_18 [4]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_18 [5]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_18 [6]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_18 [7]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_19 ),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [0]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\sig_final_mux_bus[3]_13 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [1]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\sig_final_mux_bus[3]_13 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [2]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\sig_final_mux_bus[3]_13 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [3]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\sig_final_mux_bus[3]_13 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [4]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [4]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\sig_final_mux_bus[3]_13 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [5]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\sig_final_mux_bus[3]_13 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [6]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [6]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\sig_final_mux_bus[3]_13 [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [7]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [7]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\sig_final_mux_bus[3]_13 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1 
       (.I0(D),
        .I1(\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ),
        .I2(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2 
       (.I0(D),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I1(p_0_in14_in),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(D));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_13 [0]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_13 [1]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_13 [2]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_13 [3]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_13 [4]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_13 [5]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_13 [6]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_13 [7]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(D),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \sig_byte_cntr[3]_i_2 
       (.I0(Q[8]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .I2(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I4(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00003A08)) 
    \sig_byte_cntr[3]_i_3 
       (.I0(Q[8]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I4(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00002916)) 
    \sig_byte_cntr[3]_i_4 
       (.I0(Q[8]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I4(sig_ld_byte_cntr),
        .O(\sig_byte_cntr[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD222222222222222)) 
    \sig_byte_cntr[3]_i_6 
       (.I0(\sig_byte_cntr_reg[3] [2]),
        .I1(sig_ld_byte_cntr),
        .I2(Q[8]),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .O(\sig_byte_cntr[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h22DDD2D22222D222)) 
    \sig_byte_cntr[3]_i_7 
       (.I0(\sig_byte_cntr_reg[3] [1]),
        .I1(sig_ld_byte_cntr),
        .I2(Q[8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .O(\sig_byte_cntr[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h22D2D22D222D2DD2)) 
    \sig_byte_cntr[3]_i_8 
       (.I0(\sig_byte_cntr_reg[3] [0]),
        .I1(sig_ld_byte_cntr),
        .I2(Q[8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .O(\sig_byte_cntr[3]_i_8_n_0 ));
  CARRY4 \sig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({CO,\sig_byte_cntr_reg[3]_i_1_n_1 ,\sig_byte_cntr_reg[3]_i_1_n_2 ,\sig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_byte_cntr[3]_i_2_n_0 ,\sig_byte_cntr[3]_i_3_n_0 ,\sig_byte_cntr[3]_i_4_n_0 }),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ),
        .S({S,\sig_byte_cntr[3]_i_6_n_0 ,\sig_byte_cntr[3]_i_7_n_0 ,\sig_byte_cntr[3]_i_8_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_dre2ibtt_eop_reg_i_1
       (.I0(lsig_eop_reg),
        .I1(\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ),
        .I2(sig_tlast_out_reg_0),
        .O(sig_dre2ibtt_eop));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h3333BFBB)) 
    sig_dre_halted_i_1
       (.I0(sig_dre_halted_reg_0),
        .I1(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 ),
        .I2(sig_dre_halted_reg_1),
        .I3(sig_flush_db2_reg_0),
        .I4(sig_dre_halted_reg_2),
        .O(sig_dre_halted_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre_halted_i_1_n_0),
        .Q(sig_dre_halted_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEFA)) 
    sig_dre_tvalid_i_i_2
       (.I0(\sig_pass_mux_bus[3]__0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [9]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [9]),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(sig_dre_tvalid_i_i_4_n_0),
        .O(sig_final_mux_has_tlast));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    sig_dre_tvalid_i_i_3
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [9]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .O(\sig_pass_mux_bus[3]__0 ));
  LUT6 #(
    .INIT(64'hFAFFFFEEFAAAAAEE)) 
    sig_dre_tvalid_i_i_4
       (.I0(\sig_final_mux_bus[2]__0 ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [9]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [9]),
        .O(sig_dre_tvalid_i_i_4_n_0));
  LUT6 #(
    .INIT(64'hFB3BCB0BF838C808)) 
    sig_dre_tvalid_i_i_5
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [9]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [9]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [9]),
        .O(\sig_final_mux_bus[2]__0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre_tvalid_i_reg_0),
        .Q(sig_dre2ibtt_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_reg_1),
        .Q(sig_flush_db1_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_reg_1),
        .Q(sig_flush_db2_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_tlast_out_reg_1),
        .Q(sig_tlast_out_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module design_1_axi_vdma_0_0_axi_datamover_s2mm_full_wrap
   (FIFO_Full_reg,
    out,
    sig_child_error_reg,
    sig_calc2dm_calc_err,
    sig_csm_pop_child_cmd,
    sig_psm_halt,
    sig_input_reg_empty,
    sig_child_burst_type_reg,
    sig_child_qual_burst_type,
    sig_child_qual_error_reg,
    sig_s_ready_out_reg,
    sig_s_ready_dup3_reg,
    sig_s_ready_dup4_reg,
    sig_last_skid_reg,
    sig_eop_sent1_out,
    sig_ld_cmd,
    \sig_realign_strt_offset_reg_reg[0] ,
    sig_sm_ld_dre_cmd,
    full,
    sig_dre2ibtt_tlast,
    sig_xfer_calc_err_reg_reg,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_next_calc_error_reg,
    \sig_addr_posted_cntr_reg[2] ,
    sig_next_cmd_cmplt_reg,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request,
    sig_halt_reg,
    sig_flush_db1,
    sig_flush_db2,
    sig_dre2ibtt_tvalid,
    lsig_absorb2tlast,
    ld_btt_cntr_reg1,
    ld_btt_cntr_reg2,
    ld_btt_cntr_reg3,
    sig_cmd_full,
    sig_scatter2drc_cmd_ready,
    lsig_pullreg_empty,
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg ,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ,
    sig_sf_strt_addr_offset,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    lsig_0ffset_cntr,
    lsig_packer_full,
    sig_last_dbeat_reg,
    sig_single_dbeat_reg,
    sig_data2wsc_valid,
    in,
    undrflo_err0,
    Q,
    ovrflo_err0,
    E,
    sig_halt_cmplt_reg,
    s2mm_halt_cmplt,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    D,
    sig_scatter2dre_tvalid,
    sig_flush_db1_reg,
    sig_pipeline_halt__1,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \sig_pass_mux_bus[3]_12 ,
    O414,
    rd_en,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    sig_inhibit_rdy_n,
    sig_btt_is_zero,
    sig_valid_fifo_ld12_out,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    lsig_pull_new_offset__1,
    sig_new_len_eq_0__6,
    sig_single_dbeat,
    m_axi_s2mm_bready,
    sig_wsc2data_ready,
    sig_tlast_sent05_out,
    sig_final_mux_has_tlast,
    sig_tstrb_fifo_rdy,
    lsig_clr_absorb2tlast,
    lsig_set_packer_full6_out__1,
    sig_set_push2wsc,
    sig_first_dbeat1__0,
    m_axi_s2mm_aclk,
    p_0_in,
    dout,
    sig_last_skid_mux_out,
    p_0_in_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg,
    sig_calc_error_reg_reg,
    sig_child_qual_burst_type_reg,
    sig_child_qual_error_reg_reg,
    sig_flush_db1_reg_0,
    sig_flush_db2_reg,
    sig_dre_tvalid_i_reg,
    sig_tlast_out_reg,
    ld_btt_cntr_reg1_reg,
    ld_btt_cntr_reg2_reg,
    ld_btt_cntr_reg3_reg,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ,
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0 ,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_PACKING.lsig_packer_full_reg ,
    sig_last_dbeat_reg_0,
    sig_single_dbeat_reg_0,
    sig_push_to_wsc_reg,
    sig_data2wsc_calc_err_reg,
    sig_data2wsc_cmd_cmplt_reg,
    sig_halt_reg_reg,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    cmnd_wr,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    s2mm_dmacr,
    datamover_idle,
    m_axi_s2mm_awready,
    empty,
    m_axi_s2mm_wready,
    \sig_input_addr_reg_reg[31] ,
    m_axi_s2mm_bresp,
    \sig_mssa_index_reg_out_reg[1] ,
    s_axis_s2mm_cmd_tvalid,
    m_axis_s2mm_sts_tready,
    m_axi_s2mm_bvalid);
  output FIFO_Full_reg;
  output [0:0]out;
  output sig_child_error_reg;
  output sig_calc2dm_calc_err;
  output sig_csm_pop_child_cmd;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output sig_child_burst_type_reg;
  output sig_child_qual_burst_type;
  output sig_child_qual_error_reg;
  output sig_s_ready_out_reg;
  output sig_s_ready_dup3_reg;
  output sig_s_ready_dup4_reg;
  output sig_last_skid_reg;
  output sig_eop_sent1_out;
  output sig_ld_cmd;
  output [0:0]\sig_realign_strt_offset_reg_reg[0] ;
  output sig_sm_ld_dre_cmd;
  output full;
  output sig_dre2ibtt_tlast;
  output [0:0]sig_xfer_calc_err_reg_reg;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_next_calc_error_reg;
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_next_cmd_cmplt_reg;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request;
  output sig_halt_reg;
  output sig_flush_db1;
  output sig_flush_db2;
  output sig_dre2ibtt_tvalid;
  output lsig_absorb2tlast;
  output ld_btt_cntr_reg1;
  output ld_btt_cntr_reg2;
  output ld_btt_cntr_reg3;
  output sig_cmd_full;
  output sig_scatter2drc_cmd_ready;
  output lsig_pullreg_empty;
  output \GEN_INCLUDE_DRE.lsig_pushreg_full_reg ;
  output \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  output sig_sf_strt_addr_offset;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  output lsig_0ffset_cntr;
  output lsig_packer_full;
  output sig_last_dbeat_reg;
  output sig_single_dbeat_reg;
  output sig_data2wsc_valid;
  output [1:0]in;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output [0:0]E;
  output sig_halt_cmplt_reg;
  output s2mm_halt_cmplt;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output [0:0]D;
  output sig_scatter2dre_tvalid;
  output sig_flush_db1_reg;
  output sig_pipeline_halt__1;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  output [0:0]\sig_pass_mux_bus[3]_12 ;
  output [0:0]O414;
  output rd_en;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  output sig_inhibit_rdy_n;
  output sig_btt_is_zero;
  output sig_valid_fifo_ld12_out;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output lsig_pull_new_offset__1;
  output sig_new_len_eq_0__6;
  output sig_single_dbeat;
  output m_axi_s2mm_bready;
  output sig_wsc2data_ready;
  output sig_tlast_sent05_out;
  output sig_final_mux_has_tlast;
  output sig_tstrb_fifo_rdy;
  output lsig_clr_absorb2tlast;
  output lsig_set_packer_full6_out__1;
  output sig_set_push2wsc;
  output sig_first_dbeat1__0;
  input m_axi_s2mm_aclk;
  input p_0_in;
  input [36:0]dout;
  input sig_last_skid_mux_out;
  input p_0_in_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg;
  input sig_calc_error_reg_reg;
  input sig_child_qual_burst_type_reg;
  input sig_child_qual_error_reg_reg;
  input sig_flush_db1_reg_0;
  input sig_flush_db2_reg;
  input sig_dre_tvalid_i_reg;
  input sig_tlast_out_reg;
  input ld_btt_cntr_reg1_reg;
  input ld_btt_cntr_reg2_reg;
  input ld_btt_cntr_reg3_reg;
  input sig_cmd_full_reg;
  input sig_cmd_empty_reg;
  input \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ;
  input \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0 ;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  input \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  input \INCLUDE_PACKING.lsig_packer_full_reg ;
  input sig_last_dbeat_reg_0;
  input sig_single_dbeat_reg_0;
  input sig_push_to_wsc_reg;
  input sig_data2wsc_calc_err_reg;
  input sig_data2wsc_cmd_cmplt_reg;
  input sig_halt_reg_reg;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input cmnd_wr;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [0:0]s2mm_dmacr;
  input datamover_idle;
  input m_axi_s2mm_awready;
  input empty;
  input m_axi_s2mm_wready;
  input [48:0]\sig_input_addr_reg_reg[31] ;
  input [1:0]m_axi_s2mm_bresp;
  input [1:0]\sig_mssa_index_reg_out_reg[1] ;
  input s_axis_s2mm_cmd_tvalid;
  input m_axis_s2mm_sts_tready;
  input m_axi_s2mm_bvalid;

  wire [0:0]D;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ;
  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted ;
  wire \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  wire \GEN_INCLUDE_DRE.lsig_pushreg_full_reg ;
  wire \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_100 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_87 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_90 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_91 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_92 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_93 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_94 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_95 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_96 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_97 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_98 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_99 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  wire \INCLUDE_PACKING.lsig_packer_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire I_ADDR_CNTL_n_1;
  wire \I_CMD_FIFO/sig_init_done ;
  wire I_CMD_STATUS_n_6;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire I_RESET_n_5;
  wire I_RESET_n_6;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_29;
  wire I_WR_DATA_CNTL_n_9;
  wire I_WR_STATUS_CNTLR_n_26;
  wire I_WR_STATUS_CNTLR_n_27;
  wire I_WR_STATUS_CNTLR_n_28;
  wire I_WR_STATUS_CNTLR_n_29;
  wire [0:0]O414;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire dma_err;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [1:0]in;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg;
  wire lsig_0ffset_cntr;
  wire lsig_absorb2tlast;
  wire lsig_clr_absorb2tlast;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire lsig_packer_full;
  wire lsig_pull_new_offset__1;
  wire lsig_pullreg_empty;
  wire lsig_set_packer_full6_out__1;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire [0:0]out;
  wire ovrflo_err0;
  wire p_0_in;
  wire p_0_in_0;
  wire rd_en;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_addr_reg_empty;
  wire [10:6]sig_adjusted_addr_incr;
  wire sig_btt_is_zero;
  wire [2:0]sig_byte_cntr;
  wire sig_calc2dm_calc_err;
  wire sig_calc_error_reg_reg;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_burst_type_reg;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_burst_type_reg;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_tag_reg0;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_clr_dbc_reg;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire [7:0]sig_data2skid_wstrb;
  wire sig_data2skid_wvalid;
  wire [15:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err_reg;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;
  wire sig_dre2ibtt_eop;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [3:0]sig_dre2ibtt_tstrb;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_tvalid_i_reg;
  wire sig_eop_sent1_out;
  wire sig_final_mux_has_tlast;
  wire sig_first_dbeat1__0;
  wire sig_flush_db1;
  wire sig_flush_db1_reg;
  wire sig_flush_db1_reg_0;
  wire sig_flush_db2;
  wire sig_flush_db2_reg;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_halt_strb1__0;
  wire sig_ibtt2wdc_eop;
  wire [3:0]sig_ibtt2wdc_stbs_asserted;
  wire [63:0]sig_ibtt2wdc_tdata;
  wire sig_ibtt2wdc_tlast;
  wire [7:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire sig_inhibit_rdy_n;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_last_xfer_valid;
  wire sig_ld_byte_cntr;
  wire sig_ld_cmd;
  wire [1:0]\sig_mssa_index_reg_out_reg[1] ;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_calc_error;
  wire sig_mstr2data_cmd_last;
  wire sig_mstr2data_cmd_valid;
  wire [7:0]sig_mstr2data_len;
  wire [2:0]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [15:0]sig_mstr2dre_btt;
  wire sig_mstr2dre_calc_error;
  wire sig_mstr2dre_cmd_cmplt;
  wire sig_mstr2dre_cmd_valid;
  wire [1:0]sig_mstr2dre_dre_dest_align;
  wire sig_mstr2dre_eof;
  wire sig_mstr2dre_sf_strt_offset;
  wire sig_new_len_eq_0__6;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire [0:0]\sig_pass_mux_bus[3]_12 ;
  wire sig_pipeline_halt__1;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire sig_push_to_wsc_reg;
  wire [0:0]\sig_realign_strt_offset_reg_reg[0] ;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_dup4_reg;
  wire sig_s_ready_out_reg;
  wire sig_scatter2drc_cmd_ready;
  wire sig_scatter2dre_tvalid;
  wire sig_set_push2wsc;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [10:0]sig_sf2pcc_xfer_bytes;
  wire sig_sf_strt_addr_offset;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_skid2data_wready;
  wire sig_sm_ld_dre_cmd;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire sig_tlast_out_reg;
  wire sig_tlast_sent05_out;
  wire sig_tstrb_fifo_rdy;
  wire sig_valid_fifo_ld12_out;
  wire sig_wdc2ibtt_tready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2data_ready;
  wire sig_wsc2mstr_halt_pipe;
  wire sig_wsc2rst_stop_cmplt;
  wire [31:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [0:0]sig_xfer_calc_err_reg_reg;
  wire sig_xfer_cmd_cmplt_reg0;
  wire undrflo_err0;

  design_1_axi_vdma_0_0_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ),
        .D(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ),
        .E(I_WR_DATA_CNTL_n_29),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (lsig_0ffset_cntr),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_0 (\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_1 (\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .\INCLUDE_PACKING.lsig_packer_full_reg_0 (lsig_packer_full),
        .\INCLUDE_PACKING.lsig_packer_full_reg_1 (\INCLUDE_PACKING.lsig_packer_full_reg ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 }),
        .Q(sig_byte_cntr),
        .S(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ),
        .SR(I_RESET_n_5),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (sig_pipeline_halt__1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 }),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 }),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 }),
        .lsig_eop_reg(lsig_eop_reg),
        .lsig_set_packer_full6_out__1(lsig_set_packer_full6_out__1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .rd_en(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88 ),
        .sig_adjusted_addr_incr(sig_adjusted_addr_incr),
        .\sig_burst_dbeat_cntr_reg[0]_0 (sig_sf_strt_addr_offset),
        .\sig_burst_dbeat_cntr_reg[6]_0 (sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_byte_cntr_reg[3]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 }),
        .\sig_byte_cntr_reg[7]_0 (sig_dre2ibtt_tvalid),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[11] (sig_csm_pop_child_cmd),
        .\sig_child_addr_cntr_lsh_reg[11]_0 ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_90 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_91 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_92 }),
        .\sig_child_addr_cntr_lsh_reg[3] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_93 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_94 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_95 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_96 }),
        .\sig_child_addr_cntr_lsh_reg[7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_97 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_98 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_99 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_100 }),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .\sig_data_reg_out_reg[67] ({sig_ibtt2wdc_stbs_asserted,sig_ibtt2wdc_tdata}),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_dre2ibtt_tlast_reg_reg_0(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tstrb(sig_dre2ibtt_tstrb),
        .sig_dre_halted(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted ),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_last_xfer_valid(sig_last_xfer_valid),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_m_valid_out_reg(sig_ibtt2wdc_tvalid),
        .\sig_strb_reg_out_reg[8] ({sig_ibtt2wdc_eop,sig_ibtt2wdc_tstrb}),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .\sig_xfer_len_reg_reg[7] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_87 ));
  design_1_axi_vdma_0_0_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.D(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 }),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .SR(sig_child_tag_reg0),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] (sig_adjusted_addr_incr),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_93 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_94 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_95 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_96 }),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_87 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_97 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_98 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_99 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_100 }),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .rd_en(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88 ),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_calc_error_reg_reg_0(sig_calc2dm_calc_err),
        .sig_calc_error_reg_reg_1(sig_calc_error_reg_reg),
        .\sig_child_addr_cntr_lsh_reg[11]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 }),
        .\sig_child_addr_cntr_lsh_reg[15]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ),
        .\sig_child_addr_cntr_lsh_reg[2]_0 (sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 }),
        .\sig_child_addr_reg_reg[11]_0 ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_90 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_91 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_92 }),
        .sig_child_burst_type_reg(sig_child_burst_type_reg),
        .sig_child_error_reg(sig_child_error_reg),
        .sig_child_qual_burst_type_reg_0(sig_child_qual_burst_type),
        .sig_child_qual_burst_type_reg_1(sig_child_qual_burst_type_reg),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_error_reg_reg_0(sig_child_qual_error_reg_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_1),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_csm_pop_child_cmd_reg_0(sig_csm_pop_child_cmd),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_input_reg_empty_reg_0(sig_input_reg_empty),
        .sig_last_xfer_valid(sig_last_xfer_valid),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_psm_halt_reg_0(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .\sig_realign_strt_offset_reg_reg[0]_0 ({sig_mstr2dre_sf_strt_offset,sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt,sig_mstr2dre_dre_dest_align}),
        .\sig_realign_strt_offset_reg_reg[0]_1 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3 ),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_cmd_cmplt_reg_reg_0({sig_mstr2data_cmd_last,sig_mstr2data_sequential}),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ),
        .\sig_xfer_len_reg_reg[2]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 }));
  design_1_axi_vdma_0_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.CO(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ),
        .D(O414),
        .E(sig_valid_fifo_ld12_out),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3 ),
        .\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg_0 (\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_1 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ),
        .\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0 (\GEN_INCLUDE_DRE.lsig_pushreg_full_reg ),
        .\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_1 (\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0 ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (lsig_absorb2tlast),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] (\sig_pass_mux_bus[3]_12 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (sig_pipeline_halt__1),
        .\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ({sig_dre2ibtt_tstrb[0],sig_dre2ibtt_tdata[7:0]}),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 }),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ({sig_dre2ibtt_tstrb[2],sig_dre2ibtt_tdata[23:16]}),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ({sig_dre2ibtt_tstrb[3],sig_dre2ibtt_tdata[31:24]}),
        .\INFERRED_GEN.cnt_i_reg[4] (D),
        .Q({sig_dre2ibtt_tstrb[1],sig_dre2ibtt_tdata[15:8]}),
        .S(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ),
        .dout(dout),
        .empty(empty),
        .in({sig_mstr2dre_sf_strt_offset,sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt,sig_mstr2dre_dre_dest_align}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(ld_btt_cntr_reg1_reg),
        .ld_btt_cntr_reg2_reg(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg_0(ld_btt_cntr_reg2_reg),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg(ld_btt_cntr_reg3_reg),
        .lsig_clr_absorb2tlast(lsig_clr_absorb2tlast),
        .lsig_eop_reg(lsig_eop_reg),
        .lsig_pull_new_offset__1(lsig_pull_new_offset__1),
        .lsig_pullreg_empty(lsig_pullreg_empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_s_ready_dup3_reg),
        .rd_en(rd_en),
        .\sig_byte_cntr_reg[3] (sig_byte_cntr),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_cmd_full_reg(sig_cmd_full),
        .sig_cmd_full_reg_0(sig_cmd_full_reg),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted ),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_final_mux_has_tlast(sig_final_mux_has_tlast),
        .sig_flush_db1_reg(sig_flush_db1),
        .sig_flush_db1_reg_0(sig_flush_db1_reg),
        .sig_flush_db1_reg_1(sig_flush_db1_reg_0),
        .sig_flush_db2_reg(sig_flush_db2),
        .sig_flush_db2_reg_0(sig_flush_db2_reg),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done_reg(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_m_valid_out_reg(sig_scatter2dre_tvalid),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .\sig_realign_strt_offset_reg_reg[0] (\sig_realign_strt_offset_reg_reg[0] ),
        .sig_s_ready_dup4_reg(sig_s_ready_dup4_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .sig_sm_ld_dre_cmd_reg_0(sig_ld_cmd),
        .sig_sm_ld_dre_cmd_reg_1(sig_sm_ld_dre_cmd),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg(sig_dre2ibtt_tlast),
        .sig_tlast_out_reg_0(sig_tlast_out_reg),
        .sig_tlast_sent05_out(sig_tlast_sent05_out),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy));
  design_1_axi_vdma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .p_0_in_0(p_0_in_0),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_calc_error_reg_reg_0(sig_halt_reg),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_WR_STATUS_CNTLR_n_29),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  design_1_axi_vdma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_input_reg_empty),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_psm_halt),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .dma_err(dma_err),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:8],sig_wsc2stat_status[6:4]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_6),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_WR_STATUS_CNTLR_n_26),
        .sig_init_done_reg_0(I_WR_STATUS_CNTLR_n_27),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2mstr_halt_pipe(sig_wsc2mstr_halt_pipe),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  design_1_axi_vdma_0_0_axi_datamover_reset I_RESET
       (.SR(I_RESET_n_5),
        .datamover_idle(datamover_idle),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(I_RESET_n_6),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(sig_halt_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt));
  design_1_axi_vdma_0_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_ibtt2wdc_tdata),
        .Q(sig_next_strt_strb_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(sig_skid2data_wready),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_halt_strb1__0(sig_halt_strb1__0),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_m_valid_out_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_strb_reg_out_reg[0]_0 (sig_halt_reg),
        .\sig_strb_reg_out_reg[7]_0 (sig_ibtt2wdc_tstrb),
        .\sig_strb_skid_reg_reg[7]_0 (sig_data2skid_wstrb),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_vdma_0_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.E(I_WR_DATA_CNTL_n_29),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 (sig_ibtt2wdc_tvalid),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 (sig_ibtt2wdc_stbs_asserted),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 ({sig_ibtt2wdc_eop,sig_ibtt2wdc_tstrb}),
        .Q(sig_next_strt_strb_reg),
        .SR(I_RESET_n_6),
        .in({I_WR_DATA_CNTL_n_9,sig_data2wsc_bytes_rcvd,in}),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .\sig_addr_posted_cntr_reg[2]_0 (\sig_addr_posted_cntr_reg[2] ),
        .\sig_addr_posted_cntr_reg[2]_1 (sig_addr2data_addr_posted),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_data2wsc_calc_err_reg_0(sig_data2wsc_calc_err_reg),
        .sig_data2wsc_cmd_cmplt_reg_0(sig_data2wsc_cmd_cmplt_reg),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .\sig_dbeat_cntr_reg[0]_0 (sig_skid2data_wready),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg_dly1_reg_0(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_strb1__0(sig_halt_strb1__0),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_WR_STATUS_CNTLR_n_28),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_new_len_eq_0__6(sig_new_len_eq_0__6),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg_1({sig_mstr2data_calc_error,sig_mstr2data_cmd_last,sig_mstr2data_sequential,sig_mstr2data_len,sig_mstr2data_saddr_lsb}),
        .sig_next_cmd_cmplt_reg(sig_next_cmd_cmplt_reg),
        .\sig_next_strt_strb_reg_reg[7]_0 (sig_data2skid_wstrb),
        .sig_push_to_wsc_reg_0(sig_push_to_wsc_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_1(sig_single_dbeat_reg_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .sig_wsc2mstr_halt_pipe(sig_wsc2mstr_halt_pipe));
  design_1_axi_vdma_0_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (I_CMD_STATUS_n_6),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ({I_WR_DATA_CNTL_n_9,sig_data2wsc_bytes_rcvd,in}),
        .SR(sig_child_tag_reg0),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:8],sig_wsc2stat_status[6:4]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .p_0_in(p_0_in),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .\sig_addr_posted_cntr_reg[3]_0 (sig_addr2data_addr_posted),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg_0(sig_halt_reg),
        .sig_halt_reg_reg_1(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_init_reg_reg(I_WR_STATUS_CNTLR_n_26),
        .sig_init_reg_reg_0(I_WR_STATUS_CNTLR_n_27),
        .sig_init_reg_reg_1(I_WR_STATUS_CNTLR_n_28),
        .sig_init_reg_reg_2(I_WR_STATUS_CNTLR_n_29),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2data_ready(sig_wsc2data_ready),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module design_1_axi_vdma_0_0_axi_datamover_s2mm_realign
   (sig_s_ready_out_reg,
    out,
    sig_s_ready_dup4_reg,
    FIFO_Full_reg,
    sig_last_skid_reg,
    sig_eop_sent1_out,
    sig_sm_ld_dre_cmd_reg_0,
    sig_sm_ld_dre_cmd_reg_1,
    sig_init_reg2,
    sig_flush_db1_reg,
    sig_flush_db2_reg,
    sig_dre2ibtt_tvalid,
    sig_dre_halted,
    sig_tlast_out_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    ld_btt_cntr_reg1,
    ld_btt_cntr_reg2_reg,
    ld_btt_cntr_reg3,
    sig_cmd_full_reg,
    sig_scatter2drc_cmd_ready,
    lsig_eop_reg,
    lsig_pullreg_empty,
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0 ,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ,
    sig_sf_strt_addr_offset,
    D,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_m_valid_out_reg,
    sig_flush_db1_reg_0,
    Q,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ,
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] ,
    rd_en,
    CO,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ,
    lsig_pull_new_offset__1,
    sig_inhibit_rdy_n,
    sig_tlast_sent05_out,
    sig_final_mux_has_tlast,
    E,
    sig_tstrb_fifo_rdy,
    lsig_clr_absorb2tlast,
    sig_dre2ibtt_eop,
    \sig_realign_strt_offset_reg_reg[0] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    dout,
    sig_last_skid_mux_out,
    sig_init_reg,
    sig_flush_db1_reg_1,
    sig_flush_db2_reg_0,
    sig_dre_tvalid_i_reg,
    sig_tlast_out_reg_0,
    ld_btt_cntr_reg1_reg,
    ld_btt_cntr_reg2_reg_0,
    ld_btt_cntr_reg3_reg,
    sig_cmd_full_reg_0,
    sig_cmd_empty_reg,
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg_0 ,
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_1 ,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_1 ,
    sig_init_done_reg,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ,
    sig_ld_byte_cntr,
    empty,
    S,
    \sig_byte_cntr_reg[3] ,
    sig_mstr2dre_cmd_valid,
    in,
    \sig_mssa_index_reg_out_reg[1] );
  output sig_s_ready_out_reg;
  output out;
  output sig_s_ready_dup4_reg;
  output FIFO_Full_reg;
  output sig_last_skid_reg;
  output sig_eop_sent1_out;
  output sig_sm_ld_dre_cmd_reg_0;
  output sig_sm_ld_dre_cmd_reg_1;
  output sig_init_reg2;
  output sig_flush_db1_reg;
  output sig_flush_db2_reg;
  output sig_dre2ibtt_tvalid;
  output sig_dre_halted;
  output sig_tlast_out_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output ld_btt_cntr_reg1;
  output ld_btt_cntr_reg2_reg;
  output ld_btt_cntr_reg3;
  output sig_cmd_full_reg;
  output sig_scatter2drc_cmd_ready;
  output lsig_eop_reg;
  output lsig_pullreg_empty;
  output \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0 ;
  output \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  output sig_sf_strt_addr_offset;
  output [0:0]D;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output sig_m_valid_out_reg;
  output sig_flush_db1_reg_0;
  output [8:0]Q;
  output [8:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  output [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  output [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] ;
  output rd_en;
  output [0:0]CO;
  output [3:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  output lsig_pull_new_offset__1;
  output sig_inhibit_rdy_n;
  output sig_tlast_sent05_out;
  output sig_final_mux_has_tlast;
  output [0:0]E;
  output sig_tstrb_fifo_rdy;
  output lsig_clr_absorb2tlast;
  output sig_dre2ibtt_eop;
  output [0:0]\sig_realign_strt_offset_reg_reg[0] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [36:0]dout;
  input sig_last_skid_mux_out;
  input sig_init_reg;
  input sig_flush_db1_reg_1;
  input sig_flush_db2_reg_0;
  input sig_dre_tvalid_i_reg;
  input sig_tlast_out_reg_0;
  input ld_btt_cntr_reg1_reg;
  input ld_btt_cntr_reg2_reg_0;
  input ld_btt_cntr_reg3_reg;
  input sig_cmd_full_reg_0;
  input sig_cmd_empty_reg;
  input \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg_0 ;
  input \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_1 ;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_1 ;
  input sig_init_done_reg;
  input \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  input \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ;
  input sig_ld_byte_cntr;
  input empty;
  input [0:0]S;
  input [2:0]\sig_byte_cntr_reg[3] ;
  input sig_mstr2dre_cmd_valid;
  input [21:0]in;
  input [1:0]\sig_mssa_index_reg_out_reg[1] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_47 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_49 ;
  wire \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ;
  wire \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg_0 ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_1 ;
  wire \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0 ;
  wire \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_1 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_15 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_28 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_47 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_48 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_49 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_50 ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ;
  wire [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ;
  wire [3:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  wire [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  wire [8:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire I_DRE_CNTL_FIFO_n_24;
  wire [8:0]Q;
  wire [0:0]S;
  wire [36:0]dout;
  wire empty;
  wire [21:0]in;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg2_reg_0;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg;
  wire lsig_clr_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_eop_reg;
  wire lsig_pull_new_offset__1;
  wire lsig_pullreg_empty;
  wire lsig_set_eop;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [7:0]p_1_in;
  wire [7:0]p_1_in__0;
  wire [7:0]p_1_in__1;
  wire [7:0]p_1_in__2;
  wire rd_en;
  wire [2:0]\sig_byte_cntr_reg[3] ;
  wire sig_cmd_empty_reg;
  wire [25:6]sig_cmd_fifo_data_out;
  wire sig_cmd_full_reg;
  wire sig_cmd_full_reg_0;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire sig_cmdcntl_sm_state_ns111_out__1;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_tvalid_i_reg;
  wire sig_eop_sent1_out;
  wire sig_final_mux_has_tlast;
  wire sig_flush_db1_reg;
  wire sig_flush_db1_reg_0;
  wire sig_flush_db1_reg_1;
  wire sig_flush_db2_reg;
  wire sig_flush_db2_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_byte_cntr;
  wire sig_m_valid_out_reg;
  wire [1:0]\sig_mssa_index_reg_out_reg[1] ;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire [0:0]\sig_realign_strt_offset_reg_reg[0] ;
  wire sig_s_ready_dup4_reg;
  wire sig_s_ready_out_reg;
  wire sig_scatter2drc_cmd_ready;
  wire [1:0]sig_scatter2dre_src_align;
  wire sig_sf_strt_addr_offset;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg_0;
  wire sig_sm_ld_dre_cmd_reg_1;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire [2:0]sig_tlast_enables;
  wire sig_tlast_out_reg;
  wire sig_tlast_out_reg_0;
  wire sig_tlast_sent05_out;
  wire sig_tstrb_fifo_rdy;

  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[1]),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_24),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_28 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  design_1_axi_vdma_0_0_axi_datamover_s2mm_dre \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK 
       (.CO(CO),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] ),
        .E(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ),
        .\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_0 (sig_flush_db1_reg_0),
        .\GEN_INCLUDE_DRE.lsig_eop_reg_reg (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_49 ),
        .\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 (\GEN_INCLUDE_DRE.lsig_eop_reg_reg_0 ),
        .\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_47 ),
        .\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0 (sig_init_done_reg),
        .\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ),
        .\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2 (\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_48 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ({sig_tlast_enables[0],p_1_in__0}),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_50 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ({sig_tlast_enables[1],p_1_in__1}),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ({sig_tlast_enables[2],p_1_in__2}),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_49 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ({\INFERRED_GEN.cnt_i_reg[4] ,p_1_in}),
        .\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 (\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 (\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 (\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .Q(Q),
        .S(S),
        .SR(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_47 ),
        .lsig_eop_reg(lsig_eop_reg),
        .lsig_pull_new_offset__1(lsig_pull_new_offset__1),
        .lsig_pullreg_empty(lsig_pullreg_empty),
        .lsig_set_eop(lsig_set_eop),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out[7:6]),
        .\sig_byte_cntr_reg[3] (\sig_byte_cntr_reg[3] ),
        .sig_cmdcntl_sm_state_ns111_out__1(sig_cmdcntl_sm_state_ns111_out__1),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted_reg_0(sig_dre_halted),
        .sig_dre_halted_reg_1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .sig_dre_halted_reg_2(sig_sm_ld_dre_cmd_reg_1),
        .sig_dre_tvalid_i_reg_0(sig_dre_tvalid_i_reg),
        .sig_final_mux_has_tlast(sig_final_mux_has_tlast),
        .sig_flush_db1_reg_0(sig_flush_db1_reg),
        .sig_flush_db1_reg_1(sig_flush_db1_reg_1),
        .sig_flush_db2_reg_0(sig_flush_db2_reg),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_0),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_scatter2dre_src_align(sig_scatter2dre_src_align),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .sig_sm_pop_cmd_fifo_reg(sig_rd_empty),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg_0(sig_tlast_out_reg),
        .sig_tlast_out_reg_1(sig_tlast_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_49 ),
        .Q(lsig_eop_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_47 ),
        .Q(sig_sf_strt_addr_offset),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg_0 ),
        .Q(lsig_pullreg_empty),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_1 ),
        .Q(\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_1 ),
        .Q(\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0 ),
        .R(sig_stream_rst));
  design_1_axi_vdma_0_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.CO(D),
        .E(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_28 ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (sig_init_done_reg),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (sig_flush_db1_reg),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_flush_db2_reg),
        .\INFERRED_GEN.cnt_i_reg[4] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_15 ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 ({\INFERRED_GEN.cnt_i_reg[4] ,p_1_in}),
        .SR(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_47 ),
        .dout(dout),
        .empty(empty),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg_0(ld_btt_cntr_reg1_reg),
        .ld_btt_cntr_reg2_reg_0(ld_btt_cntr_reg2_reg),
        .ld_btt_cntr_reg2_reg_1(ld_btt_cntr_reg2_reg_0),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg_0(E),
        .ld_btt_cntr_reg3_reg_1(ld_btt_cntr_reg3_reg),
        .lsig_clr_absorb2tlast(lsig_clr_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_eop(lsig_set_eop),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .\sig_btt_cntr_dup_reg[0]_0 (sig_sm_ld_dre_cmd_reg_1),
        .sig_cmd_empty_reg_0(sig_cmd_empty_reg),
        .sig_cmd_full_reg_0(sig_cmd_full_reg),
        .sig_cmd_full_reg_1(sig_cmd_full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_48 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_49 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_50 ),
        .sig_curr_eof_reg_reg_0({sig_cmd_fifo_data_out[25],sig_cmd_fifo_data_out[23:8]}),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_flush_db1_reg(sig_flush_db1_reg_0),
        .sig_init_reg(sig_init_reg),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_s_ready_dup4_reg(sig_s_ready_dup4_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_scatter2dre_src_align(sig_scatter2dre_src_align),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg_0),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .\sig_strb_reg_out_reg[0] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ),
        .\sig_strb_reg_out_reg[1] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ),
        .\sig_strb_reg_out_reg[1]_0 ({sig_tlast_enables[0],p_1_in__0}),
        .\sig_strb_reg_out_reg[2] ({sig_tlast_enables[1],p_1_in__1}),
        .\sig_strb_reg_out_reg[3] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ),
        .\sig_strb_reg_out_reg[3]_0 ({sig_tlast_enables[2],p_1_in__2}),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_sent05_out(sig_tlast_sent05_out),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy));
  design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3 I_DRE_CNTL_FIFO
       (.D(sig_cmdcntl_sm_state_ns),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (I_DRE_CNTL_FIFO_n_24),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (sig_sm_ld_dre_cmd_reg_1),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_15 ),
        .Q(sig_rd_empty),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({\sig_realign_strt_offset_reg_reg[0] ,sig_cmd_fifo_data_out[25],sig_cmd_fifo_data_out[23:6]}),
        .sig_cmdcntl_sm_state_ns111_out__1(sig_cmdcntl_sm_state_ns111_out__1),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_cmdcntl_sm_state),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd_reg_1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module design_1_axi_vdma_0_0_axi_datamover_s2mm_scatter
   (sig_s_ready_out_reg,
    out,
    sig_s_ready_dup4_reg,
    sig_last_skid_reg,
    sig_eop_sent1_out,
    sig_sm_ld_dre_cmd_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ,
    ld_btt_cntr_reg1,
    ld_btt_cntr_reg2_reg_0,
    ld_btt_cntr_reg3,
    sig_cmd_full_reg_0,
    sig_scatter2drc_cmd_ready,
    CO,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    sig_m_valid_out_reg,
    sig_flush_db1_reg,
    rd_en,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    lsig_set_eop,
    sig_tlast_sent05_out,
    \sig_strb_reg_out_reg[1] ,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    E,
    ld_btt_cntr_reg3_reg_0,
    sig_tstrb_fifo_rdy,
    lsig_clr_absorb2tlast,
    \sig_strb_reg_out_reg[1]_0 ,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    \sig_strb_reg_out_reg[3]_0 ,
    \sig_strb_reg_out_reg[2] ,
    sig_scatter2dre_src_align,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    sig_last_skid_mux_out,
    sig_curr_eof_reg_reg_0,
    ld_btt_cntr_reg1_reg_0,
    ld_btt_cntr_reg2_reg_1,
    ld_btt_cntr_reg3_reg_1,
    sig_cmd_full_reg_1,
    sig_cmd_empty_reg_0,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    empty,
    lsig_cmd_fetch_pause,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    sig_init_reg,
    \sig_btt_cntr_dup_reg[0]_0 ,
    \sig_mssa_index_reg_out_reg[1] );
  output sig_s_ready_out_reg;
  output out;
  output sig_s_ready_dup4_reg;
  output sig_last_skid_reg;
  output sig_eop_sent1_out;
  output sig_sm_ld_dre_cmd_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ;
  output ld_btt_cntr_reg1;
  output ld_btt_cntr_reg2_reg_0;
  output ld_btt_cntr_reg3;
  output sig_cmd_full_reg_0;
  output sig_scatter2drc_cmd_ready;
  output [0:0]CO;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [8:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  output sig_m_valid_out_reg;
  output sig_flush_db1_reg;
  output rd_en;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output lsig_set_eop;
  output sig_tlast_sent05_out;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]E;
  output ld_btt_cntr_reg3_reg_0;
  output sig_tstrb_fifo_rdy;
  output lsig_clr_absorb2tlast;
  output [8:0]\sig_strb_reg_out_reg[1]_0 ;
  output [0:0]SR;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [8:0]\sig_strb_reg_out_reg[3]_0 ;
  output [8:0]\sig_strb_reg_out_reg[2] ;
  output [1:0]sig_scatter2dre_src_align;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [36:0]dout;
  input sig_last_skid_mux_out;
  input [16:0]sig_curr_eof_reg_reg_0;
  input ld_btt_cntr_reg1_reg_0;
  input ld_btt_cntr_reg2_reg_1;
  input ld_btt_cntr_reg3_reg_1;
  input sig_cmd_full_reg_1;
  input sig_cmd_empty_reg_0;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  input empty;
  input lsig_cmd_fetch_pause;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input sig_init_reg;
  input \sig_btt_cntr_dup_reg[0]_0 ;
  input [1:0]\sig_mssa_index_reg_out_reg[1] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [8:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire I_MSSAI_SKID_BUF_n_16;
  wire I_MSSAI_SKID_BUF_n_8;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_1;
  wire I_TSTRB_FIFO_n_5;
  wire SLICE_INSERTION_n_1;
  wire SLICE_INSERTION_n_2;
  wire SLICE_INSERTION_n_3;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_5;
  wire [0:0]SR;
  wire [36:0]dout;
  wire empty;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg_0;
  wire ld_btt_cntr_reg2_reg_0;
  wire ld_btt_cntr_reg2_reg_1;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg_0;
  wire ld_btt_cntr_reg3_reg_1;
  wire lsig_clr_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_eop;
  wire lsig_strm_eop_asserted8_out;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_1_in2_in;
  wire rd_en;
  wire [15:0]sel0;
  wire sig_btt_cntr02_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [15:0]sig_btt_cntr_dup;
  wire \sig_btt_cntr_dup_reg[0]_0 ;
  wire [15:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_1;
  wire sig_btt_cntr_prv0_carry__2_n_2;
  wire sig_btt_cntr_prv0_carry__2_n_3;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire \sig_btt_cntr_reg_n_0_[0] ;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[14] ;
  wire \sig_btt_cntr_reg_n_0_[15] ;
  wire \sig_btt_cntr_reg_n_0_[1] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_5_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_eq_0_i_7_n_0;
  wire sig_btt_eq_0_i_8_n_0;
  wire sig_btt_eq_0_i_9_n_0;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_1;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_2;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_i_1_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_2_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_3_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_4_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_5_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_6_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire sig_cmd_empty_reg_0;
  wire sig_cmd_full_reg_0;
  wire sig_cmd_full_reg_1;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_curr_eof_reg;
  wire [16:0]sig_curr_eof_reg_reg_0;
  wire [1:0]sig_curr_strt_offset;
  wire \sig_curr_strt_offset[0]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_1_n_0 ;
  wire sig_dre2scatter_tready;
  wire sig_eop_halt_xfer;
  wire sig_eop_halt_xfer_i_1_n_0;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire [1:0]sig_fifo_mssai;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_1_n_0 ;
  wire sig_flush_db1_reg;
  wire sig_gated_fifo_freeze_out__1;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_m_valid_out_reg;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire [1:0]\sig_mssa_index_reg_out_reg[1] ;
  wire sig_need_cmd_flush;
  wire \sig_next_strt_offset[0]_i_1_n_0 ;
  wire \sig_next_strt_offset[1]_i_1_n_0 ;
  wire sig_rd_empty;
  wire sig_s_ready_dup4_reg;
  wire sig_s_ready_out_reg;
  wire sig_scatter2drc_cmd_ready;
  wire sig_scatter2drc_eop;
  wire [1:0]sig_scatter2dre_src_align;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_pop_cmd_fifo;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [8:0]\sig_strb_reg_out_reg[1]_0 ;
  wire [8:0]\sig_strb_reg_out_reg[2] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire [8:0]\sig_strb_reg_out_reg[3]_0 ;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire sig_strm_tready1_out;
  wire [3:0]sig_strm_tstrb;
  wire sig_strm_tvalid;
  wire sig_tlast_sent05_out;
  wire [8:0]sig_tstrb_fifo_data_out;
  wire sig_tstrb_fifo_rdy;
  wire [8:0]slice_insert_data;
  wire slice_insert_valid;
  wire [3:3]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_16),
        .Q(\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ),
        .R(1'b0));
  design_1_axi_vdma_0_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.E(I_TSTRB_FIFO_n_5),
        .\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (sig_tstrb_fifo_data_out),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4]_0 [8]),
        .Q(sig_rd_empty),
        .SR(I_MSSAI_SKID_BUF_n_8),
        .dout(dout),
        .empty(empty),
        .lsig_clr_absorb2tlast(lsig_clr_absorb2tlast),
        .lsig_strm_eop_asserted8_out(lsig_strm_eop_asserted8_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_1_in2_in),
        .rd_en(rd_en),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSSAI_SKID_BUF_n_16),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(SR),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_data_reg_out_reg[31]_0 ({\INFERRED_GEN.cnt_i_reg[4]_0 [7:0],\sig_strb_reg_out_reg[2] [7:0],\sig_strb_reg_out_reg[1]_0 [7:0]}),
        .sig_dre2scatter_tready(sig_dre2scatter_tready),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_flush_db1_reg(sig_flush_db1_reg),
        .sig_gated_fifo_freeze_out__1(sig_gated_fifo_freeze_out__1),
        .sig_init_reg(sig_init_reg),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg_0(sig_strm_tvalid),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[1]_0 (\sig_mssa_index_reg_out_reg[1] ),
        .sig_s_ready_dup3_reg_0(out),
        .sig_s_ready_dup4_reg_0(sig_s_ready_dup4_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg),
        .sig_scatter2drc_eop(sig_scatter2drc_eop),
        .\sig_strb_reg_out_reg[3]_0 (sig_strm_tstrb),
        .\sig_strb_reg_out_reg[3]_1 (\sig_strb_reg_out_reg[3]_0 ),
        .\sig_strb_skid_reg_reg[1]_0 (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2]_0 (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tready1_out(sig_strm_tready1_out),
        .sig_tlast_sent05_out(sig_tlast_sent05_out));
  design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized4 I_TSTRB_FIFO
       (.E(I_TSTRB_FIFO_n_5),
        .FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\INFERRED_GEN.cnt_i_reg[4]_0 [8]),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (sig_strm_tstrb),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (slice_insert_data),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_strm_tvalid),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_m_valid_out_reg),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(sig_rd_empty),
        .SS(I_TSTRB_FIFO_n_1),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_eop(lsig_set_eop),
        .lsig_strm_eop_asserted8_out(lsig_strm_eop_asserted8_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_1_in2_in),
        .sig_dre2scatter_tready(sig_dre2scatter_tready),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_gated_fifo_freeze_out__1(sig_gated_fifo_freeze_out__1),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_mssa_index_reg_out_reg[0] (\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_eop(sig_scatter2drc_eop),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[1]_0 (\sig_strb_reg_out_reg[1]_0 [8]),
        .\sig_strb_reg_out_reg[2] (E),
        .\sig_strb_reg_out_reg[2]_0 (\sig_strb_reg_out_reg[2] [8]),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tready1_out(sig_strm_tready1_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (sig_tstrb_fifo_data_out));
  design_1_axi_vdma_0_0_axi_datamover_slice SLICE_INSERTION
       (.D(sel0[15]),
        .E(sig_btt_cntr02_out),
        .Q({\sig_btt_cntr_reg_n_0_[15] ,\sig_btt_cntr_reg_n_0_[14] ,\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,\sig_btt_cntr_reg_n_0_[1] ,\sig_btt_cntr_reg_n_0_[0] }),
        .S({SLICE_INSERTION_n_1,SLICE_INSERTION_n_2,SLICE_INSERTION_n_3,SLICE_INSERTION_n_4}),
        .SR(I_MSSAI_SKID_BUF_n_8),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg(ld_btt_cntr_reg3_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_valid_i_reg_0(I_TSTRB_FIFO_n_0),
        .out(sig_btt_cntr_dup[15:8]),
        .\sig_btt_cntr_dup_reg[0] (sig_cmd_full_reg_0),
        .\sig_btt_cntr_dup_reg[0]_0 (\sig_btt_cntr_dup_reg[0]_0 ),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(SLICE_INSERTION_n_5),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_i_2_n_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_i_3_n_0),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8]_0 (slice_insert_data),
        .\storage_data_reg[8]_1 (ld_btt_cntr_reg2_reg_0),
        .\storage_data_reg[8]_2 (CO));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ld_btt_cntr_reg1_reg_0),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ld_btt_cntr_reg2_reg_1),
        .Q(ld_btt_cntr_reg2_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ld_btt_cntr_reg3_reg_1),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[0]),
        .I1(sig_btt_cntr_prv0[0]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[10]),
        .I1(sig_btt_cntr_prv0[10]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[11]),
        .I1(sig_btt_cntr_prv0[11]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[12]),
        .I1(sig_btt_cntr_prv0[12]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[13]),
        .I1(sig_btt_cntr_prv0[13]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[14]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[14]),
        .I1(sig_btt_cntr_prv0[14]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[15]_i_3__0 
       (.I0(sig_curr_eof_reg_reg_0[15]),
        .I1(sig_btt_cntr_prv0[15]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[1]),
        .I1(sig_btt_cntr_prv0[1]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[2]),
        .I1(sig_btt_cntr_prv0[2]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[3]),
        .I1(sig_btt_cntr_prv0[3]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[4]),
        .I1(sig_btt_cntr_prv0[4]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[5]),
        .I1(sig_btt_cntr_prv0[5]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[6]),
        .I1(sig_btt_cntr_prv0[6]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[7]),
        .I1(sig_btt_cntr_prv0[7]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[8]),
        .I1(sig_btt_cntr_prv0[8]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[9]),
        .I1(sig_btt_cntr_prv0[9]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(sig_btt_cntr_dup[14]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(sig_btt_cntr_dup[15]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[7] ),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[6] ),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[5] ),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[4] ),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[11] ),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[10] ),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[9] ),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[8] ),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_prv0_carry__2_n_1,sig_btt_cntr_prv0_carry__2_n_2,sig_btt_cntr_prv0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_btt_cntr_dup[14:12]}),
        .O(sig_btt_cntr_prv0[15:12]),
        .S({sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0,sig_btt_cntr_prv0_carry__2_i_3_n_0,sig_btt_cntr_prv0_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[15]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[15] ),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[14]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[14] ),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_3
       (.I0(sig_btt_cntr_dup[13]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[13] ),
        .O(sig_btt_cntr_prv0_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_4
       (.I0(sig_btt_cntr_dup[12]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[12] ),
        .O(sig_btt_cntr_prv0_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(CO),
        .I2(\sig_btt_cntr_reg_n_0_[3] ),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(CO),
        .I2(\sig_max_first_increment_reg_n_0_[2] ),
        .I3(\sig_btt_cntr_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(CO),
        .I2(\sig_max_first_increment_reg_n_0_[1] ),
        .I3(\sig_btt_cntr_reg_n_0_[1] ),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(CO),
        .I2(\sig_max_first_increment_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_reg_n_0_[0] ),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(\sig_btt_cntr_reg_n_0_[0] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(\sig_btt_cntr_reg_n_0_[14] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(\sig_btt_cntr_reg_n_0_[15] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(\sig_btt_cntr_reg_n_0_[1] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    sig_btt_eq_0_i_2
       (.I0(sig_btt_eq_0_i_4_n_0),
        .I1(sig_btt_eq_0_i_5_n_0),
        .I2(sig_btt_eq_0_i_6_n_0),
        .I3(sig_btt_eq_0_i_7_n_0),
        .I4(sig_btt_eq_0_i_8_n_0),
        .I5(sig_btt_eq_0_i_9_n_0),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    sig_btt_eq_0_i_3
       (.I0(sig_btt_cntr_prv0[13]),
        .I1(sig_curr_eof_reg_reg_0[13]),
        .I2(sig_cmd_full_reg_0),
        .I3(\sig_btt_cntr_dup_reg[0]_0 ),
        .I4(sig_btt_cntr_prv0[14]),
        .I5(sig_curr_eof_reg_reg_0[14]),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    sig_btt_eq_0_i_4
       (.I0(sig_btt_cntr_prv0[10]),
        .I1(sig_curr_eof_reg_reg_0[10]),
        .I2(sig_cmd_full_reg_0),
        .I3(\sig_btt_cntr_dup_reg[0]_0 ),
        .I4(sig_btt_cntr_prv0[11]),
        .I5(sig_curr_eof_reg_reg_0[11]),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    sig_btt_eq_0_i_5
       (.I0(sig_btt_cntr_prv0[7]),
        .I1(sig_curr_eof_reg_reg_0[7]),
        .I2(sig_cmd_full_reg_0),
        .I3(\sig_btt_cntr_dup_reg[0]_0 ),
        .I4(sig_btt_cntr_prv0[8]),
        .I5(sig_curr_eof_reg_reg_0[8]),
        .O(sig_btt_eq_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_eq_0_i_6
       (.I0(sel0[3]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[5]),
        .I5(sel0[4]),
        .O(sig_btt_eq_0_i_6_n_0));
  LUT6 #(
    .INIT(64'hCFCCCFCCAFAFAAAA)) 
    sig_btt_eq_0_i_7
       (.I0(sig_btt_cntr_prv0[8]),
        .I1(sig_curr_eof_reg_reg_0[8]),
        .I2(sel0[7]),
        .I3(sig_curr_eof_reg_reg_0[6]),
        .I4(sig_btt_cntr_prv0[6]),
        .I5(sig_sm_ld_dre_cmd_reg),
        .O(sig_btt_eq_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hCFCCCFCCAFAFAAAA)) 
    sig_btt_eq_0_i_8
       (.I0(sig_btt_cntr_prv0[11]),
        .I1(sig_curr_eof_reg_reg_0[11]),
        .I2(sel0[10]),
        .I3(sig_curr_eof_reg_reg_0[9]),
        .I4(sig_btt_cntr_prv0[9]),
        .I5(sig_sm_ld_dre_cmd_reg),
        .O(sig_btt_eq_0_i_8_n_0));
  LUT6 #(
    .INIT(64'hCFCCCFCCAFAFAAAA)) 
    sig_btt_eq_0_i_9
       (.I0(sig_btt_cntr_prv0[14]),
        .I1(sig_curr_eof_reg_reg_0[14]),
        .I2(sel0[13]),
        .I3(sig_curr_eof_reg_reg_0[12]),
        .I4(sig_btt_cntr_prv0[12]),
        .I5(sig_sm_ld_dre_cmd_reg),
        .O(sig_btt_eq_0_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_5),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,sig_btt_lteq_max_first_incr0_carry_i_1_n_0,sig_btt_lteq_max_first_incr0_carry_i_2_n_0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lteq_max_first_incr0_carry_i_3_n_0,sig_btt_lteq_max_first_incr0_carry_i_4_n_0,sig_btt_lteq_max_first_incr0_carry_i_5_n_0,sig_btt_lteq_max_first_incr0_carry_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({CO,sig_btt_lteq_max_first_incr0_carry__0_n_1,sig_btt_lteq_max_first_incr0_carry__0_n_2,sig_btt_lteq_max_first_incr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_1,SLICE_INSERTION_n_2,SLICE_INSERTION_n_3,SLICE_INSERTION_n_4}));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(sig_btt_cntr_dup[2]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_cntr_dup[3]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_btt_cntr_dup[0]),
        .I2(sig_btt_cntr_dup[1]),
        .I3(\sig_max_first_increment_reg_n_0_[1] ),
        .O(sig_btt_lteq_max_first_incr0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(sig_btt_cntr_dup[6]),
        .I1(sig_btt_cntr_dup[7]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(sig_btt_cntr_dup[5]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(\sig_max_first_increment_reg_n_0_[2] ),
        .I1(sig_btt_cntr_dup[2]),
        .I2(sig_btt_cntr_dup[3]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_btt_cntr_dup[0]),
        .I2(\sig_max_first_increment_reg_n_0_[1] ),
        .I3(sig_btt_cntr_dup[1]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_empty_reg_0),
        .Q(sig_scatter2drc_cmd_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_full_reg_1),
        .Q(sig_cmd_full_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_curr_eof_reg_i_1
       (.I0(\sig_btt_cntr_dup_reg[0]_0 ),
        .I1(sig_cmd_full_reg_0),
        .O(sig_sm_ld_dre_cmd_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_dre_cmd_reg),
        .D(sig_curr_eof_reg_reg_0[16]),
        .Q(sig_curr_eof_reg),
        .R(I_TSTRB_FIFO_n_1));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_sm_ld_dre_cmd_reg),
        .I2(sig_scatter2dre_src_align[0]),
        .I3(ld_btt_cntr_reg3_reg_0),
        .I4(sig_eop_sent_reg),
        .I5(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .O(\sig_curr_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_sm_ld_dre_cmd_reg),
        .I2(sig_scatter2dre_src_align[1]),
        .I3(ld_btt_cntr_reg3_reg_0),
        .I4(sig_eop_sent_reg),
        .I5(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .O(\sig_curr_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[0]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[1]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(ld_btt_cntr_reg3_reg_0),
        .I1(sig_eop_halt_xfer),
        .I2(I_MSSAI_SKID_BUF_n_8),
        .O(sig_eop_halt_xfer_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_halt_xfer_i_1_n_0),
        .Q(sig_eop_halt_xfer),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent1_out),
        .Q(sig_eop_sent_reg),
        .R(I_TSTRB_FIFO_n_1));
  LUT4 #(
    .INIT(16'hF704)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2_reg_0),
        .I3(sig_fifo_mssai[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(sig_scatter2dre_src_align[1]),
        .I1(sig_scatter2dre_src_align[0]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2_reg_0),
        .I4(sig_fifo_mssai[1]),
        .O(\sig_fifo_mssai[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(I_TSTRB_FIFO_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[1]_i_1_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(I_TSTRB_FIFO_n_1));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_scatter2dre_src_align[0]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I3(ld_btt_cntr_reg3_reg_0),
        .I4(sig_cmd_full_reg_0),
        .I5(\sig_btt_cntr_dup_reg[0]_0 ),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_scatter2dre_src_align[1]),
        .I2(sig_scatter2dre_src_align[0]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I4(ld_btt_cntr_reg3_reg_0),
        .I5(sig_sm_ld_dre_cmd_reg),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFF1FFF1F0010)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(sig_scatter2dre_src_align[1]),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .I3(sig_cmd_full_reg_0),
        .I4(ld_btt_cntr_reg3_reg_0),
        .I5(\sig_max_first_increment_reg_n_0_[2] ),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[0]),
        .I1(\sig_btt_cntr_dup_reg[0]_0 ),
        .I2(sig_cmd_full_reg_0),
        .I3(sig_scatter2dre_src_align[0]),
        .O(\sig_next_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(sig_curr_eof_reg_reg_0[0]),
        .I2(sig_curr_eof_reg_reg_0[1]),
        .I3(\sig_btt_cntr_dup_reg[0]_0 ),
        .I4(sig_cmd_full_reg_0),
        .I5(sig_scatter2dre_src_align[1]),
        .O(\sig_next_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[0]_i_1_n_0 ),
        .Q(sig_scatter2dre_src_align[0]),
        .R(I_TSTRB_FIFO_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[1]_i_1_n_0 ),
        .Q(sig_scatter2dre_src_align[1]),
        .R(I_TSTRB_FIFO_n_1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module design_1_axi_vdma_0_0_axi_datamover_sfifo_autord
   (dout,
    empty,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ,
    E,
    SR,
    S,
    sig_clr_dbc_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_clr_dbeat_cntr0_out,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \sig_byte_cntr_reg[10] ,
    sig_xfer_cmd_cmplt_reg0,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ,
    sig_tlast_out_reg,
    sig_tlast_out_reg_0,
    \INCLUDE_PACKING.lsig_packer_full_reg ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    sig_tlast_out_reg_1,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ,
    \INCLUDE_PACKING.lsig_packer_full_reg_0 ,
    lsig_set_packer_full6_out__1,
    sig_last_xfer_valid,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_adjusted_addr_incr,
    \sig_xfer_len_reg_reg[7] ,
    sig_dre2ibtt_tdata,
    \sig_burst_dbeat_cntr_reg[0] ,
    \sig_burst_dbeat_cntr_reg[0]_0 ,
    \sig_burst_dbeat_cntr_reg[0]_1 ,
    \sig_burst_dbeat_cntr_reg[6] ,
    \sig_child_addr_cntr_lsh_reg[11] ,
    full,
    \sig_byte_cntr_reg[7] ,
    sig_dre_halted,
    \sig_byte_cntr_reg[7]_0 ,
    CO,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ,
    lsig_eop_reg,
    sig_dre2ibtt_tstrb,
    sig_dbc_max__4,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \sig_child_addr_cntr_lsh_reg[11]_0 ,
    sig_child_addr_cntr_lsh_reg);
  output [12:0]dout;
  output empty;
  output [0:0]D;
  output [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ;
  output [0:0]E;
  output [0:0]SR;
  output [0:0]S;
  output sig_clr_dbc_reg_reg;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_clr_dbeat_cntr0_out;
  output [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  output [6:0]\sig_byte_cntr_reg[10] ;
  output sig_xfer_cmd_cmplt_reg0;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ;
  output [1:0]sig_tlast_out_reg;
  output [1:0]sig_tlast_out_reg_0;
  output [0:0]\INCLUDE_PACKING.lsig_packer_full_reg ;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  output [0:0]sig_tlast_out_reg_1;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  output [0:0]\INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  output lsig_set_packer_full6_out__1;
  output sig_last_xfer_valid;
  output [3:0]O;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ;
  output [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [12:0]din;
  input rd_en;
  input [4:0]sig_adjusted_addr_incr;
  input \sig_xfer_len_reg_reg[7] ;
  input [31:0]sig_dre2ibtt_tdata;
  input \sig_burst_dbeat_cntr_reg[0] ;
  input \sig_burst_dbeat_cntr_reg[0]_0 ;
  input \sig_burst_dbeat_cntr_reg[0]_1 ;
  input \sig_burst_dbeat_cntr_reg[6] ;
  input \sig_child_addr_cntr_lsh_reg[11] ;
  input full;
  input \sig_byte_cntr_reg[7] ;
  input sig_dre_halted;
  input \sig_byte_cntr_reg[7]_0 ;
  input [0:0]CO;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;
  input lsig_eop_reg;
  input [3:0]sig_dre2ibtt_tstrb;
  input sig_dbc_max__4;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  input [2:0]sig_child_addr_cntr_lsh_reg;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ;
  wire [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;
  wire [0:0]\INCLUDE_PACKING.lsig_packer_full_reg ;
  wire [0:0]\INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  wire [3:0]O;
  wire [0:0]S;
  wire [0:0]SR;
  wire [12:0]din;
  wire [12:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ;
  wire [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire lsig_eop_reg;
  wire lsig_set_packer_full6_out__1;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [4:0]sig_adjusted_addr_incr;
  wire \sig_burst_dbeat_cntr_reg[0] ;
  wire \sig_burst_dbeat_cntr_reg[0]_0 ;
  wire \sig_burst_dbeat_cntr_reg[0]_1 ;
  wire \sig_burst_dbeat_cntr_reg[6] ;
  wire [6:0]\sig_byte_cntr_reg[10] ;
  wire \sig_byte_cntr_reg[7] ;
  wire \sig_byte_cntr_reg[7]_0 ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[11] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dbc_max__4;
  wire [31:0]sig_dre2ibtt_tdata;
  wire [3:0]sig_dre2ibtt_tstrb;
  wire sig_dre_halted;
  wire sig_last_xfer_valid;
  wire sig_stream_rst;
  wire [1:0]sig_tlast_out_reg;
  wire [1:0]sig_tlast_out_reg_0;
  wire [0:0]sig_tlast_out_reg_1;
  wire sig_xfer_cmd_cmplt_reg0;
  wire \sig_xfer_len_reg_reg[7] ;
  wire wr_en;

  design_1_axi_vdma_0_0_sync_fifo_fg \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .D(D),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ),
        .\INCLUDE_PACKING.lsig_packer_full_reg (\INCLUDE_PACKING.lsig_packer_full_reg ),
        .\INCLUDE_PACKING.lsig_packer_full_reg_0 (\INCLUDE_PACKING.lsig_packer_full_reg_0 ),
        .O(O),
        .S(S),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (E),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .lsig_eop_reg(lsig_eop_reg),
        .lsig_set_packer_full6_out__1(lsig_set_packer_full6_out__1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_adjusted_addr_incr(sig_adjusted_addr_incr),
        .\sig_burst_dbeat_cntr_reg[0] (\sig_burst_dbeat_cntr_reg[0] ),
        .\sig_burst_dbeat_cntr_reg[0]_0 (\sig_burst_dbeat_cntr_reg[0]_0 ),
        .\sig_burst_dbeat_cntr_reg[0]_1 (\sig_burst_dbeat_cntr_reg[0]_1 ),
        .\sig_burst_dbeat_cntr_reg[6] (\sig_burst_dbeat_cntr_reg[6] ),
        .\sig_byte_cntr_reg[10] (\sig_byte_cntr_reg[10] ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .\sig_byte_cntr_reg[7]_0 (\sig_byte_cntr_reg[7]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[11] (\sig_child_addr_cntr_lsh_reg[11] ),
        .\sig_child_addr_cntr_lsh_reg[11]_0 (\sig_child_addr_cntr_lsh_reg[11]_0 ),
        .\sig_child_addr_cntr_lsh_reg[3] (\sig_child_addr_cntr_lsh_reg[3] ),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg_reg(sig_clr_dbc_reg_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dbc_max__4(sig_dbc_max__4),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_dre2ibtt_tstrb(sig_dre2ibtt_tstrb),
        .sig_dre_halted(sig_dre_halted),
        .sig_last_xfer_valid(sig_last_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg(sig_tlast_out_reg),
        .sig_tlast_out_reg_0(sig_tlast_out_reg_0),
        .sig_tlast_out_reg_1(sig_tlast_out_reg_1),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .\sig_xfer_len_reg_reg[7] (\sig_xfer_len_reg_reg[7] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module design_1_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0
   (full,
    dout,
    empty,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    \count_value_i_reg[9] );
  output full;
  output [73:0]dout;
  output empty;
  output [3:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [73:0]din;
  input rd_en;
  input \count_value_i_reg[9] ;

  wire [3:0]D;
  wire \count_value_i_reg[9] ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_stream_rst;

  design_1_axi_vdma_0_0_sync_fifo_fg__parameterized0 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .\count_value_i_reg[9] (\count_value_i_reg[9] ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module design_1_axi_vdma_0_0_axi_datamover_skid2mm_buf
   (out,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    m_axi_s2mm_wready,
    Q,
    sig_halt_strb1__0,
    \sig_strb_reg_out_reg[0]_0 ,
    \sig_strb_reg_out_reg[7]_0 ,
    sig_init_reg,
    sig_data2skid_wvalid,
    sig_m_valid_out_reg_0,
    D,
    \sig_strb_skid_reg_reg[7]_0 );
  output out;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input m_axi_s2mm_wready;
  input [7:0]Q;
  input sig_halt_strb1__0;
  input \sig_strb_reg_out_reg[0]_0 ;
  input [7:0]\sig_strb_reg_out_reg[7]_0 ;
  input sig_init_reg;
  input sig_data2skid_wvalid;
  input sig_m_valid_out_reg_0;
  input [63:0]D;
  input [7:0]\sig_strb_skid_reg_reg[7]_0 ;

  wire [63:0]D;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire \sig_data_reg_out[63]_i_1__0_n_0 ;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire sig_halt_strb1__0;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [7:0]sig_strb_skid_mux_out;
  wire [7:0]sig_strb_skid_reg;
  wire [7:0]\sig_strb_skid_reg_reg[7]_0 ;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(sig_data_skid_reg[0]),
        .I1(D[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(sig_data_skid_reg[10]),
        .I1(D[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(sig_data_skid_reg[11]),
        .I1(D[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(sig_data_skid_reg[12]),
        .I1(D[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(sig_data_skid_reg[13]),
        .I1(D[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(sig_data_skid_reg[14]),
        .I1(D[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(sig_data_skid_reg[15]),
        .I1(D[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(sig_data_skid_reg[16]),
        .I1(D[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(sig_data_skid_reg[17]),
        .I1(D[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(sig_data_skid_reg[18]),
        .I1(D[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(sig_data_skid_reg[19]),
        .I1(D[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(sig_data_skid_reg[1]),
        .I1(D[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(sig_data_skid_reg[20]),
        .I1(D[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(sig_data_skid_reg[21]),
        .I1(D[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(sig_data_skid_reg[22]),
        .I1(D[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(sig_data_skid_reg[23]),
        .I1(D[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(sig_data_skid_reg[24]),
        .I1(D[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(sig_data_skid_reg[25]),
        .I1(D[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(sig_data_skid_reg[26]),
        .I1(D[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(sig_data_skid_reg[27]),
        .I1(D[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(sig_data_skid_reg[28]),
        .I1(D[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(sig_data_skid_reg[29]),
        .I1(D[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(sig_data_skid_reg[2]),
        .I1(D[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(sig_data_skid_reg[30]),
        .I1(D[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(sig_data_skid_reg[31]),
        .I1(D[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[32]_i_1__0 
       (.I0(sig_data_skid_reg[32]),
        .I1(D[32]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[33]_i_1__0 
       (.I0(sig_data_skid_reg[33]),
        .I1(D[33]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[34]_i_1__0 
       (.I0(sig_data_skid_reg[34]),
        .I1(D[34]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[35]_i_1__0 
       (.I0(sig_data_skid_reg[35]),
        .I1(D[35]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[36]_i_1__0 
       (.I0(sig_data_skid_reg[36]),
        .I1(D[36]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[37]_i_1__0 
       (.I0(sig_data_skid_reg[37]),
        .I1(D[37]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[38]_i_1__0 
       (.I0(sig_data_skid_reg[38]),
        .I1(D[38]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[39]_i_1__0 
       (.I0(sig_data_skid_reg[39]),
        .I1(D[39]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(sig_data_skid_reg[3]),
        .I1(D[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[40]_i_1__0 
       (.I0(sig_data_skid_reg[40]),
        .I1(D[40]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[41]_i_1__0 
       (.I0(sig_data_skid_reg[41]),
        .I1(D[41]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[42]_i_1__0 
       (.I0(sig_data_skid_reg[42]),
        .I1(D[42]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[43]_i_1__0 
       (.I0(sig_data_skid_reg[43]),
        .I1(D[43]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[44]_i_1__0 
       (.I0(sig_data_skid_reg[44]),
        .I1(D[44]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[45]_i_1__0 
       (.I0(sig_data_skid_reg[45]),
        .I1(D[45]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[46]_i_1__0 
       (.I0(sig_data_skid_reg[46]),
        .I1(D[46]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[47]_i_1__0 
       (.I0(sig_data_skid_reg[47]),
        .I1(D[47]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[48]_i_1__0 
       (.I0(sig_data_skid_reg[48]),
        .I1(D[48]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[49]_i_1__0 
       (.I0(sig_data_skid_reg[49]),
        .I1(D[49]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(sig_data_skid_reg[4]),
        .I1(D[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[50]_i_1__0 
       (.I0(sig_data_skid_reg[50]),
        .I1(D[50]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[51]_i_1__0 
       (.I0(sig_data_skid_reg[51]),
        .I1(D[51]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[52]_i_1__0 
       (.I0(sig_data_skid_reg[52]),
        .I1(D[52]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[53]_i_1__0 
       (.I0(sig_data_skid_reg[53]),
        .I1(D[53]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[54]_i_1__0 
       (.I0(sig_data_skid_reg[54]),
        .I1(D[54]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[55]_i_1__0 
       (.I0(sig_data_skid_reg[55]),
        .I1(D[55]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[56]_i_1__0 
       (.I0(sig_data_skid_reg[56]),
        .I1(D[56]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[57]_i_1__0 
       (.I0(sig_data_skid_reg[57]),
        .I1(D[57]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[58]_i_1__0 
       (.I0(sig_data_skid_reg[58]),
        .I1(D[58]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[59]_i_1__0 
       (.I0(sig_data_skid_reg[59]),
        .I1(D[59]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(sig_data_skid_reg[5]),
        .I1(D[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[60]_i_1__0 
       (.I0(sig_data_skid_reg[60]),
        .I1(D[60]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[61]_i_1__0 
       (.I0(sig_data_skid_reg[61]),
        .I1(D[61]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[62]_i_1__0 
       (.I0(sig_data_skid_reg[62]),
        .I1(D[62]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[62]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[63]_i_1__0 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(\sig_data_reg_out[63]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[63]_i_2 
       (.I0(sig_data_skid_reg[63]),
        .I1(D[63]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(sig_data_skid_reg[6]),
        .I1(D[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(sig_data_skid_reg[7]),
        .I1(D[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(sig_data_skid_reg[8]),
        .I1(D[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(sig_data_skid_reg[9]),
        .I1(D[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axi_s2mm_wdata[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axi_s2mm_wdata[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axi_s2mm_wdata[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axi_s2mm_wdata[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axi_s2mm_wdata[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axi_s2mm_wdata[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axi_s2mm_wdata[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axi_s2mm_wdata[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axi_s2mm_wdata[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axi_s2mm_wdata[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axi_s2mm_wdata[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axi_s2mm_wdata[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axi_s2mm_wdata[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axi_s2mm_wdata[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axi_s2mm_wdata[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axi_s2mm_wdata[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axi_s2mm_wdata[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axi_s2mm_wdata[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axi_s2mm_wdata[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axi_s2mm_wdata[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axi_s2mm_wdata[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axi_s2mm_wdata[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axi_s2mm_wdata[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axi_s2mm_wdata[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axi_s2mm_wdata[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axi_s2mm_wdata[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axi_s2mm_wdata[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axi_s2mm_wdata[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axi_s2mm_wdata[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axi_s2mm_wdata[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axi_s2mm_wdata[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axi_s2mm_wdata[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__0__0
       (.I0(sig_data2skid_wlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h00000000FF2A0000)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_m_valid_dup),
        .I1(m_axi_s2mm_wready),
        .I2(sig_s_ready_dup),
        .I3(sig_data2skid_wvalid),
        .I4(sig_m_valid_out_reg_0),
        .I5(sig_init_reg),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_init_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_data2skid_wvalid),
        .I3(sig_m_valid_dup),
        .I4(m_axi_s2mm_wready),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hCFFFCF00AAAAAAAA)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(sig_strb_skid_reg[0]),
        .I1(Q[0]),
        .I2(sig_halt_strb1__0),
        .I3(\sig_strb_reg_out_reg[0]_0 ),
        .I4(\sig_strb_reg_out_reg[7]_0 [0]),
        .I5(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[0]));
  LUT6 #(
    .INIT(64'hCFFFCF00AAAAAAAA)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(sig_strb_skid_reg[1]),
        .I1(Q[1]),
        .I2(sig_halt_strb1__0),
        .I3(\sig_strb_reg_out_reg[0]_0 ),
        .I4(\sig_strb_reg_out_reg[7]_0 [1]),
        .I5(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[1]));
  LUT6 #(
    .INIT(64'hCFFFCF00AAAAAAAA)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(sig_strb_skid_reg[2]),
        .I1(Q[2]),
        .I2(sig_halt_strb1__0),
        .I3(\sig_strb_reg_out_reg[0]_0 ),
        .I4(\sig_strb_reg_out_reg[7]_0 [2]),
        .I5(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[2]));
  LUT6 #(
    .INIT(64'hCFFFCF00AAAAAAAA)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(sig_strb_skid_reg[3]),
        .I1(Q[3]),
        .I2(sig_halt_strb1__0),
        .I3(\sig_strb_reg_out_reg[0]_0 ),
        .I4(\sig_strb_reg_out_reg[7]_0 [3]),
        .I5(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[3]));
  LUT6 #(
    .INIT(64'hCFFFCF00AAAAAAAA)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(sig_strb_skid_reg[4]),
        .I1(Q[4]),
        .I2(sig_halt_strb1__0),
        .I3(\sig_strb_reg_out_reg[0]_0 ),
        .I4(\sig_strb_reg_out_reg[7]_0 [4]),
        .I5(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[4]));
  LUT6 #(
    .INIT(64'hCFFFCF00AAAAAAAA)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(sig_strb_skid_reg[5]),
        .I1(Q[5]),
        .I2(sig_halt_strb1__0),
        .I3(\sig_strb_reg_out_reg[0]_0 ),
        .I4(\sig_strb_reg_out_reg[7]_0 [5]),
        .I5(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[5]));
  LUT6 #(
    .INIT(64'hCFFFCF00AAAAAAAA)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(sig_strb_skid_reg[6]),
        .I1(Q[6]),
        .I2(sig_halt_strb1__0),
        .I3(\sig_strb_reg_out_reg[0]_0 ),
        .I4(\sig_strb_reg_out_reg[7]_0 [6]),
        .I5(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[6]));
  LUT6 #(
    .INIT(64'hCFFFCF00AAAAAAAA)) 
    \sig_strb_reg_out[7]_i_2 
       (.I0(sig_strb_skid_reg[7]),
        .I1(Q[7]),
        .I2(sig_halt_strb1__0),
        .I3(\sig_strb_reg_out_reg[0]_0 ),
        .I4(\sig_strb_reg_out_reg[7]_0 [7]),
        .I5(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[7]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_strb_skid_mux_out[4]),
        .Q(m_axi_s2mm_wstrb[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_strb_skid_mux_out[5]),
        .Q(m_axi_s2mm_wstrb[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_strb_skid_mux_out[6]),
        .Q(m_axi_s2mm_wstrb[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[63]_i_1__0_n_0 ),
        .D(sig_strb_skid_mux_out[7]),
        .Q(m_axi_s2mm_wstrb[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [4]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [5]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [6]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [7]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module design_1_axi_vdma_0_0_axi_datamover_skid_buf
   (out,
    sig_m_valid_out_reg_0,
    sig_ibtt2wdc_tlast,
    rd_en,
    \sig_data_reg_out_reg[67]_0 ,
    \sig_strb_reg_out_reg[8]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    E,
    empty,
    sig_init_reg,
    sig_wdc2ibtt_tready,
    sig_m_valid_out_reg_1,
    D);
  output out;
  output sig_m_valid_out_reg_0;
  output sig_ibtt2wdc_tlast;
  output rd_en;
  output [67:0]\sig_data_reg_out_reg[67]_0 ;
  output [8:0]\sig_strb_reg_out_reg[8]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [73:0]dout;
  input [0:0]E;
  input empty;
  input sig_init_reg;
  input sig_wdc2ibtt_tready;
  input sig_m_valid_out_reg_1;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire [73:0]dout;
  wire empty;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [67:0]\sig_data_reg_out_reg[67]_0 ;
  wire [67:0]sig_data_skid_mux_out;
  wire [67:0]sig_data_skid_reg;
  wire sig_ibtt2wdc_tlast;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [8:0]\sig_strb_reg_out_reg[8]_0 ;
  wire [8:0]sig_strb_skid_mux_out;
  wire [8:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(sig_data_skid_reg[0]),
        .I1(dout[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(sig_data_skid_reg[10]),
        .I1(dout[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(sig_data_skid_reg[11]),
        .I1(dout[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(sig_data_skid_reg[12]),
        .I1(dout[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(sig_data_skid_reg[13]),
        .I1(dout[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(sig_data_skid_reg[14]),
        .I1(dout[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(sig_data_skid_reg[15]),
        .I1(dout[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(sig_data_skid_reg[16]),
        .I1(dout[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(sig_data_skid_reg[17]),
        .I1(dout[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(sig_data_skid_reg[18]),
        .I1(dout[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(sig_data_skid_reg[19]),
        .I1(dout[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(sig_data_skid_reg[1]),
        .I1(dout[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(sig_data_skid_reg[20]),
        .I1(dout[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(sig_data_skid_reg[21]),
        .I1(dout[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(sig_data_skid_reg[22]),
        .I1(dout[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(sig_data_skid_reg[23]),
        .I1(dout[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(dout[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(dout[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(dout[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(dout[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(dout[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(dout[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(sig_data_skid_reg[2]),
        .I1(dout[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(dout[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_data_skid_reg[31]),
        .I1(dout[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(sig_data_skid_reg[32]),
        .I1(dout[32]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(sig_data_skid_reg[33]),
        .I1(dout[33]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(sig_data_skid_reg[34]),
        .I1(dout[34]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(sig_data_skid_reg[35]),
        .I1(dout[35]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(sig_data_skid_reg[36]),
        .I1(dout[36]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(sig_data_skid_reg[37]),
        .I1(dout[37]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(sig_data_skid_reg[38]),
        .I1(dout[38]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(sig_data_skid_reg[39]),
        .I1(dout[39]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(sig_data_skid_reg[3]),
        .I1(dout[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(sig_data_skid_reg[40]),
        .I1(dout[40]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(sig_data_skid_reg[41]),
        .I1(dout[41]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(sig_data_skid_reg[42]),
        .I1(dout[42]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(sig_data_skid_reg[43]),
        .I1(dout[43]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(sig_data_skid_reg[44]),
        .I1(dout[44]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(sig_data_skid_reg[45]),
        .I1(dout[45]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(sig_data_skid_reg[46]),
        .I1(dout[46]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(sig_data_skid_reg[47]),
        .I1(dout[47]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(sig_data_skid_reg[48]),
        .I1(dout[48]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(sig_data_skid_reg[49]),
        .I1(dout[49]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(sig_data_skid_reg[4]),
        .I1(dout[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(sig_data_skid_reg[50]),
        .I1(dout[50]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(sig_data_skid_reg[51]),
        .I1(dout[51]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(sig_data_skid_reg[52]),
        .I1(dout[52]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(sig_data_skid_reg[53]),
        .I1(dout[53]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(sig_data_skid_reg[54]),
        .I1(dout[54]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(sig_data_skid_reg[55]),
        .I1(dout[55]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(sig_data_skid_reg[56]),
        .I1(dout[56]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(sig_data_skid_reg[57]),
        .I1(dout[57]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(sig_data_skid_reg[58]),
        .I1(dout[58]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(sig_data_skid_reg[59]),
        .I1(dout[59]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(sig_data_skid_reg[5]),
        .I1(dout[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(sig_data_skid_reg[60]),
        .I1(dout[60]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(sig_data_skid_reg[61]),
        .I1(dout[61]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(sig_data_skid_reg[62]),
        .I1(dout[62]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(sig_data_skid_reg[63]),
        .I1(dout[63]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[64]_i_1 
       (.I0(sig_data_skid_reg[64]),
        .I1(D[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[65]_i_1 
       (.I0(sig_data_skid_reg[65]),
        .I1(D[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[66]_i_1 
       (.I0(sig_data_skid_reg[66]),
        .I1(D[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[67]_i_2 
       (.I0(sig_data_skid_reg[67]),
        .I1(D[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(sig_data_skid_reg[6]),
        .I1(dout[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(sig_data_skid_reg[7]),
        .I1(dout[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(sig_data_skid_reg[8]),
        .I1(dout[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(sig_data_skid_reg[9]),
        .I1(dout[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[67]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[67]_0 [10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[67]_0 [11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[67]_0 [12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[67]_0 [13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[67]_0 [14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[67]_0 [15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[67]_0 [16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[67]_0 [17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[67]_0 [18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[67]_0 [19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[67]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[67]_0 [20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[67]_0 [21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[67]_0 [22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[67]_0 [23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[67]_0 [24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[67]_0 [25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[67]_0 [26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[67]_0 [27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[67]_0 [28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[67]_0 [29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[67]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[67]_0 [30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[67]_0 [31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[32]),
        .Q(\sig_data_reg_out_reg[67]_0 [32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[33]),
        .Q(\sig_data_reg_out_reg[67]_0 [33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[34]),
        .Q(\sig_data_reg_out_reg[67]_0 [34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[35]),
        .Q(\sig_data_reg_out_reg[67]_0 [35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[36]),
        .Q(\sig_data_reg_out_reg[67]_0 [36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[37]),
        .Q(\sig_data_reg_out_reg[67]_0 [37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[38]),
        .Q(\sig_data_reg_out_reg[67]_0 [38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[39]),
        .Q(\sig_data_reg_out_reg[67]_0 [39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[67]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[40]),
        .Q(\sig_data_reg_out_reg[67]_0 [40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[41]),
        .Q(\sig_data_reg_out_reg[67]_0 [41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[42]),
        .Q(\sig_data_reg_out_reg[67]_0 [42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[43]),
        .Q(\sig_data_reg_out_reg[67]_0 [43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[44]),
        .Q(\sig_data_reg_out_reg[67]_0 [44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[45]),
        .Q(\sig_data_reg_out_reg[67]_0 [45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[46]),
        .Q(\sig_data_reg_out_reg[67]_0 [46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[47]),
        .Q(\sig_data_reg_out_reg[67]_0 [47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[48]),
        .Q(\sig_data_reg_out_reg[67]_0 [48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[49]),
        .Q(\sig_data_reg_out_reg[67]_0 [49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[67]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[50]),
        .Q(\sig_data_reg_out_reg[67]_0 [50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[51]),
        .Q(\sig_data_reg_out_reg[67]_0 [51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[52]),
        .Q(\sig_data_reg_out_reg[67]_0 [52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[53]),
        .Q(\sig_data_reg_out_reg[67]_0 [53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[54]),
        .Q(\sig_data_reg_out_reg[67]_0 [54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[55]),
        .Q(\sig_data_reg_out_reg[67]_0 [55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[56]),
        .Q(\sig_data_reg_out_reg[67]_0 [56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[57]),
        .Q(\sig_data_reg_out_reg[67]_0 [57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[58]),
        .Q(\sig_data_reg_out_reg[67]_0 [58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[59]),
        .Q(\sig_data_reg_out_reg[67]_0 [59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[67]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[60]),
        .Q(\sig_data_reg_out_reg[67]_0 [60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[61]),
        .Q(\sig_data_reg_out_reg[67]_0 [61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[62]),
        .Q(\sig_data_reg_out_reg[67]_0 [62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[63]),
        .Q(\sig_data_reg_out_reg[67]_0 [63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[64]),
        .Q(\sig_data_reg_out_reg[67]_0 [64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[65]),
        .Q(\sig_data_reg_out_reg[67]_0 [65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[66]),
        .Q(\sig_data_reg_out_reg[67]_0 [66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[67]),
        .Q(\sig_data_reg_out_reg[67]_0 [67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[67]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[67]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[67]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[67]_0 [9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_data_skid_reg[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_data_skid_reg[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_data_skid_reg[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_data_skid_reg[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_data_skid_reg[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_data_skid_reg[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[38]),
        .Q(sig_data_skid_reg[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[39]),
        .Q(sig_data_skid_reg[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[40]),
        .Q(sig_data_skid_reg[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[41]),
        .Q(sig_data_skid_reg[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[42]),
        .Q(sig_data_skid_reg[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[43]),
        .Q(sig_data_skid_reg[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[44]),
        .Q(sig_data_skid_reg[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[45]),
        .Q(sig_data_skid_reg[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[46]),
        .Q(sig_data_skid_reg[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[47]),
        .Q(sig_data_skid_reg[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[48]),
        .Q(sig_data_skid_reg[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[49]),
        .Q(sig_data_skid_reg[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[50]),
        .Q(sig_data_skid_reg[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[51]),
        .Q(sig_data_skid_reg[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[52]),
        .Q(sig_data_skid_reg[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[53]),
        .Q(sig_data_skid_reg[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[54]),
        .Q(sig_data_skid_reg[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[55]),
        .Q(sig_data_skid_reg[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[56]),
        .Q(sig_data_skid_reg[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[57]),
        .Q(sig_data_skid_reg[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[58]),
        .Q(sig_data_skid_reg[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[59]),
        .Q(sig_data_skid_reg[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[60]),
        .Q(sig_data_skid_reg[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[61]),
        .Q(sig_data_skid_reg[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[62]),
        .Q(sig_data_skid_reg[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[63]),
        .Q(sig_data_skid_reg[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__0
       (.I0(dout[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[72]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h000000005DDD0000)) 
    sig_m_valid_dup_i_1__1
       (.I0(empty),
        .I1(sig_m_valid_dup),
        .I2(sig_wdc2ibtt_tready),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_out_reg_1),
        .I5(sig_init_reg),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFEEAE)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_init_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(empty),
        .I4(sig_wdc2ibtt_tready),
        .O(sig_s_ready_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(sig_strb_skid_reg[0]),
        .I1(dout[64]),
        .I2(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(sig_strb_skid_reg[1]),
        .I1(dout[65]),
        .I2(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(sig_strb_skid_reg[2]),
        .I1(dout[66]),
        .I2(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(sig_strb_skid_reg[3]),
        .I1(dout[67]),
        .I2(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[4]_i_1__0 
       (.I0(sig_strb_skid_reg[4]),
        .I1(dout[68]),
        .I2(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[5]_i_1__0 
       (.I0(sig_strb_skid_reg[5]),
        .I1(dout[69]),
        .I2(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[6]_i_1__0 
       (.I0(sig_strb_skid_reg[6]),
        .I1(dout[70]),
        .I2(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[7]_i_1__0 
       (.I0(sig_strb_skid_reg[7]),
        .I1(dout[71]),
        .I2(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_strb_reg_out[8]_i_1 
       (.I0(sig_strb_skid_reg[8]),
        .I1(dout[73]),
        .I2(sig_s_ready_dup),
        .O(sig_strb_skid_mux_out[8]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[8]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[8]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[8]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[8]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[8]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[8]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[8]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[8]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[8]),
        .Q(\sig_strb_reg_out_reg[8]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[64]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[65]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[66]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[67]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[68]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[69]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[70]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[71]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[73]),
        .Q(sig_strb_skid_reg[8]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module design_1_axi_vdma_0_0_axi_datamover_slice
   (slice_insert_valid,
    S,
    sig_btt_eq_0_reg,
    E,
    ld_btt_cntr_reg3_reg,
    sig_tstrb_fifo_rdy,
    \storage_data_reg[8]_0 ,
    m_axi_s2mm_aclk,
    out,
    Q,
    sig_curr_strt_offset,
    sig_inhibit_rdy_n,
    m_valid_i_reg_0,
    sig_btt_eq_0,
    D,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    SR,
    \sig_btt_cntr_dup_reg[0] ,
    \sig_btt_cntr_dup_reg[0]_0 ,
    ld_btt_cntr_reg3,
    \storage_data_reg[8]_1 ,
    sig_curr_eof_reg,
    \storage_data_reg[8]_2 ,
    sig_fifo_mssai,
    sig_stream_rst);
  output slice_insert_valid;
  output [3:0]S;
  output sig_btt_eq_0_reg;
  output [0:0]E;
  output [0:0]ld_btt_cntr_reg3_reg;
  output sig_tstrb_fifo_rdy;
  output [8:0]\storage_data_reg[8]_0 ;
  input m_axi_s2mm_aclk;
  input [7:0]out;
  input [15:0]Q;
  input [1:0]sig_curr_strt_offset;
  input sig_inhibit_rdy_n;
  input m_valid_i_reg_0;
  input sig_btt_eq_0;
  input [0:0]D;
  input sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input [0:0]SR;
  input \sig_btt_cntr_dup_reg[0] ;
  input \sig_btt_cntr_dup_reg[0]_0 ;
  input ld_btt_cntr_reg3;
  input \storage_data_reg[8]_1 ;
  input sig_curr_eof_reg;
  input [0:0]\storage_data_reg[8]_2 ;
  input [1:0]sig_fifo_mssai;
  input sig_stream_rst;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:3]\I_SCATTER_STROBE_GEN/lsig_end_vect ;
  wire [0:0]\I_SCATTER_STROBE_GEN/lsig_start_vect ;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \areset_d_reg_n_0_[0] ;
  wire ld_btt_cntr_reg3;
  wire [0:0]ld_btt_cntr_reg3_reg;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire [7:0]out;
  wire p_1_in;
  wire \sig_btt_cntr_dup_reg[0] ;
  wire \sig_btt_cntr_dup_reg[0]_0 ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_gteq_max_incr;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire [2:2]sig_stbgen_tstrb;
  wire sig_stream_rst;
  wire [7:4]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire slice_insert_valid;
  wire \storage_data[1]_i_1_n_0 ;
  wire \storage_data[6]_i_3_n_0 ;
  wire \storage_data[6]_i_4_n_0 ;
  wire [8:0]\storage_data_reg[8]_0 ;
  wire \storage_data_reg[8]_1 ;
  wire [0:0]\storage_data_reg[8]_2 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FFA2)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(m_valid_i_reg_0),
        .I3(sig_tstrb_fifo_valid),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(\storage_data_reg[8]_1 ),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \sig_btt_cntr[15]_i_2 
       (.I0(\sig_btt_cntr_dup_reg[0] ),
        .I1(\sig_btt_cntr_dup_reg[0]_0 ),
        .I2(sig_btt_eq_0),
        .I3(ld_btt_cntr_reg3_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFF22222E22)) 
    sig_btt_eq_0_i_1
       (.I0(sig_btt_eq_0),
        .I1(E),
        .I2(D),
        .I3(sig_btt_eq_0_reg_0),
        .I4(sig_btt_eq_0_reg_1),
        .I5(SR),
        .O(sig_btt_eq_0_reg));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[6]),
        .I1(out[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[4]),
        .I1(out[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[2]),
        .I1(out[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_4
       (.I0(out[0]),
        .I1(out[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \storage_data[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_curr_strt_offset[1]),
        .O(\I_SCATTER_STROBE_GEN/lsig_start_vect ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \storage_data[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_btt_gteq_max_incr),
        .I2(sig_curr_strt_offset[0]),
        .I3(sig_curr_strt_offset[1]),
        .O(\storage_data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h5454FEFA)) 
    \storage_data[2]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(Q[1]),
        .I2(sig_btt_gteq_max_incr),
        .I3(Q[0]),
        .I4(sig_curr_strt_offset[0]),
        .O(sig_stbgen_tstrb));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFFFAF8F0)) 
    \storage_data[3]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(Q[0]),
        .I2(sig_btt_gteq_max_incr),
        .I3(Q[1]),
        .I4(sig_curr_strt_offset[1]),
        .O(\I_SCATTER_STROBE_GEN/lsig_end_vect ));
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[4]_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(\storage_data_reg[8]_2 ),
        .O(sig_tstrb_fifo_data_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[5]_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(\storage_data_reg[8]_2 ),
        .O(sig_tstrb_fifo_data_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h01050707)) 
    \storage_data[6]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(Q[1]),
        .I2(sig_btt_gteq_max_incr),
        .I3(Q[0]),
        .I4(sig_curr_strt_offset[0]),
        .O(sig_tstrb_fifo_data_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \storage_data[6]_i_2 
       (.I0(\storage_data[6]_i_3_n_0 ),
        .I1(\storage_data[6]_i_4_n_0 ),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(Q[12]),
        .I5(Q[11]),
        .O(sig_btt_gteq_max_incr));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \storage_data[6]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\storage_data[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[6]_i_4 
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[2]),
        .I3(Q[15]),
        .O(\storage_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[7]_i_1 
       (.I0(sig_curr_eof_reg),
        .I1(\storage_data_reg[8]_2 ),
        .O(sig_tstrb_fifo_data_in[7]));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[8]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(\storage_data_reg[8]_1 ),
        .I3(sig_tstrb_fifo_rdy),
        .O(ld_btt_cntr_reg3_reg));
  LUT5 #(
    .INIT(32'h0000005D)) 
    \storage_data[8]_i_2 
       (.I0(slice_insert_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(m_valid_i_reg_0),
        .I3(\areset_d_reg_n_0_[0] ),
        .I4(p_1_in),
        .O(sig_tstrb_fifo_rdy));
  FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(ld_btt_cntr_reg3_reg),
        .D(\I_SCATTER_STROBE_GEN/lsig_start_vect ),
        .Q(\storage_data_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(ld_btt_cntr_reg3_reg),
        .D(\storage_data[1]_i_1_n_0 ),
        .Q(\storage_data_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(ld_btt_cntr_reg3_reg),
        .D(sig_stbgen_tstrb),
        .Q(\storage_data_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(ld_btt_cntr_reg3_reg),
        .D(\I_SCATTER_STROBE_GEN/lsig_end_vect ),
        .Q(\storage_data_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(ld_btt_cntr_reg3_reg),
        .D(sig_tstrb_fifo_data_in[4]),
        .Q(\storage_data_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(ld_btt_cntr_reg3_reg),
        .D(sig_tstrb_fifo_data_in[5]),
        .Q(\storage_data_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(ld_btt_cntr_reg3_reg),
        .D(sig_tstrb_fifo_data_in[6]),
        .Q(\storage_data_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \storage_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(ld_btt_cntr_reg3_reg),
        .D(sig_tstrb_fifo_data_in[7]),
        .Q(\storage_data_reg[8]_0 [7]),
        .R(1'b0));
  FDRE \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(ld_btt_cntr_reg3_reg),
        .D(\storage_data_reg[8]_2 ),
        .Q(\storage_data_reg[8]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module design_1_axi_vdma_0_0_axi_datamover_strb_gen2__parameterized0
   (D,
    out);
  output [5:0]D;
  input [2:0]out;

  wire [5:0]D;
  wire [2:0]out;

  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h01)) 
    lsig_start_vect
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_next_strt_strb_reg[1]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \sig_next_strt_strb_reg[2]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sig_next_strt_strb_reg[4]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_next_strt_strb_reg[5]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_next_strt_strb_reg[6]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module design_1_axi_vdma_0_0_axi_datamover_wr_status_cntl
   (FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    out,
    in,
    sig_wdc_status_going_full,
    sig_init_reg,
    sig_halt_reg_reg_0,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    m_axi_s2mm_bready,
    sig_inhibit_rdy_n_reg,
    sig_wsc2data_ready,
    sig_input_cache_type_reg0,
    SR,
    sig_wsc2rst_stop_cmplt,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    p_0_in,
    sig_halt_reg_reg_1,
    \sig_addr_posted_cntr_reg[3]_0 ,
    sig_init_reg2,
    sig_init_done_reg,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    sig_addr2wsc_calc_error,
    sig_halt_reg_dly3,
    m_axi_s2mm_bresp,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 );
  output FIFO_Full_reg;
  output sig_wsc2stat_status_valid;
  output [0:0]out;
  output [19:0]in;
  output sig_wdc_status_going_full;
  output sig_init_reg;
  output sig_halt_reg_reg_0;
  output sig_init_reg_reg;
  output sig_init_reg_reg_0;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output m_axi_s2mm_bready;
  output sig_inhibit_rdy_n_reg;
  output sig_wsc2data_ready;
  output sig_input_cache_type_reg0;
  output [0:0]SR;
  output sig_wsc2rst_stop_cmplt;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input p_0_in;
  input sig_halt_reg_reg_1;
  input \sig_addr_posted_cntr_reg[3]_0 ;
  input sig_init_reg2;
  input sig_init_done_reg;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input sig_addr2wsc_calc_error;
  input sig_halt_reg_dly3;
  input [1:0]m_axi_s2mm_bresp;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;

  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_12;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_9;
  wire [0:0]SR;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire p_0_in;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1__0_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire \sig_addr_posted_cntr_reg[3]_0 ;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_csm_pop_child_cmd;
  wire sig_data2wsc_valid;
  wire [22:4]sig_dcntl_sfifo_out;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg_0;
  wire sig_halt_reg_reg_1;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_input_cache_type_reg0;
  wire sig_psm_pop_input_cmd;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire sig_wsc2data_ready;
  wire sig_wsc2rst_stop_cmplt;
  wire sig_wsc2stat_status_valid;

  design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sig_rd_empty),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .Q(sig_wdc_statcnt_reg),
        .in(in[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_dcntl_sfifo_out[22:6],out,sig_dcntl_sfifo_out[4]}),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_init_done(sig_init_done_3),
        .sig_init_done_reg_0(I_WRESP_STATUS_FIFO_n_9),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2data_ready(sig_wsc2data_ready));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(in[3]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(in[13]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(in[14]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(in[15]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(in[16]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(in[17]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[21]),
        .Q(in[18]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(in[4]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(in[5]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(in[6]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(in[7]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(in[8]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(in[9]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(in[10]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(in[11]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(in[12]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(in[1]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[22]),
        .Q(in[19]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(in[0]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_0_in),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(out),
        .Q(sig_wsc2stat_status_valid),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(in[2]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_3,I_WRESP_STATUS_FIFO_n_4,I_WRESP_STATUS_FIFO_n_5}),
        .E(I_WRESP_STATUS_FIFO_n_12),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_1),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_2),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .Q(sig_addr_posted_cntr_reg),
        .SR(SR),
        .in(in[2:1]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(sig_halt_reg_reg_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_dcntl_sfifo_out[4]),
        .\sig_addr_posted_cntr_reg[3] (\sig_addr_posted_cntr_reg[3]_0 ),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg_reg_0(sig_init_reg),
        .sig_init_reg_reg_1(sig_init_reg_reg),
        .sig_init_reg_reg_2(sig_init_reg_reg_0),
        .sig_init_reg_reg_3(sig_init_reg_reg_1),
        .sig_init_reg_reg_4(I_WRESP_STATUS_FIFO_n_9),
        .sig_init_reg_reg_5(sig_init_reg_reg_2),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_12),
        .D(\sig_addr_posted_cntr[0]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_12),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_12),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_12),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0004000100000000)) 
    sig_halt_cmplt_i_2
       (.I0(sig_addr_posted_cntr_reg[1]),
        .I1(sig_addr_posted_cntr_reg[0]),
        .I2(sig_addr_posted_cntr_reg[2]),
        .I3(sig_addr_posted_cntr_reg[3]),
        .I4(sig_addr2wsc_calc_error),
        .I5(sig_halt_reg_dly3),
        .O(sig_wsc2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_1),
        .Q(sig_halt_reg_reg_0),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg[3]),
        .I1(sig_wdc_statcnt_reg[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module design_1_axi_vdma_0_0_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_next_calc_error_reg_reg_0,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_next_cmd_cmplt_reg,
    sig_halt_reg_dly3,
    sig_init_done,
    sig_last_dbeat_reg_0,
    sig_single_dbeat_reg_0,
    sig_data2wsc_valid,
    in,
    lsig_end_of_cmd_reg,
    E,
    sig_wdc2ibtt_tready,
    sig_data2skid_wlast,
    sig_new_len_eq_0__6,
    sig_single_dbeat,
    sig_inhibit_rdy_n,
    sig_clr_cmd2data_valid5_out__0,
    sig_set_push2wsc,
    sig_first_dbeat1__0,
    \sig_next_strt_strb_reg_reg[7]_0 ,
    Q,
    sig_halt_strb1__0,
    sig_data2skid_wvalid,
    sig_data2rst_stop_cmplt,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg_dly1_reg_0,
    sig_init_done_reg,
    sig_last_dbeat_reg_1,
    sig_single_dbeat_reg_1,
    sig_push_to_wsc_reg_0,
    sig_data2wsc_calc_err_reg_0,
    sig_data2wsc_cmd_cmplt_reg_0,
    sig_wsc2mstr_halt_pipe,
    out,
    sig_first_dbeat_reg_0,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    sig_ibtt2wdc_tlast,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[0]_0 ,
    \sig_addr_posted_cntr_reg[2]_1 ,
    sig_next_calc_error_reg_reg_1,
    SR);
  output FIFO_Full_reg;
  output sig_next_calc_error_reg_reg_0;
  output \sig_addr_posted_cntr_reg[2]_0 ;
  output sig_next_cmd_cmplt_reg;
  output sig_halt_reg_dly3;
  output sig_init_done;
  output sig_last_dbeat_reg_0;
  output sig_single_dbeat_reg_0;
  output sig_data2wsc_valid;
  output [18:0]in;
  output lsig_end_of_cmd_reg;
  output [0:0]E;
  output sig_wdc2ibtt_tready;
  output sig_data2skid_wlast;
  output sig_new_len_eq_0__6;
  output sig_single_dbeat;
  output sig_inhibit_rdy_n;
  output sig_clr_cmd2data_valid5_out__0;
  output sig_set_push2wsc;
  output sig_first_dbeat1__0;
  output [7:0]\sig_next_strt_strb_reg_reg[7]_0 ;
  output [7:0]Q;
  output sig_halt_strb1__0;
  output sig_data2skid_wvalid;
  output sig_data2rst_stop_cmplt;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg_dly1_reg_0;
  input sig_init_done_reg;
  input sig_last_dbeat_reg_1;
  input sig_single_dbeat_reg_1;
  input sig_push_to_wsc_reg_0;
  input sig_data2wsc_calc_err_reg_0;
  input sig_data2wsc_cmd_cmplt_reg_0;
  input sig_wsc2mstr_halt_pipe;
  input out;
  input sig_first_dbeat_reg_0;
  input \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ;
  input [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  input [8:0]\GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  input sig_ibtt2wdc_tlast;
  input sig_mstr2data_cmd_valid;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input \sig_addr_posted_cntr_reg[2]_1 ;
  input [13:0]sig_next_calc_error_reg_reg_1;
  input [0:0]SR;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_9_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ;
  wire [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_7 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_i_1_n_0 ;
  wire [8:0]\GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [18:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire [0:0]lsig_start_vect;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_addr_chan_rdy0;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire \sig_addr_posted_cntr_reg[2]_1 ;
  wire sig_clr_cmd2data_valid5_out__0;
  wire [35:4]sig_cmd_fifo_data_out;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire sig_data2wsc_calc_err_reg_0;
  wire sig_data2wsc_cmd_cmplt_reg_0;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[4]_i_2_n_0 ;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire sig_dbeat_cntr_eq_0__2;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_good_mmap_dbeat10_out__0;
  wire sig_good_strm_dbeat9_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly1_reg_0;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_strb1__0;
  wire sig_ibtt2wdc_tlast;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_skid_reg_i_2_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_m_valid_dup_i_3_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_new_len_eq_0__6;
  wire sig_next_calc_error_reg_reg_0;
  wire [13:0]sig_next_calc_error_reg_reg_1;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [7:0]\sig_next_strt_strb_reg_reg[7]_0 ;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc_reg_0;
  wire sig_set_push2wsc;
  wire [6:1]sig_sfhalt_next_strt_strb;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg_0;
  wire sig_single_dbeat_reg_1;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire sig_wsc2mstr_halt_pipe;
  wire [3:3]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED ;

  design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized6 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(sig_dbeat_cntr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[35:33],sig_cmd_fifo_data_out[6:4]}),
        .sig_addr_chan_rdy0(sig_addr_chan_rdy0),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2]_0 ),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0__2(sig_dbeat_cntr_eq_0__2),
        .\sig_dbeat_cntr_reg[0] (sig_halt_reg_dly1_reg_0),
        .\sig_dbeat_cntr_reg[0]_0 (\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .\sig_dbeat_cntr_reg[0]_1 (\sig_dbeat_cntr_reg[0]_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[4]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[6] ({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 }),
        .\sig_dbeat_cntr_reg[6]_0 (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_n_0),
        .sig_good_mmap_dbeat10_out__0(sig_good_mmap_dbeat10_out__0),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_new_len_eq_0__6(sig_new_len_eq_0__6),
        .sig_next_calc_error_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_calc_error_reg_reg_1(sig_last_dbeat_reg_0),
        .sig_next_calc_error_reg_reg_2(sig_next_calc_error_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2mstr_halt_pipe(sig_wsc2mstr_halt_pipe));
  design_1_axi_vdma_0_0_axi_datamover_strb_gen2__parameterized0 \GEN_INDET_BTT.I_STRT_STRB_GEN 
       (.D({sig_sfhalt_next_strt_strb[6:4],sig_sfhalt_next_strt_strb[2:1],lsig_start_vect}),
        .out(sig_cmd_fifo_data_out[6:4]));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[13]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[12]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[11]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[10]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .O(sig_good_strm_dbeat9_out));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[17]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[16]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[15]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[14]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [3]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [2]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [1]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [0]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8F0F70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[5]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [3]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8F0F70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[4]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [2]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8F0F70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[3]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [1]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8F0F70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_9 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[2]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [0]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h70FF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(lsig_end_of_cmd_reg),
        .I3(sig_first_dbeat_reg_0),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_2 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[9]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[8]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[7]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(in[6]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 ),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat9_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ),
        .Q(in[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat9_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ),
        .Q(in[13]),
        .R(SR));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat9_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ),
        .Q(in[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat9_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ),
        .Q(in[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat9_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ),
        .Q(in[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat9_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ),
        .Q(in[17]),
        .R(SR));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED [3],\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 }),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_7 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_6 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_5 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_4 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat9_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ),
        .Q(in[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat9_out),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ),
        .Q(in[11]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7778000)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(sig_ibtt2wdc_tlast),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ),
        .Q(lsig_end_of_cmd_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_wdc2ibtt_tready),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I2(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [8]),
        .I3(lsig_eop_reg),
        .O(\GEN_INDET_BTT.lsig_eop_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_eop_reg_i_1_n_0 ),
        .Q(lsig_eop_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg_reg_0),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[2]_1 ),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hAAE698AA)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(\sig_addr_posted_cntr_reg[2]_1 ),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hF0F8E0F0)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(\sig_addr_posted_cntr_reg[2]_1 ),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_calc_err_reg_0),
        .Q(in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_cmd_cmplt_reg_0),
        .Q(in[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[67]_i_1 
       (.I0(sig_wdc2ibtt_tready),
        .I1(out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[4]_i_2 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[2]),
        .I4(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_last_skid_reg_i_2_n_0),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[3]),
        .I4(sig_dbeat_cntr[2]),
        .O(sig_dbeat_cntr_eq_0__2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[3]),
        .I5(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(\sig_addr_posted_cntr_reg[2]_0 ),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF000100)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_halt_reg_dly3),
        .I4(sig_next_calc_error_reg_reg_0),
        .O(sig_data2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1_reg_0),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_2
       (.I0(sig_good_mmap_dbeat10_out__0),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_last_skid_reg_i_2_n_0),
        .O(sig_first_dbeat1__0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    sig_last_dbeat_i_4
       (.I0(sig_last_skid_reg_i_2_n_0),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[3]),
        .I4(sig_dbeat_cntr[2]),
        .I5(sig_good_mmap_dbeat10_out__0),
        .O(sig_single_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_dbeat_reg_1),
        .Q(sig_last_dbeat_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(sig_data2skid_wlast),
        .I1(sig_good_mmap_dbeat10_out__0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_skid_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_last_skid_reg_i_2_n_0),
        .O(sig_data2skid_wlast));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_skid_reg_i_2
       (.I0(sig_dbeat_cntr[7]),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[5]),
        .O(sig_last_skid_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04040400)) 
    sig_m_valid_dup_i_2
       (.I0(sig_addr_chan_rdy0),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ),
        .I2(sig_next_calc_error_reg_reg_0),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_0 ),
        .I4(sig_halt_reg_dly1_reg_0),
        .O(sig_data2skid_wvalid));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    sig_m_valid_dup_i_2__0
       (.I0(sig_halt_reg_dly1_reg_0),
        .I1(\sig_dbeat_cntr_reg[0]_0 ),
        .I2(sig_next_calc_error_reg_reg_0),
        .I3(sig_m_valid_dup_i_3_n_0),
        .O(sig_wdc2ibtt_tready));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA200)) 
    sig_m_valid_dup_i_3
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(\sig_addr_posted_cntr_reg[2]_1 ),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_addr_posted_cntr[1]),
        .O(sig_m_valid_dup_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h01110101)) 
    sig_next_calc_error_reg_i_7
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(\sig_addr_posted_cntr_reg[2]_1 ),
        .I4(sig_last_mmap_dbeat_reg),
        .O(sig_addr_chan_rdy0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg_reg_0),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(lsig_start_vect),
        .Q(Q[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(sig_sfhalt_next_strt_strb[1]),
        .Q(Q[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(sig_sfhalt_next_strt_strb[2]),
        .Q(Q[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(Q[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(sig_sfhalt_next_strt_strb[4]),
        .Q(Q[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(sig_sfhalt_next_strt_strb[5]),
        .Q(Q[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(sig_sfhalt_next_strt_strb[6]),
        .Q(Q[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr_reg[2]_0 ),
        .D(1'b1),
        .Q(Q[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_next_calc_error_reg_reg_0),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_first_dbeat_reg_0),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    sig_push_to_wsc_i_2
       (.I0(sig_good_mmap_dbeat10_out__0),
        .I1(sig_dbeat_cntr_eq_0__2),
        .I2(sig_push_err2wsc),
        .O(sig_set_push2wsc));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_to_wsc_reg_0),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_single_dbeat_reg_1),
        .Q(sig_single_dbeat_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_reg_out[7]_i_3 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_0),
        .O(sig_halt_strb1__0));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_single_dbeat_reg_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_halt_reg_dly1_reg_0),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [0]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_single_dbeat_reg_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_halt_reg_dly1_reg_0),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [1]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_single_dbeat_reg_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_halt_reg_dly1_reg_0),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [2]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(Q[3]),
        .I1(sig_single_dbeat_reg_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_halt_reg_dly1_reg_0),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [3]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(Q[4]),
        .I1(sig_single_dbeat_reg_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_halt_reg_dly1_reg_0),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [4]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(Q[5]),
        .I1(sig_single_dbeat_reg_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_halt_reg_dly1_reg_0),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [5]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(Q[6]),
        .I1(sig_single_dbeat_reg_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_halt_reg_dly1_reg_0),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [6]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(Q[7]),
        .I1(sig_single_dbeat_reg_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_halt_reg_dly1_reg_0),
        .I4(\GEN_INDET_BTT.lsig_eop_reg_reg_0 [7]),
        .O(\sig_next_strt_strb_reg_reg[7]_0 [7]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_DYNAMIC_RESOLUTION = "1" *) (* C_ENABLE_DEBUG_ALL = "0" *) 
(* C_ENABLE_DEBUG_INFO_0 = "0" *) (* C_ENABLE_DEBUG_INFO_1 = "0" *) (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
(* C_ENABLE_DEBUG_INFO_11 = "0" *) (* C_ENABLE_DEBUG_INFO_12 = "0" *) (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
(* C_ENABLE_DEBUG_INFO_14 = "1" *) (* C_ENABLE_DEBUG_INFO_15 = "1" *) (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
(* C_ENABLE_DEBUG_INFO_3 = "0" *) (* C_ENABLE_DEBUG_INFO_4 = "0" *) (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
(* C_ENABLE_DEBUG_INFO_6 = "1" *) (* C_ENABLE_DEBUG_INFO_7 = "1" *) (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
(* C_ENABLE_DEBUG_INFO_9 = "0" *) (* C_ENABLE_VERT_FLIP = "0" *) (* C_ENABLE_VIDPRMTR_READS = "1" *) 
(* C_FAMILY = "zynq" *) (* C_FLUSH_ON_FSYNC = "1" *) (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
(* C_INCLUDE_MM2S = "0" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "0" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "1" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INSTANCE = "axi_vdma" *) (* C_MM2S_GENLOCK_MODE = "0" *) 
(* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
(* C_MM2S_LINEBUFFER_THRESH = "4" *) (* C_MM2S_MAX_BURST_LENGTH = "8" *) (* C_MM2S_SOF_ENABLE = "1" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "64" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_FSTORES = "1" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_S2MM_GENLOCK_MODE = "0" *) (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
(* C_S2MM_GENLOCK_REPEAT_EN = "1" *) (* C_S2MM_LINEBUFFER_DEPTH = "4096" *) (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
(* C_S2MM_MAX_BURST_LENGTH = "128" *) (* C_S2MM_SOF_ENABLE = "1" *) (* C_SELECT_XPM = "0" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "24" *) (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
(* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* C_USE_FSYNC = "1" *) (* C_USE_MM2S_FSYNC = "0" *) 
(* C_USE_S2MM_FSYNC = "2" *) (* ORIG_REF_NAME = "axi_vdma" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* ip_group = "LOGICORE" *) (* iptype = "PERIPHERAL" *) (* run_ngcbuild = "TRUE" *) 
module design_1_axi_vdma_0_0_axi_vdma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_fsync,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    s2mm_fsync,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    mm2s_buffer_empty,
    mm2s_buffer_almost_empty,
    s2mm_buffer_full,
    s2mm_buffer_almost_full,
    mm2s_fsync_out,
    s2mm_fsync_out,
    mm2s_prmtr_update,
    s2mm_prmtr_update,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_vdma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  (* dont_touch = "true" *) input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  (* dont_touch = "true" *) input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [8:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [8:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input mm2s_fsync;
  input [5:0]mm2s_frame_ptr_in;
  output [5:0]mm2s_frame_ptr_out;
  input s2mm_fsync;
  input [5:0]s2mm_frame_ptr_in;
  output [5:0]s2mm_frame_ptr_out;
  output mm2s_buffer_empty;
  output mm2s_buffer_almost_empty;
  output s2mm_buffer_full;
  output s2mm_buffer_almost_full;
  output mm2s_fsync_out;
  output s2mm_fsync_out;
  output mm2s_prmtr_update;
  output s2mm_prmtr_update;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [63:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [23:0]s_axis_s2mm_tdata;
  input [2:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [63:0]axi_vdma_tstvec;

  wire \<const0> ;
  wire AXI_LITE_REG_INTERFACE_I_n_100;
  wire AXI_LITE_REG_INTERFACE_I_n_101;
  wire AXI_LITE_REG_INTERFACE_I_n_102;
  wire AXI_LITE_REG_INTERFACE_I_n_103;
  wire AXI_LITE_REG_INTERFACE_I_n_104;
  wire AXI_LITE_REG_INTERFACE_I_n_105;
  wire AXI_LITE_REG_INTERFACE_I_n_106;
  wire AXI_LITE_REG_INTERFACE_I_n_107;
  wire AXI_LITE_REG_INTERFACE_I_n_108;
  wire AXI_LITE_REG_INTERFACE_I_n_109;
  wire AXI_LITE_REG_INTERFACE_I_n_110;
  wire AXI_LITE_REG_INTERFACE_I_n_111;
  wire AXI_LITE_REG_INTERFACE_I_n_112;
  wire AXI_LITE_REG_INTERFACE_I_n_113;
  wire AXI_LITE_REG_INTERFACE_I_n_114;
  wire AXI_LITE_REG_INTERFACE_I_n_115;
  wire AXI_LITE_REG_INTERFACE_I_n_116;
  wire AXI_LITE_REG_INTERFACE_I_n_117;
  wire AXI_LITE_REG_INTERFACE_I_n_118;
  wire AXI_LITE_REG_INTERFACE_I_n_119;
  wire AXI_LITE_REG_INTERFACE_I_n_120;
  wire AXI_LITE_REG_INTERFACE_I_n_121;
  wire AXI_LITE_REG_INTERFACE_I_n_81;
  wire AXI_LITE_REG_INTERFACE_I_n_82;
  wire AXI_LITE_REG_INTERFACE_I_n_83;
  wire AXI_LITE_REG_INTERFACE_I_n_84;
  wire AXI_LITE_REG_INTERFACE_I_n_85;
  wire AXI_LITE_REG_INTERFACE_I_n_86;
  wire AXI_LITE_REG_INTERFACE_I_n_87;
  wire AXI_LITE_REG_INTERFACE_I_n_88;
  wire AXI_LITE_REG_INTERFACE_I_n_89;
  wire AXI_LITE_REG_INTERFACE_I_n_90;
  wire AXI_LITE_REG_INTERFACE_I_n_91;
  wire AXI_LITE_REG_INTERFACE_I_n_92;
  wire AXI_LITE_REG_INTERFACE_I_n_93;
  wire AXI_LITE_REG_INTERFACE_I_n_94;
  wire AXI_LITE_REG_INTERFACE_I_n_95;
  wire AXI_LITE_REG_INTERFACE_I_n_96;
  wire AXI_LITE_REG_INTERFACE_I_n_97;
  wire AXI_LITE_REG_INTERFACE_I_n_98;
  wire AXI_LITE_REG_INTERFACE_I_n_99;
  wire [1:1]\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_end ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire [1:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_47 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_12 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_33 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_62 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_63 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_64 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_65 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_84 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_85 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_2 ;
  wire I_AXI_DMA_INTRPT_n_20;
  wire \I_CMDSTS/ovrflo_err0 ;
  wire \I_CMDSTS/s_axis_cmd_tvalid0 ;
  wire \I_CMDSTS/undrflo_err0 ;
  wire [21:21]\I_DMA_REGISTER/dmacr_i ;
  wire \I_DMA_REGISTER/irqdelay_wren_i0 ;
  wire \I_DMA_REGISTER/irqthresh_wren_i0 ;
  wire \I_DMA_REGISTER/reset_counts ;
  wire I_PRMRY_DATAMOVER_n_1;
  wire I_PRMRY_DATAMOVER_n_10;
  wire I_PRMRY_DATAMOVER_n_11;
  wire I_PRMRY_DATAMOVER_n_13;
  wire I_PRMRY_DATAMOVER_n_14;
  wire I_PRMRY_DATAMOVER_n_15;
  wire I_PRMRY_DATAMOVER_n_16;
  wire I_PRMRY_DATAMOVER_n_17;
  wire I_PRMRY_DATAMOVER_n_18;
  wire I_RST_MODULE_n_11;
  wire I_RST_MODULE_n_12;
  wire I_RST_MODULE_n_13;
  wire I_RST_MODULE_n_14;
  wire I_RST_MODULE_n_15;
  wire I_RST_MODULE_n_18;
  wire I_RST_MODULE_n_19;
  wire I_RST_MODULE_n_20;
  wire I_RST_MODULE_n_21;
  wire I_RST_MODULE_n_22;
  wire I_RST_MODULE_n_23;
  wire \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  wire \I_SM/fsize_mismatch_err_s1 ;
  wire \I_SM/fsize_mismatch_err_s10 ;
  wire \I_STS_MNGR/datamover_idle ;
  wire axi_resetn;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero;
  wire ch2_dly_fast_cnt0;
  wire ch2_irqthresh_decr_mask_sig;
  wire ch2_thresh_count1;
  wire cmnd_wr;
  wire [15:0]crnt_hsize;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire dm2linebuf_s2mm_tready;
  wire dma_err;
  wire [3:0]dma_irq_mask_i;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire fifo_empty_i;
  wire fifo_full_i;
  wire fifo_wren;
  wire frame_sync_aligned;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire initial_frame;
  wire [31:0]linebuf2dm_s2mm_tdata;
  wire [3:0]linebuf2dm_s2mm_tkeep;
  wire linebuf2dm_s2mm_tlast;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire p_0_in2_in;
  wire p_1_in;
  wire [0:0]p_2_in;
  wire prmtr_update_complete;
  wire [1:1]r0_is_null_r;
  wire repeat_frame;
  wire [43:10]s2mm_axi2ip_wrce;
  wire [31:0]s2mm_axi2ip_wrdata;
  wire s2mm_axis_resetn;
  wire s2mm_cdc2dmac_fsync;
  wire [4:0]s2mm_chnl_current_frame;
  wire s2mm_chnl_ready;
  wire [12:0]s2mm_crnt_vsize;
  wire s2mm_dly_irq_set;
  wire s2mm_dm_prmry_resetn;
  wire s2mm_dma_interr_set;
  wire s2mm_dmac2cdc_fsync_out;
  wire [31:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire [4:0]s2mm_frame_number;
  wire [0:0]\^s2mm_frame_ptr_out ;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_core;
  wire s2mm_fsync_int10_out;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  wire [4:0]s2mm_ip2axi_frame_ptr_ref;
  wire [4:0]s2mm_ip2axi_frame_store;
  wire s2mm_ip2axi_introut;
  wire [31:0]s2mm_ip2axi_rddata;
  wire [7:0]s2mm_irqdelay_status;
  wire s2mm_irqdelay_wren;
  wire [7:0]s2mm_irqthresh_status;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire s2mm_prmry_resetn;
  wire [15:0]s2mm_reg_module_hsize;
  wire [15:0]s2mm_reg_module_stride;
  wire [31:0]\s2mm_reg_module_strt_addr[0] ;
  wire [12:0]s2mm_reg_module_vsize;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_strm_all_lines_rcvd;
  wire s2mm_tstvect_fsync;
  wire s2mm_tuser_fsync_top2_out;
  wire s2mm_tuser_to_fsync_out;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aclk;
  wire [63:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tvalid;
  wire [23:0]s_axis_s2mm_tdata;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire [23:0]s_axis_s2mm_tdata_signal;
  wire [2:0]s_axis_s2mm_tkeep;
  wire [3:0]s_axis_s2mm_tkeep_i;
  wire [2:0]s_axis_s2mm_tkeep_signal;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tlast_i;
  wire s_axis_s2mm_tlast_signal;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tvalid;
  wire s_axis_s2mm_tvalid_i;
  wire s_axis_s2mm_tvalid_int;
  wire s_axis_s2mm_tvalid_signal;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_valid0;
  wire [0:0]vsize_counter_dwidth;

  assign axi_vdma_tstvec[63] = \<const0> ;
  assign axi_vdma_tstvec[62] = \<const0> ;
  assign axi_vdma_tstvec[61] = \<const0> ;
  assign axi_vdma_tstvec[60] = \<const0> ;
  assign axi_vdma_tstvec[59] = \<const0> ;
  assign axi_vdma_tstvec[58] = \<const0> ;
  assign axi_vdma_tstvec[57] = \<const0> ;
  assign axi_vdma_tstvec[56] = \<const0> ;
  assign axi_vdma_tstvec[55] = \<const0> ;
  assign axi_vdma_tstvec[54] = \<const0> ;
  assign axi_vdma_tstvec[53] = \<const0> ;
  assign axi_vdma_tstvec[52] = \<const0> ;
  assign axi_vdma_tstvec[51] = \<const0> ;
  assign axi_vdma_tstvec[50] = \<const0> ;
  assign axi_vdma_tstvec[49] = \<const0> ;
  assign axi_vdma_tstvec[48] = \<const0> ;
  assign axi_vdma_tstvec[47] = \<const0> ;
  assign axi_vdma_tstvec[46] = \<const0> ;
  assign axi_vdma_tstvec[45] = \<const0> ;
  assign axi_vdma_tstvec[44] = \<const0> ;
  assign axi_vdma_tstvec[43] = \<const0> ;
  assign axi_vdma_tstvec[42] = \<const0> ;
  assign axi_vdma_tstvec[41] = \<const0> ;
  assign axi_vdma_tstvec[40] = \<const0> ;
  assign axi_vdma_tstvec[39] = \<const0> ;
  assign axi_vdma_tstvec[38] = \<const0> ;
  assign axi_vdma_tstvec[37] = \<const0> ;
  assign axi_vdma_tstvec[36] = \<const0> ;
  assign axi_vdma_tstvec[35] = \<const0> ;
  assign axi_vdma_tstvec[34] = \<const0> ;
  assign axi_vdma_tstvec[33] = \<const0> ;
  assign axi_vdma_tstvec[32] = \<const0> ;
  assign axi_vdma_tstvec[31] = \<const0> ;
  assign axi_vdma_tstvec[30] = \<const0> ;
  assign axi_vdma_tstvec[29] = \<const0> ;
  assign axi_vdma_tstvec[28] = \<const0> ;
  assign axi_vdma_tstvec[27] = \<const0> ;
  assign axi_vdma_tstvec[26] = \<const0> ;
  assign axi_vdma_tstvec[25] = \<const0> ;
  assign axi_vdma_tstvec[24] = \<const0> ;
  assign axi_vdma_tstvec[23] = \<const0> ;
  assign axi_vdma_tstvec[22] = \<const0> ;
  assign axi_vdma_tstvec[21] = \<const0> ;
  assign axi_vdma_tstvec[20] = \<const0> ;
  assign axi_vdma_tstvec[19] = \<const0> ;
  assign axi_vdma_tstvec[18] = \<const0> ;
  assign axi_vdma_tstvec[17] = \<const0> ;
  assign axi_vdma_tstvec[16] = \<const0> ;
  assign axi_vdma_tstvec[15] = \<const0> ;
  assign axi_vdma_tstvec[14] = \<const0> ;
  assign axi_vdma_tstvec[13] = \<const0> ;
  assign axi_vdma_tstvec[12] = \<const0> ;
  assign axi_vdma_tstvec[11] = \<const0> ;
  assign axi_vdma_tstvec[10] = \<const0> ;
  assign axi_vdma_tstvec[9] = \<const0> ;
  assign axi_vdma_tstvec[8] = \<const0> ;
  assign axi_vdma_tstvec[7] = \<const0> ;
  assign axi_vdma_tstvec[6] = \<const0> ;
  assign axi_vdma_tstvec[5] = \<const0> ;
  assign axi_vdma_tstvec[4] = \<const0> ;
  assign axi_vdma_tstvec[3] = \<const0> ;
  assign axi_vdma_tstvec[2] = \<const0> ;
  assign axi_vdma_tstvec[1] = \<const0> ;
  assign axi_vdma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_araddr[31] = \<const0> ;
  assign m_axi_mm2s_araddr[30] = \<const0> ;
  assign m_axi_mm2s_araddr[29] = \<const0> ;
  assign m_axi_mm2s_araddr[28] = \<const0> ;
  assign m_axi_mm2s_araddr[27] = \<const0> ;
  assign m_axi_mm2s_araddr[26] = \<const0> ;
  assign m_axi_mm2s_araddr[25] = \<const0> ;
  assign m_axi_mm2s_araddr[24] = \<const0> ;
  assign m_axi_mm2s_araddr[23] = \<const0> ;
  assign m_axi_mm2s_araddr[22] = \<const0> ;
  assign m_axi_mm2s_araddr[21] = \<const0> ;
  assign m_axi_mm2s_araddr[20] = \<const0> ;
  assign m_axi_mm2s_araddr[19] = \<const0> ;
  assign m_axi_mm2s_araddr[18] = \<const0> ;
  assign m_axi_mm2s_araddr[17] = \<const0> ;
  assign m_axi_mm2s_araddr[16] = \<const0> ;
  assign m_axi_mm2s_araddr[15] = \<const0> ;
  assign m_axi_mm2s_araddr[14] = \<const0> ;
  assign m_axi_mm2s_araddr[13] = \<const0> ;
  assign m_axi_mm2s_araddr[12] = \<const0> ;
  assign m_axi_mm2s_araddr[11] = \<const0> ;
  assign m_axi_mm2s_araddr[10] = \<const0> ;
  assign m_axi_mm2s_araddr[9] = \<const0> ;
  assign m_axi_mm2s_araddr[8] = \<const0> ;
  assign m_axi_mm2s_araddr[7] = \<const0> ;
  assign m_axi_mm2s_araddr[6] = \<const0> ;
  assign m_axi_mm2s_araddr[5] = \<const0> ;
  assign m_axi_mm2s_araddr[4] = \<const0> ;
  assign m_axi_mm2s_araddr[3] = \<const0> ;
  assign m_axi_mm2s_araddr[2] = \<const0> ;
  assign m_axi_mm2s_araddr[1] = \<const0> ;
  assign m_axi_mm2s_araddr[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \<const0> ;
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2] = \<const0> ;
  assign m_axi_mm2s_arlen[1] = \<const0> ;
  assign m_axi_mm2s_arlen[0] = \<const0> ;
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \<const0> ;
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_mm2s_arvalid = \<const0> ;
  assign m_axi_mm2s_rready = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1:0] = \^m_axi_s2mm_awsize [1:0];
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign m_axis_mm2s_tdata[31] = \<const0> ;
  assign m_axis_mm2s_tdata[30] = \<const0> ;
  assign m_axis_mm2s_tdata[29] = \<const0> ;
  assign m_axis_mm2s_tdata[28] = \<const0> ;
  assign m_axis_mm2s_tdata[27] = \<const0> ;
  assign m_axis_mm2s_tdata[26] = \<const0> ;
  assign m_axis_mm2s_tdata[25] = \<const0> ;
  assign m_axis_mm2s_tdata[24] = \<const0> ;
  assign m_axis_mm2s_tdata[23] = \<const0> ;
  assign m_axis_mm2s_tdata[22] = \<const0> ;
  assign m_axis_mm2s_tdata[21] = \<const0> ;
  assign m_axis_mm2s_tdata[20] = \<const0> ;
  assign m_axis_mm2s_tdata[19] = \<const0> ;
  assign m_axis_mm2s_tdata[18] = \<const0> ;
  assign m_axis_mm2s_tdata[17] = \<const0> ;
  assign m_axis_mm2s_tdata[16] = \<const0> ;
  assign m_axis_mm2s_tdata[15] = \<const0> ;
  assign m_axis_mm2s_tdata[14] = \<const0> ;
  assign m_axis_mm2s_tdata[13] = \<const0> ;
  assign m_axis_mm2s_tdata[12] = \<const0> ;
  assign m_axis_mm2s_tdata[11] = \<const0> ;
  assign m_axis_mm2s_tdata[10] = \<const0> ;
  assign m_axis_mm2s_tdata[9] = \<const0> ;
  assign m_axis_mm2s_tdata[8] = \<const0> ;
  assign m_axis_mm2s_tdata[7] = \<const0> ;
  assign m_axis_mm2s_tdata[6] = \<const0> ;
  assign m_axis_mm2s_tdata[5] = \<const0> ;
  assign m_axis_mm2s_tdata[4] = \<const0> ;
  assign m_axis_mm2s_tdata[3] = \<const0> ;
  assign m_axis_mm2s_tdata[2] = \<const0> ;
  assign m_axis_mm2s_tdata[1] = \<const0> ;
  assign m_axis_mm2s_tdata[0] = \<const0> ;
  assign m_axis_mm2s_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_tlast = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign m_axis_mm2s_tvalid = \<const0> ;
  assign mm2s_buffer_almost_empty = \<const0> ;
  assign mm2s_buffer_empty = \<const0> ;
  assign mm2s_frame_ptr_out[5] = \<const0> ;
  assign mm2s_frame_ptr_out[4] = \<const0> ;
  assign mm2s_frame_ptr_out[3] = \<const0> ;
  assign mm2s_frame_ptr_out[2] = \<const0> ;
  assign mm2s_frame_ptr_out[1] = \<const0> ;
  assign mm2s_frame_ptr_out[0] = \<const0> ;
  assign mm2s_fsync_out = \<const0> ;
  assign mm2s_introut = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const0> ;
  assign mm2s_prmtr_update = \<const0> ;
  assign s2mm_buffer_almost_full = \<const0> ;
  assign s2mm_buffer_full = \<const0> ;
  assign s2mm_frame_ptr_out[5] = \<const0> ;
  assign s2mm_frame_ptr_out[4] = \<const0> ;
  assign s2mm_frame_ptr_out[3] = \<const0> ;
  assign s2mm_frame_ptr_out[2] = \<const0> ;
  assign s2mm_frame_ptr_out[1] = \<const0> ;
  assign s2mm_frame_ptr_out[0] = \^s2mm_frame_ptr_out [0];
  assign s2mm_fsync_out = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const0> ;
  assign s2mm_prmtr_update = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  design_1_axi_vdma_0_0_axi_vdma_reg_if AXI_LITE_REG_INTERFACE_I
       (.D(s2mm_axi2ip_wrdata),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] (AXI_LITE_REG_INTERFACE_I_n_114),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (AXI_LITE_REG_INTERFACE_I_n_118),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_119),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_120),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (AXI_LITE_REG_INTERFACE_I_n_121),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] (\I_DMA_REGISTER/dmacr_i ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_115),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_116),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (AXI_LITE_REG_INTERFACE_I_n_117),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] (s2mm_reg_module_vsize),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 }),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] (s2mm_reg_module_stride),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 (s2mm_reg_module_hsize),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] (s2mm_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (s2mm_ip2axi_rddata),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] (dma_irq_mask_i),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 (s2mm_chnl_current_frame),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 (s2mm_ip2axi_frame_store),
        .Q(s2mm_ip2axi_frame_ptr_ref),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_irqdelay_status(s2mm_irqdelay_status),
        .dly_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .dma_interr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54 ),
        .\dmacr_i_reg[2] (AXI_LITE_REG_INTERFACE_I_n_81),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(\I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .fsize_mismatch_err_s1(\I_SM/fsize_mismatch_err_s1 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_82,AXI_LITE_REG_INTERFACE_I_n_83,AXI_LITE_REG_INTERFACE_I_n_84,AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105,AXI_LITE_REG_INTERFACE_I_n_106,AXI_LITE_REG_INTERFACE_I_n_107,AXI_LITE_REG_INTERFACE_I_n_108,AXI_LITE_REG_INTERFACE_I_n_109,AXI_LITE_REG_INTERFACE_I_n_110,AXI_LITE_REG_INTERFACE_I_n_111,AXI_LITE_REG_INTERFACE_I_n_112,AXI_LITE_REG_INTERFACE_I_n_113}),
        .ioc_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .lsize_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[43:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmacr({s2mm_dmacr[31:15],s2mm_dmacr[4],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_introut(s2mm_introut),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[7:2]),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[7:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(s2mm_stop));
  design_1_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I 
       (.D(p_2_in),
        .E(\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_47 ),
        .\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_3 ),
        .\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_0 ),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 (\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 (s2mm_crnt_vsize[12:1]),
        .M_Last(s_axis_s2mm_tlast_signal),
        .M_VALID(s_axis_s2mm_tvalid_signal),
        .Q(vsize_counter_dwidth),
        .SR(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_3 ),
        .areset_r_reg(I_RST_MODULE_n_21),
        .d_tready_before_fsync(d_tready_before_fsync),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .d_tready_sof_late(d_tready_sof_late),
        .din({s_axis_s2mm_tlast_i,s_axis_s2mm_tkeep_i,s_axis_s2mm_tdata_i}),
        .full(fifo_full_i),
        .out(p_0_in2_in),
        .\r0_data_reg[23] (s_axis_s2mm_tdata_signal),
        .r0_is_end(\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_end ),
        .r0_is_null_r(r0_is_null_r),
        .\r0_keep_reg[2] (s_axis_s2mm_tkeep_signal),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_all_lines_rcvd(s2mm_strm_all_lines_rcvd),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s2mm_tuser_to_fsync_out(s2mm_tuser_to_fsync_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tready_i_axis_dw_conv(s_axis_s2mm_tready_i_axis_dw_conv),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_i(s_axis_s2mm_tvalid_i),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .s_valid0(s_valid0),
        .\state_reg[0] (I_RST_MODULE_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_85 ),
        .Q(d_tready_before_fsync_clr_flag1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(I_RST_MODULE_n_19),
        .Q(d_tready_before_fsync),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ),
        .Q(s2mm_fsize_less_err_flag_10),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_12 ),
        .Q(d_tready_sof_late),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ),
        .Q(s2mm_tuser_to_fsync_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(s_axis_s2mm_tuser_d1),
        .R(I_RST_MODULE_n_14));
  design_1_axi_vdma_0_0_axi_vdma_skid_buf \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF 
       (.E(\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_47 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ),
        .M_Data(s_axis_s2mm_tdata_signal),
        .M_Last(s_axis_s2mm_tlast_signal),
        .M_STRB(s_axis_s2mm_tkeep_signal),
        .M_VALID(s_axis_s2mm_tvalid_signal),
        .SR(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_3 ),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .d_tready_sof_late(d_tready_sof_late),
        .delay_s2mm_fsync_core_till_mmap_done_flag(delay_s2mm_fsync_core_till_mmap_done_flag),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .out(p_0_in2_in),
        .p_1_in(p_1_in),
        .s2mm_axis_resetn(s2mm_axis_resetn),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s2mm_fsize_less_err_flag_10(s2mm_fsize_less_err_flag_10),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_fsync_int10_out(s2mm_fsync_int10_out),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s2mm_tuser_to_fsync_out(s2mm_tuser_to_fsync_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tready_i_axis_dw_conv(s_axis_s2mm_tready_i_axis_dw_conv),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tuser_d1(s_axis_s2mm_tuser_d1),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .sig_last_reg_out_reg_0(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_0 ),
        .sig_last_reg_out_reg_1(I_RST_MODULE_n_21),
        .sig_m_valid_out_reg_0(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_12 ));
  design_1_axi_vdma_0_0_axi_vdma_mngr \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR 
       (.D(p_2_in),
        .E(I_PRMRY_DATAMOVER_n_10),
        .\FSM_sequential_dmacntrl_cs_reg[2] (I_RST_MODULE_n_13),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] (vsize_counter_dwidth),
        .\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0 (s2mm_cdc2dmac_fsync),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg (I_RST_MODULE_n_14),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_65 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_62 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 (s2mm_axis_resetn),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\s2mm_reg_module_strt_addr[0] ),
        .\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (s2mm_chnl_current_frame),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (s2mm_frame_number),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_84 ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2 (s2mm_ip2axi_frame_ptr_ref),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_3 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82 ),
        .Q(s2mm_crnt_vsize),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (s2mm_axi2ip_wrdata[4]),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ),
        .SR(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .cmnd_wr(cmnd_wr),
        .\cmnds_queued_reg[0] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\cmnds_queued_reg[7] (I_RST_MODULE_n_18),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_11),
        .decerr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_64 ),
        .decerr_i_reg_0(I_PRMRY_DATAMOVER_n_16),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .dma_err(dma_err),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(\I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .frame_sync_aligned(frame_sync_aligned),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_err_to_dm_halt_flag_ored(fsize_err_to_dm_halt_flag_ored),
        .fsize_mismatch_err_s1(\I_SM/fsize_mismatch_err_s1 ),
        .fsize_mismatch_err_s10(\I_SM/fsize_mismatch_err_s10 ),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .\hsize_vid_reg[15] (crnt_hsize),
        .\hsize_vid_reg[15]_0 (s2mm_reg_module_hsize),
        .initial_frame(initial_frame),
        .initial_frame_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_2 ),
        .interr_i_reg(I_PRMRY_DATAMOVER_n_18),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i),
        .out(s2mm_prmry_resetn),
        .ovrflo_err0(\I_CMDSTS/ovrflo_err0 ),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_33 ),
        .prmtr_update_complete(prmtr_update_complete),
        .regdir_idle_i1(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .repeat_frame(repeat_frame),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[13]),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr({s2mm_dmacr[15],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_frame_ptr_out(\^s2mm_frame_ptr_out ),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsize_mismatch_err_flag(s2mm_fsize_mismatch_err_flag),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_ftchcmdsts_idle(s2mm_ftchcmdsts_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .slverr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_63 ),
        .slverr_i_reg_0(I_PRMRY_DATAMOVER_n_17),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .stop(s2mm_stop),
        .\stride_vid_reg[15] (s2mm_reg_module_stride),
        .undrflo_err0(\I_CMDSTS/undrflo_err0 ),
        .\vsize_vid_reg[12] (s2mm_reg_module_vsize));
  design_1_axi_vdma_0_0_axi_vdma_fsync_gen \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I 
       (.\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0 (s2mm_cdc2dmac_fsync),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_3 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 (I_AXI_DMA_INTRPT_n_20),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4 ),
        .Q(s2mm_irqthresh_status),
        .frame_sync_aligned(frame_sync_aligned),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .regdir_idle_i1(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2));
  design_1_axi_vdma_0_0_axi_vdma_s2mm_linebuf \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I 
       (.D(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0 (I_RST_MODULE_n_20),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (dm2linebuf_s2mm_tready),
        .Q(s2mm_crnt_vsize),
        .SR(I_RST_MODULE_n_15),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .delay_s2mm_fsync_core_till_mmap_done_flag(delay_s2mm_fsync_core_till_mmap_done_flag),
        .din({s_axis_s2mm_tlast_i,s_axis_s2mm_tkeep_i,s_axis_s2mm_tdata_i}),
        .dout({linebuf2dm_s2mm_tlast,linebuf2dm_s2mm_tkeep,linebuf2dm_s2mm_tdata}),
        .empty(fifo_empty_i),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_err_to_dm_halt_flag_ored(fsize_err_to_dm_halt_flag_ored),
        .fsize_mismatch_err_s10(\I_SM/fsize_mismatch_err_s10 ),
        .full(fifo_full_i),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[0] (I_RST_MODULE_n_21),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_axis_resetn),
        .rd_en(I_PRMRY_DATAMOVER_n_15),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_fsync_int10_out(s2mm_fsync_int10_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_all_lines_rcvd(s2mm_strm_all_lines_rcvd),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\sig_mssa_index_reg_out_reg[0] (I_PRMRY_DATAMOVER_n_1),
        .\sig_mssa_index_reg_out_reg[0]_0 (I_PRMRY_DATAMOVER_n_14),
        .\sig_mssa_index_reg_out_reg[1] (I_PRMRY_DATAMOVER_n_13),
        .wr_en(fifo_wren));
  design_1_axi_vdma_0_0_axi_vdma_reg_module \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I 
       (.D(s2mm_axi2ip_wrdata),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] (dma_irq_mask_i),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\I_DMA_REGISTER/dmacr_i ),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (AXI_LITE_REG_INTERFACE_I_n_116),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (AXI_LITE_REG_INTERFACE_I_n_118),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (s2mm_cdc2dmac_fsync),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_62 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .\GEN_NOSYNCEN_BIT.dmacr_i_reg[15] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_84 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg (s2mm_axis_resetn),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (s2mm_reg_module_stride),
        .Q({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 }),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_65 ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] (s2mm_ip2axi_frame_store),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (s2mm_frame_number),
        .SR(ch2_dly_fast_cnt0),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_zero(ch2_delay_zero),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_thresh_count1(ch2_thresh_count1),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .dly_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .dly_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_120),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_64 ),
        .dma_interr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54 ),
        .dma_interr_reg_0(AXI_LITE_REG_INTERFACE_I_n_115),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_63 ),
        .\dmacr_i_reg[0] (AXI_LITE_REG_INTERFACE_I_n_81),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_12),
        .err_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ),
        .halt_reset(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .halted_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ),
        .halted_reg_0(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .halted_reg_1(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_33 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_82,AXI_LITE_REG_INTERFACE_I_n_83,AXI_LITE_REG_INTERFACE_I_n_84,AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105,AXI_LITE_REG_INTERFACE_I_n_106,AXI_LITE_REG_INTERFACE_I_n_107,AXI_LITE_REG_INTERFACE_I_n_108,AXI_LITE_REG_INTERFACE_I_n_109,AXI_LITE_REG_INTERFACE_I_n_110,AXI_LITE_REG_INTERFACE_I_n_111,AXI_LITE_REG_INTERFACE_I_n_112,AXI_LITE_REG_INTERFACE_I_n_113}),
        .initial_frame(initial_frame),
        .ioc_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_119),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .lsize_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .lsize_err_reg_0(AXI_LITE_REG_INTERFACE_I_n_117),
        .lsize_more_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .lsize_more_err_reg_0(AXI_LITE_REG_INTERFACE_I_n_121),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_ip2axi_rddata),
        .prmry_in(s2mm_ftchcmdsts_idle),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82 ),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_85 ),
        .prmtr_updt_complete_i_reg_0(AXI_LITE_REG_INTERFACE_I_n_114),
        .\ptr_ref_i_reg[4]_0 (s2mm_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[15] (s2mm_reg_module_hsize),
        .\reg_module_vsize_reg[12] (s2mm_reg_module_vsize),
        .regdir_idle_i1(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .repeat_frame(repeat_frame),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_22),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[43:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_dmacr({s2mm_dmacr[31:15],s2mm_dmacr[4],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_irqdelay_wren(s2mm_irqdelay_wren),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_cmd_tvalid_reg(s2mm_prmry_resetn),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .s_soft_reset_i0(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ));
  design_1_axi_vdma_0_0_axi_vdma_sof_gen \GEN_SPRT_FOR_S2MM.S2MM_SOF_I 
       (.out(s2mm_axis_resetn),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_valid0(s_valid0),
        .s_valid_d1_reg_0(I_RST_MODULE_n_14));
  design_1_axi_vdma_0_0_axi_vdma_vid_cdc \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I 
       (.initial_frame(initial_frame),
        .initial_frame_reg(\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_2 ),
        .out(s2mm_prmry_resetn),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .s_fsync_d2_reg_0(s2mm_cdc2dmac_fsync),
        .s_fsync_d2_reg_1(I_RST_MODULE_n_14));
  GND GND
       (.G(\<const0> ));
  design_1_axi_vdma_0_0_axi_vdma_intrpt I_AXI_DMA_INTRPT
       (.\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 (s2mm_irqthresh_status),
        .\M_GEN_DMACR_REGISTER.dmacr_i_reg[4] (I_AXI_DMA_INTRPT_n_20),
        .Q(s2mm_irqdelay_status),
        .SR(ch2_dly_fast_cnt0),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_zero(ch2_delay_zero),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .ch2_thresh_count1(ch2_thresh_count1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .out(s2mm_prmry_resetn),
        .regdir_idle_i1(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .s2mm_dmacr({s2mm_dmacr[31:16],s2mm_dmacr[4]}),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_irqdelay_wren(s2mm_irqdelay_wren),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof));
  design_1_axi_vdma_0_0_axi_datamover I_PRMRY_DATAMOVER
       (.D(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .E(I_PRMRY_DATAMOVER_n_10),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (crnt_hsize),
        .\INFERRED_GEN.cnt_i_reg[2] (I_PRMRY_DATAMOVER_n_16),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (I_PRMRY_DATAMOVER_n_17),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (I_PRMRY_DATAMOVER_n_18),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .dma_err(dma_err),
        .dout({linebuf2dm_s2mm_tlast,linebuf2dm_s2mm_tkeep,linebuf2dm_s2mm_tdata}),
        .empty(fifo_empty_i),
        .in({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(dm2linebuf_s2mm_tready),
        .ovrflo_err0(\I_CMDSTS/ovrflo_err0 ),
        .rd_en(I_PRMRY_DATAMOVER_n_15),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(s2mm_dm_prmry_resetn),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_11),
        .sig_rst2all_stop_request(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_23),
        .sig_s_ready_dup3_reg(I_PRMRY_DATAMOVER_n_1),
        .\sig_strb_skid_reg_reg[1] (I_PRMRY_DATAMOVER_n_13),
        .\sig_strb_skid_reg_reg[2] (I_PRMRY_DATAMOVER_n_14),
        .undrflo_err0(\I_CMDSTS/undrflo_err0 ));
  design_1_axi_vdma_0_0_axi_vdma_rst_module I_RST_MODULE
       (.D(s2mm_axi2ip_wrdata[2]),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (s2mm_axis_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (I_RST_MODULE_n_14),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (I_RST_MODULE_n_20),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (s2mm_ftchcmdsts_idle),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg (I_RST_MODULE_n_15),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (s2mm_dm_prmry_resetn),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg (I_RST_MODULE_n_19),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .axi_resetn(axi_resetn),
        .d_tready_before_fsync(d_tready_before_fsync),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_12),
        .err_i_reg(I_RST_MODULE_n_18),
        .full(fifo_full_i),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (I_RST_MODULE_n_11),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .halt_i_reg(I_RST_MODULE_n_13),
        .halt_i_reg_0(I_RST_MODULE_n_21),
        .halt_i_reg_1(I_RST_MODULE_n_23),
        .halt_reset(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_prmry_resetn),
        .prmry_in(s_axi_lite_resetn),
        .prmry_reset2(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .r0_is_end(\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_end ),
        .r0_is_null_r(r0_is_null_r),
        .regdir_idle_i1(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_22),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[12]),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_mismatch_err_flag(s2mm_fsize_mismatch_err_flag),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tvalid_i(s_axis_s2mm_tvalid_i),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .s_soft_reset_i0(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .sig_rst2all_stop_request(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .stop(s2mm_stop),
        .wr_en(fifo_wren));
endmodule

(* ORIG_REF_NAME = "axi_vdma_cmdsts_if" *) 
module design_1_axi_vdma_0_0_axi_vdma_cmdsts_if
   (m_axis_s2mm_sts_tready,
    interr_i_reg_0,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    s_axis_cmd_tvalid_reg_0,
    stop_i,
    err_i_reg_0,
    slverr_i_reg_0,
    decerr_i_reg_0,
    \s_axis_cmd_tdata_reg[63]_0 ,
    out,
    m_axi_s2mm_aclk,
    regdir_idle_i1,
    decerr_i_reg_1,
    slverr_i_reg_1,
    interr_i_reg_1,
    undrflo_err0,
    ovrflo_err0,
    SR,
    E,
    s_axis_cmd_tvalid_reg_1,
    s2mm_soft_reset,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    zero_hsize_err,
    zero_vsize_err);
  output m_axis_s2mm_sts_tready;
  output interr_i_reg_0;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output s_axis_cmd_tvalid_reg_0;
  output stop_i;
  output err_i_reg_0;
  output slverr_i_reg_0;
  output decerr_i_reg_0;
  output [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  input out;
  input m_axi_s2mm_aclk;
  input regdir_idle_i1;
  input decerr_i_reg_1;
  input slverr_i_reg_1;
  input interr_i_reg_1;
  input undrflo_err0;
  input ovrflo_err0;
  input [0:0]SR;
  input [0:0]E;
  input s_axis_cmd_tvalid_reg_1;
  input s2mm_soft_reset;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [48:0]D;
  input zero_hsize_err;
  input zero_vsize_err;

  wire [48:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire decerr_i_reg_0;
  wire decerr_i_reg_1;
  wire dma_decerr_reg;
  wire dma_slverr_reg;
  wire err_i_i_1_n_0;
  wire err_i_reg_0;
  wire interr_i_reg_0;
  wire interr_i_reg_1;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire ovrflo_err0;
  wire regdir_idle_i1;
  wire s2mm_dma_decerr_set;
  wire s2mm_dma_slverr_set;
  wire s2mm_soft_reset;
  wire [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  wire s_axis_cmd_tvalid_reg_0;
  wire s_axis_cmd_tvalid_reg_1;
  wire slverr_i_reg_0;
  wire slverr_i_reg_1;
  wire stop_i;
  wire undrflo_err0;
  wire zero_hsize_err;
  wire zero_vsize_err;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ovrflo_err0),
        .Q(lsize_more_mismatch_err),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(undrflo_err0),
        .Q(lsize_mismatch_err),
        .R(regdir_idle_i1));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1 
       (.I0(s2mm_dma_decerr_set),
        .I1(dma_decerr_reg),
        .O(decerr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1 
       (.I0(s2mm_dma_slverr_set),
        .I1(dma_slverr_reg),
        .O(slverr_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(decerr_i_reg_1),
        .Q(s2mm_dma_decerr_set),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1
       (.I0(s2mm_dma_decerr_set),
        .I1(s2mm_dma_slverr_set),
        .I2(interr_i_reg_0),
        .I3(zero_hsize_err),
        .I4(zero_vsize_err),
        .I5(err_i_reg_0),
        .O(err_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_i_i_1_n_0),
        .Q(err_i_reg_0),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(interr_i_reg_1),
        .Q(interr_i_reg_0),
        .R(regdir_idle_i1));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [0]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [10]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [11]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [12]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [13]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [14]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [15]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [1]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [16]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [2]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [17]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [18]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [19]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [20]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [21]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [22]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [23]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [24]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [3]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [25]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [26]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [27]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [28]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [29]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [30]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [31]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [32]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [33]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [34]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [4]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [35]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [36]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [37]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [38]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [39]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [40]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [41]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [42]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [43]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [44]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [5]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [45]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [46]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [47]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [48]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [6]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [7]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [8]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [9]),
        .R(SR));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(s_axis_cmd_tvalid_reg_1),
        .Q(s_axis_cmd_tvalid_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slverr_i_reg_1),
        .Q(s2mm_dma_slverr_set),
        .R(regdir_idle_i1));
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1
       (.I0(err_i_reg_0),
        .I1(s2mm_soft_reset),
        .O(stop_i));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_fsync_gen" *) 
module design_1_axi_vdma_0_0_axi_vdma_fsync_gen
   (frame_sync_aligned,
    s2mm_dmac2cdc_fsync_out,
    mask_fsync_out_i,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ,
    regdir_idle_i1,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0 ,
    m_axi_s2mm_aclk,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ,
    s2mm_valid_video_prmtrs,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ,
    Q,
    s_fsync_d2,
    s_fsync_d1);
  output frame_sync_aligned;
  output s2mm_dmac2cdc_fsync_out;
  output mask_fsync_out_i;
  output \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  input regdir_idle_i1;
  input [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0 ;
  input m_axi_s2mm_aclk;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ;
  input s2mm_valid_video_prmtrs;
  input \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  input [7:0]Q;
  input s_fsync_d2;
  input s_fsync_d1;

  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  wire [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  wire [7:0]Q;
  wire frame_sync_aligned;
  wire frame_sync_out0;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire regdir_idle_i1;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_valid_video_prmtrs;
  wire s_fsync_d1;
  wire s_fsync_d2;

  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_i_1 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0 ),
        .Q(frame_sync_aligned),
        .R(regdir_idle_i1));
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_i_1 
       (.I0(frame_sync_aligned),
        .I1(mask_fsync_out_i),
        .I2(s2mm_valid_video_prmtrs),
        .O(frame_sync_out0));
  FDRE \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_out0),
        .Q(s2mm_dmac2cdc_fsync_out),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_2 
       (.I0(Q[7]),
        .I1(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ),
        .I2(Q[6]),
        .I3(s2mm_valid_video_prmtrs),
        .I4(s_fsync_d2),
        .I5(s_fsync_d1),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ),
        .Q(mask_fsync_out_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mngr" *) 
module design_1_axi_vdma_0_0_axi_vdma_genlock_mngr
   (s2mm_valid_frame_sync,
    mstr_reverse_order,
    s2mm_frame_ptr_out,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    regdir_idle_i1,
    valid_frame_sync_d2,
    m_axi_s2mm_aclk,
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ,
    Q);
  output s2mm_valid_frame_sync;
  output mstr_reverse_order;
  output [0:0]s2mm_frame_ptr_out;
  output \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input regdir_idle_i1;
  input valid_frame_sync_d2;
  input m_axi_s2mm_aclk;
  input \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  input [4:0]Q;

  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [4:0]Q;
  wire m_axi_s2mm_aclk;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire regdir_idle_i1;
  wire [0:0]s2mm_frame_ptr_out;
  wire s2mm_valid_frame_sync;
  wire s_frame_ptr_out;
  wire valid_frame_sync_d2;

  LUT1 #(
    .INIT(2'h1)) 
    \GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_2 
       (.I0(mstr_reverse_order_d2),
        .O(s_frame_ptr_out));
  FDRE \GENLOCK_FOR_MASTER.frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_frame_ptr_out),
        .Q(s2mm_frame_ptr_out),
        .R(regdir_idle_i1));
  FDSE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(regdir_idle_i1));
  FDSE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d2),
        .Q(s2mm_valid_frame_sync),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(valid_frame_sync_d2),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_intrpt" *) 
module design_1_axi_vdma_0_0_axi_vdma_intrpt
   (ch2_dly_irq_set,
    ch2_delay_cnt_en,
    ch2_irqthresh_decr_mask_sig,
    s2mm_ioc_irq_set,
    Q,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ,
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[4] ,
    SR,
    m_axi_s2mm_aclk,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    regdir_idle_i1,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ,
    s2mm_irqdelay_wren,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ,
    s2mm_vid2cdc_packet_sof,
    s2mm_dmacr,
    ch2_thresh_count1,
    s2mm_tstvect_fsync,
    out,
    ch2_delay_zero,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ,
    mask_fsync_out_i);
  output ch2_dly_irq_set;
  output ch2_delay_cnt_en;
  output ch2_irqthresh_decr_mask_sig;
  output s2mm_ioc_irq_set;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  output \M_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input regdir_idle_i1;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ;
  input s2mm_irqdelay_wren;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;
  input s2mm_vid2cdc_packet_sof;
  input [16:0]s2mm_dmacr;
  input ch2_thresh_count1;
  input s2mm_tstvect_fsync;
  input out;
  input ch2_delay_zero;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ;
  input mask_fsync_out_i;

  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  wire [6:0]L;
  wire \M_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_delay_zero;
  wire [6:0]ch2_dly_fast_cnt;
  wire ch2_dly_fast_incr;
  wire ch2_dly_irq_set;
  wire ch2_irqthresh_decr_mask_sig;
  wire ch2_thresh_count1;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire out;
  wire [7:0]p_2_in;
  wire [7:0]plusOp;
  wire regdir_idle_i1;
  wire [16:0]s2mm_dmacr;
  wire s2mm_ioc_irq_set;
  wire s2mm_irqdelay_wren;
  wire s2mm_tstvect_fsync;
  wire s2mm_vid2cdc_packet_sof;

  LUT5 #(
    .INIT(32'h0080F080)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_1 
       (.I0(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ),
        .I1(s2mm_dmacr[0]),
        .I2(out),
        .I3(mask_fsync_out_i),
        .I4(s2mm_ioc_irq_set),
        .O(\M_GEN_DMACR_REGISTER.dmacr_i_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(L[1]),
        .I1(L[0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(L[2]),
        .I1(L[0]),
        .I2(L[1]),
        .O(ch2_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[3]),
        .O(ch2_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .O(ch2_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[4]),
        .I3(L[2]),
        .I4(L[3]),
        .I5(L[5]),
        .O(ch2_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(L[5]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .I5(L[6]),
        .O(ch2_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4 
       (.I0(L[0]),
        .I1(L[1]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[0]),
        .Q(L[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[1]),
        .Q(L[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[2]),
        .Q(L[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[3]),
        .Q(L[3]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[4]),
        .Q(L[4]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[5]),
        .Q(L[5]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[6]),
        .Q(L[6]),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch2_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_incr),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .Q(ch2_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I1(s2mm_irqdelay_wren),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ),
        .I3(ch2_delay_cnt_en),
        .I4(s2mm_vid2cdc_packet_sof),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(Q[7]),
        .I1(s2mm_dmacr[16]),
        .I2(Q[6]),
        .I3(s2mm_dmacr[15]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(ch2_delay_zero),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ),
        .O(ch2_delay_count0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(Q[7]),
        .I1(s2mm_dmacr[16]),
        .I2(Q[6]),
        .I3(s2mm_dmacr[15]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ),
        .I1(Q[1]),
        .I2(s2mm_dmacr[10]),
        .I3(Q[0]),
        .I4(s2mm_dmacr[9]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 
       (.I0(Q[4]),
        .I1(s2mm_dmacr[13]),
        .I2(Q[3]),
        .I3(s2mm_dmacr[12]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 
       (.I0(Q[5]),
        .I1(s2mm_dmacr[14]),
        .I2(Q[2]),
        .I3(s2mm_dmacr[11]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_delay_count0),
        .Q(ch2_dly_irq_set),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1 
       (.I0(ch2_thresh_count1),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3 
       (.I0(ch2_irqthresh_decr_mask_sig),
        .I1(s2mm_tstvect_fsync),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I3(out),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ),
        .Q(s2mm_ioc_irq_set),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ),
        .Q(ch2_irqthresh_decr_mask_sig),
        .R(regdir_idle_i1));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1 
       (.I0(s2mm_dmacr[1]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(s2mm_dmacr[2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(s2mm_dmacr[3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I4(s2mm_dmacr[4]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ),
        .I2(s2mm_dmacr[5]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I3(s2mm_dmacr[6]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I4(s2mm_dmacr[7]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1 
       (.I0(ch2_irqthresh_decr_mask_sig),
        .I1(s2mm_tstvect_fsync),
        .I2(ch2_thresh_count1),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ),
        .I3(s2mm_dmacr[8]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I5(ch2_thresh_count1),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .S(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .R(regdir_idle_i1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_lite_if" *) 
module design_1_axi_vdma_0_0_axi_vdma_lite_if
   (s_axi_lite_rdata,
    D,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ,
    \dmacr_i_reg[2] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_s2mm_aclk,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s2mm_dmacr,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    stop,
    s2mm_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ,
    s2mm_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    dma_interr_reg,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    dly_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ,
    lsize_more_err_reg,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ,
    ch2_irqdelay_status,
    s2mm_dma_interr_set,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    lsize_mismatch_err,
    s2mm_fsize_more_or_sof_late_s,
    ch2_dly_irq_set,
    lsize_more_mismatch_err,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    out,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 );
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  output irqthresh_wren_i0;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  output \dmacr_i_reg[2] ;
  output [31:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ;
  output [5:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_s2mm_aclk;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [19:0]s2mm_dmacr;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input stop;
  input s2mm_ioc_irq_set;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  input [0:0]s2mm_dmasr;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  input [12:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  input dma_interr_reg;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ;
  input \GEN_FOR_FLUSH.fsize_err_reg ;
  input lsize_err_reg;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input ioc_irq_reg;
  input dly_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ;
  input lsize_more_err_reg;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ;
  input [7:0]ch2_irqdelay_status;
  input s2mm_dma_interr_set;
  input fsize_mismatch_err_s1;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;
  input lsize_mismatch_err;
  input s2mm_fsize_more_or_sof_late_s;
  input ch2_dly_irq_set;
  input lsize_more_mismatch_err;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]out;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 ;

  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ;
  wire [12:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ;
  wire [0:0]SR;
  wire addr_region_mm2s_rden_cmb__5;
  wire arvalid;
  wire [7:2]awaddr;
  wire awvalid;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_mm2s_cdc_tig;
  wire \axi2ip_rdaddr_captured_reg_n_0_[2] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[3] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[4] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[5] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[6] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[7] ;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_s2mm_cdc_tig;
  wire [7:2]axi2ip_wraddr_captured;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_s2mm_cdc_tig;
  wire bvalid_out_i_i_1_n_0;
  wire ch2_dly_irq_set;
  wire [7:0]ch2_irqdelay_status;
  wire dly_irq_reg;
  wire dma_interr_reg;
  wire \dmacr_i_reg[2] ;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire fsize_mismatch_err_s1;
  wire [31:0]in0;
  wire ioc_irq_reg;
  wire [31:0]ip2axi_rddata_captured;
  wire ip2axi_rddata_captured1__0;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_d1;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_s2mm_cdc_tig;
  wire ip2axi_rddata_int_inferred_i_33_n_0;
  wire ip2axi_rddata_int_inferred_i_34_n_0;
  wire ip2axi_rddata_int_inferred_i_35_n_0;
  wire ip2axi_rddata_int_inferred_i_36_n_0;
  wire ip2axi_rddata_int_inferred_i_37_n_0;
  wire ip2axi_rddata_int_inferred_i_38_n_0;
  wire ip2axi_rddata_int_inferred_i_39_n_0;
  wire ip2axi_rddata_int_inferred_i_40_n_0;
  wire ip2axi_rddata_int_inferred_i_41_n_0;
  wire ip2axi_rddata_int_inferred_i_42_n_0;
  wire ip2axi_rddata_int_inferred_i_43_n_0;
  wire ip2axi_rddata_int_inferred_i_44_n_0;
  wire ip2axi_rddata_int_inferred_i_45_n_0;
  wire ip2axi_rddata_int_inferred_i_46_n_0;
  wire ip2axi_rddata_int_inferred_i_47_n_0;
  wire ip2axi_rddata_int_inferred_i_48_n_0;
  wire ip2axi_rddata_int_inferred_i_49_n_0;
  wire ip2axi_rddata_int_inferred_i_50_n_0;
  wire ip2axi_rddata_int_inferred_i_51_n_0;
  wire ip2axi_rddata_int_inferred_i_52_n_0;
  wire ip2axi_rddata_int_inferred_i_53_n_0;
  wire ip2axi_rddata_int_inferred_i_54_n_0;
  wire ip2axi_rddata_int_inferred_i_55_n_0;
  wire ip2axi_rddata_int_inferred_i_56_n_0;
  wire ip2axi_rddata_int_inferred_i_57_n_0;
  wire ip2axi_rddata_int_inferred_i_58_n_0;
  wire ip2axi_rddata_int_inferred_i_59_n_0;
  wire ip2axi_rddata_int_inferred_i_60_n_0;
  wire ip2axi_rddata_int_inferred_i_61_n_0;
  wire ip2axi_rddata_int_inferred_i_62_n_0;
  wire ip2axi_rddata_int_inferred_i_63_n_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lite_wr_addr_phase_finished_data_phase_started_i_1_n_0;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  (* async_reg = "true" *) wire [31:0]mm2s_axi2ip_wrdata_cdc_tig;
  wire [4:0]out;
  wire p_0_in;
  wire [5:0]p_1_in;
  wire prepare_wrce;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_lite;
  wire prepare_wrce_pulse_lite_d6;
  wire prmry_reset2;
  wire read_has_started_i;
  wire read_has_started_i_i_1_n_0;
  wire [5:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]s2mm_axi2ip_wrdata_cdc_tig;
  wire s2mm_dma_interr_set;
  wire [19:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_ioc_irq_set;
  wire [31:0]s2mm_ip2axi_rddata_d1;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_arvalid_arrived_d1;
  wire sig_arvalid_arrived_d1_i_1_n_0;
  wire sig_arvalid_arrived_d4;
  wire sig_arvalid_detected__0;
  wire sig_awvalid_arrived_d1;
  wire sig_awvalid_arrived_d1_i_1_n_0;
  wire sig_awvalid_detected__0;
  wire stop;
  wire [31:0]wdata;
  wire write_has_started;
  wire write_has_started_i_1_n_0;
  wire wvalid;

  assign D[31:0] = s2mm_axi2ip_wrdata_cdc_tig;
  assign s_axi_lite_rdata[31:0] = ip2axi_rddata_captured_d1;
  design_1_axi_vdma_0_0_cdc_sync__parameterized1 \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I 
       (.D({s2mm_axi2ip_wrdata_cdc_tig[31:15],s2mm_axi2ip_wrdata_cdc_tig[13:11],s2mm_axi2ip_wrdata_cdc_tig[8:7],s2mm_axi2ip_wrdata_cdc_tig[4],s2mm_axi2ip_wrdata_cdc_tig[0]}),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ),
        .SR(SR),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .dly_irq_reg(dly_irq_reg),
        .dma_interr_reg(dma_interr_reg),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .fsize_mismatch_err_s1(fsize_mismatch_err_s1),
        .ioc_irq_reg(ioc_irq_reg),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .lsize_err_reg(lsize_err_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(axi2ip_wraddr_captured_s2mm_cdc_tig),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2(prmry_reset2),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmacr({s2mm_dmacr[19:4],s2mm_dmacr[2],s2mm_dmacr[0]}),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .stop(stop),
        .wvalid(wvalid));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d4),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[0]),
        .Q(ip2axi_rddata_captured_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[10]),
        .Q(ip2axi_rddata_captured_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[11]),
        .Q(ip2axi_rddata_captured_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[12]),
        .Q(ip2axi_rddata_captured_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[13]),
        .Q(ip2axi_rddata_captured_d1[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[14]),
        .Q(ip2axi_rddata_captured_d1[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[15]),
        .Q(ip2axi_rddata_captured_d1[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[16]),
        .Q(ip2axi_rddata_captured_d1[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[17]),
        .Q(ip2axi_rddata_captured_d1[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[18]),
        .Q(ip2axi_rddata_captured_d1[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[19]),
        .Q(ip2axi_rddata_captured_d1[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[1]),
        .Q(ip2axi_rddata_captured_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[20]),
        .Q(ip2axi_rddata_captured_d1[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[21]),
        .Q(ip2axi_rddata_captured_d1[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[22]),
        .Q(ip2axi_rddata_captured_d1[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[23]),
        .Q(ip2axi_rddata_captured_d1[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[24]),
        .Q(ip2axi_rddata_captured_d1[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[25]),
        .Q(ip2axi_rddata_captured_d1[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[26]),
        .Q(ip2axi_rddata_captured_d1[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[27]),
        .Q(ip2axi_rddata_captured_d1[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[28]),
        .Q(ip2axi_rddata_captured_d1[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[29]),
        .Q(ip2axi_rddata_captured_d1[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[2]),
        .Q(ip2axi_rddata_captured_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[30]),
        .Q(ip2axi_rddata_captured_d1[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[31]),
        .Q(ip2axi_rddata_captured_d1[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[3]),
        .Q(ip2axi_rddata_captured_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[4]),
        .Q(ip2axi_rddata_captured_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[5]),
        .Q(ip2axi_rddata_captured_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[6]),
        .Q(ip2axi_rddata_captured_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[7]),
        .Q(ip2axi_rddata_captured_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[8]),
        .Q(ip2axi_rddata_captured_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[9]),
        .Q(ip2axi_rddata_captured_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1 
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(wvalid),
        .O(prepare_wrce));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce),
        .Q(prepare_wrce_d1),
        .R(SR));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(prepare_wrce_pulse_lite),
        .Q(prepare_wrce_pulse_lite_d6));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1 
       (.I0(wvalid),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(prepare_wrce_d1),
        .O(prepare_wrce_pulse_lite));
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1 
       (.I0(s_axi_lite_arready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_rready),
        .I3(s_axi_lite_rvalid),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [0]),
        .Q(s2mm_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [10]),
        .Q(s2mm_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [11]),
        .Q(s2mm_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [12]),
        .Q(s2mm_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [13]),
        .Q(s2mm_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [14]),
        .Q(s2mm_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [15]),
        .Q(s2mm_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [16]),
        .Q(s2mm_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [17]),
        .Q(s2mm_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [18]),
        .Q(s2mm_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [19]),
        .Q(s2mm_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [1]),
        .Q(s2mm_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [20]),
        .Q(s2mm_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [21]),
        .Q(s2mm_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [22]),
        .Q(s2mm_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [23]),
        .Q(s2mm_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [24]),
        .Q(s2mm_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [25]),
        .Q(s2mm_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [26]),
        .Q(s2mm_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [27]),
        .Q(s2mm_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [28]),
        .Q(s2mm_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [29]),
        .Q(s2mm_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [2]),
        .Q(s2mm_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [30]),
        .Q(s2mm_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [31]),
        .Q(s2mm_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [3]),
        .Q(s2mm_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [4]),
        .Q(s2mm_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [5]),
        .Q(s2mm_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [6]),
        .Q(s2mm_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [7]),
        .Q(s2mm_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [8]),
        .Q(s2mm_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [9]),
        .Q(s2mm_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(sig_arvalid_arrived_d1),
        .Q(sig_arvalid_arrived_d4));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.wready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce_pulse_lite_d6),
        .Q(s_axi_lite_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(p_1_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(p_1_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awready_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_detected__0),
        .Q(s_axi_lite_awready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[0]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[1]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[2]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[3]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[4]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[5]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[2]),
        .Q(axi2ip_wraddr_captured[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[3]),
        .Q(axi2ip_wraddr_captured[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[4]),
        .Q(axi2ip_wraddr_captured[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[5]),
        .Q(axi2ip_wraddr_captured[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[6]),
        .Q(axi2ip_wraddr_captured[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[7]),
        .Q(axi2ip_wraddr_captured[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C88)) 
    bvalid_out_i_i_1
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_bready),
        .I3(s_axi_lite_bvalid),
        .O(bvalid_out_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(bvalid_out_i_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[22]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_1
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[31]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_10
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[22]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_11
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[21]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_12
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[20]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_13
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[19]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_14
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[18]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_15
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[17]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_16
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[16]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_17
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[15]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_18
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[14]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_19
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[13]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    ip2axi_rddata_captured_inferred__0_i_2
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(ip2axi_rddata_captured1__0),
        .I3(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .I4(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[30]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_20
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(out[4]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[12]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_21
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(out[3]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[11]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_22
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(out[2]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[10]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_23
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(out[1]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[9]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_24
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(out[0]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[8]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_25
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[7]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    ip2axi_rddata_captured_inferred__0_i_26
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(ip2axi_rddata_captured1__0),
        .I3(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .I4(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[6]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_27
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[5]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    ip2axi_rddata_captured_inferred__0_i_28
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(ip2axi_rddata_captured1__0),
        .I3(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .I4(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[4]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_29
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    ip2axi_rddata_captured_inferred__0_i_3
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(ip2axi_rddata_captured1__0),
        .I3(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .I4(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[29]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_30
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[2]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_31
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[1]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_32
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    ip2axi_rddata_captured_inferred__0_i_33
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8004)) 
    ip2axi_rddata_captured_inferred__0_i_34
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(ip2axi_rddata_captured1__0));
  LUT4 #(
    .INIT(16'h540F)) 
    ip2axi_rddata_captured_inferred__0_i_35
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(addr_region_mm2s_rden_cmb__5));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_4
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [4]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[28]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_5
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [3]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[27]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_6
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [2]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[26]));
  LUT6 #(
    .INIT(64'h0E000E000EFF0E00)) 
    ip2axi_rddata_captured_inferred__0_i_7
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [1]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[25]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_8
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [0]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[24]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_9
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_1
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[19]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch2_irqdelay_status[7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [31]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_10
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[10]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [22]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_11
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[9]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [21]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_12
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[8]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [20]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_13
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[7]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [19]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_14
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[6]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [18]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_15
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [17]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_16
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[4]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [16]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_17
       (.I0(ip2axi_rddata_int_inferred_i_36_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [15]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [15]),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[15]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_18
       (.I0(ip2axi_rddata_int_inferred_i_38_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [14]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [14]),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[14]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_19
       (.I0(ip2axi_rddata_int_inferred_i_39_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [13]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [13]),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_2
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[18]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch2_irqdelay_status[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [30]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[30]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_20
       (.I0(ip2axi_rddata_int_inferred_i_40_n_0),
        .I1(ip2axi_rddata_int_inferred_i_41_n_0),
        .O(in0[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_21
       (.I0(ip2axi_rddata_int_inferred_i_42_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [11]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [11]),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ip2axi_rddata_int_inferred_i_22
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [10]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_43_n_0),
        .O(in0[10]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ip2axi_rddata_int_inferred_i_23
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [9]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_44_n_0),
        .O(in0[9]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_24
       (.I0(ip2axi_rddata_int_inferred_i_45_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [8]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [8]),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_25
       (.I0(ip2axi_rddata_int_inferred_i_46_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [7]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [7]),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[7]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_26
       (.I0(ip2axi_rddata_int_inferred_i_47_n_0),
        .I1(ip2axi_rddata_int_inferred_i_48_n_0),
        .O(in0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_27
       (.I0(ip2axi_rddata_int_inferred_i_49_n_0),
        .I1(ip2axi_rddata_int_inferred_i_50_n_0),
        .O(in0[5]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_28
       (.I0(ip2axi_rddata_int_inferred_i_51_n_0),
        .I1(ip2axi_rddata_int_inferred_i_52_n_0),
        .O(in0[4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_29
       (.I0(ip2axi_rddata_int_inferred_i_53_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [3]),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_3
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[17]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch2_irqdelay_status[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [29]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[29]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_30
       (.I0(ip2axi_rddata_int_inferred_i_54_n_0),
        .I1(ip2axi_rddata_int_inferred_i_55_n_0),
        .O(in0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_31
       (.I0(ip2axi_rddata_int_inferred_i_56_n_0),
        .I1(ip2axi_rddata_int_inferred_i_57_n_0),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    ip2axi_rddata_int_inferred_i_32
       (.I0(ip2axi_rddata_int_inferred_i_58_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [0]),
        .I3(ip2axi_rddata_int_inferred_i_59_n_0),
        .I4(ip2axi_rddata_int_inferred_i_60_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [0]),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ip2axi_rddata_int_inferred_i_33
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_33_n_0));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ip2axi_rddata_int_inferred_i_34
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ip2axi_rddata_int_inferred_i_35
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_35_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_36
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[3]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(lsize_more_err_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [15]),
        .I5(ip2axi_rddata_int_inferred_i_60_n_0),
        .O(ip2axi_rddata_int_inferred_i_36_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    ip2axi_rddata_int_inferred_i_37
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_38
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [4]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [14]),
        .I5(ip2axi_rddata_int_inferred_i_60_n_0),
        .O(ip2axi_rddata_int_inferred_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_39
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [3]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(dly_irq_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [13]),
        .I5(ip2axi_rddata_int_inferred_i_60_n_0),
        .O(ip2axi_rddata_int_inferred_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_4
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[16]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch2_irqdelay_status[4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [28]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_40
       (.I0(ip2axi_rddata_int_inferred_i_60_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [12]),
        .I2(ip2axi_rddata_int_inferred_i_37_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [12]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [12]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(ip2axi_rddata_int_inferred_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_41
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [2]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ioc_irq_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [12]),
        .I5(ip2axi_rddata_int_inferred_i_61_n_0),
        .O(ip2axi_rddata_int_inferred_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_42
       (.I0(ip2axi_rddata_int_inferred_i_34_n_0),
        .I1(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .I2(ip2axi_rddata_int_inferred_i_61_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [11]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [11]),
        .I5(ip2axi_rddata_int_inferred_i_60_n_0),
        .O(ip2axi_rddata_int_inferred_i_42_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_43
       (.I0(ip2axi_rddata_int_inferred_i_61_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [10]),
        .I2(ip2axi_rddata_int_inferred_i_60_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [10]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [10]),
        .I5(ip2axi_rddata_int_inferred_i_37_n_0),
        .O(ip2axi_rddata_int_inferred_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_44
       (.I0(ip2axi_rddata_int_inferred_i_61_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [9]),
        .I2(ip2axi_rddata_int_inferred_i_60_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [9]),
        .I5(ip2axi_rddata_int_inferred_i_37_n_0),
        .O(ip2axi_rddata_int_inferred_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_45
       (.I0(ip2axi_rddata_int_inferred_i_34_n_0),
        .I1(lsize_err_reg),
        .I2(ip2axi_rddata_int_inferred_i_61_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [8]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [8]),
        .I5(ip2axi_rddata_int_inferred_i_60_n_0),
        .O(ip2axi_rddata_int_inferred_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_46
       (.I0(ip2axi_rddata_int_inferred_i_34_n_0),
        .I1(\GEN_FOR_FLUSH.fsize_err_reg ),
        .I2(ip2axi_rddata_int_inferred_i_61_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [7]),
        .I5(ip2axi_rddata_int_inferred_i_60_n_0),
        .O(ip2axi_rddata_int_inferred_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_47
       (.I0(ip2axi_rddata_int_inferred_i_60_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [6]),
        .I2(ip2axi_rddata_int_inferred_i_37_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [6]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(ip2axi_rddata_int_inferred_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_48
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [1]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [6]),
        .I5(ip2axi_rddata_int_inferred_i_61_n_0),
        .O(ip2axi_rddata_int_inferred_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_49
       (.I0(ip2axi_rddata_int_inferred_i_60_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [5]),
        .I2(ip2axi_rddata_int_inferred_i_37_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [5]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(ip2axi_rddata_int_inferred_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_5
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[15]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch2_irqdelay_status[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [27]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_50
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [0]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [5]),
        .I5(ip2axi_rddata_int_inferred_i_61_n_0),
        .O(ip2axi_rddata_int_inferred_i_50_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_51
       (.I0(ip2axi_rddata_int_inferred_i_60_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [4]),
        .I2(ip2axi_rddata_int_inferred_i_37_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [4]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(ip2axi_rddata_int_inferred_i_51_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_52
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[2]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(dma_interr_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [4]),
        .I5(ip2axi_rddata_int_inferred_i_61_n_0),
        .O(ip2axi_rddata_int_inferred_i_52_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_53
       (.I0(ip2axi_rddata_int_inferred_i_62_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [3]),
        .I2(ip2axi_rddata_int_inferred_i_61_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [3]),
        .I5(ip2axi_rddata_int_inferred_i_60_n_0),
        .O(ip2axi_rddata_int_inferred_i_53_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_54
       (.I0(ip2axi_rddata_int_inferred_i_60_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [2]),
        .I2(ip2axi_rddata_int_inferred_i_37_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [2]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(ip2axi_rddata_int_inferred_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_55
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_soft_reset),
        .I2(ip2axi_rddata_int_inferred_i_62_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I5(ip2axi_rddata_int_inferred_i_61_n_0),
        .O(ip2axi_rddata_int_inferred_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_56
       (.I0(ip2axi_rddata_int_inferred_i_60_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [1]),
        .I2(ip2axi_rddata_int_inferred_i_37_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [1]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(ip2axi_rddata_int_inferred_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_57
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[1]),
        .I2(ip2axi_rddata_int_inferred_i_62_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I5(ip2axi_rddata_int_inferred_i_61_n_0),
        .O(ip2axi_rddata_int_inferred_i_57_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_58
       (.I0(ip2axi_rddata_int_inferred_i_34_n_0),
        .I1(s2mm_dmasr),
        .I2(ip2axi_rddata_int_inferred_i_62_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_61_n_0),
        .O(ip2axi_rddata_int_inferred_i_58_n_0));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    ip2axi_rddata_int_inferred_i_59
       (.I0(s2mm_dmacr[0]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I5(ip2axi_rddata_int_inferred_i_63_n_0),
        .O(ip2axi_rddata_int_inferred_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_6
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[14]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch2_irqdelay_status[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [26]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[26]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    ip2axi_rddata_int_inferred_i_60
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_60_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ip2axi_rddata_int_inferred_i_61
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_61_n_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ip2axi_rddata_int_inferred_i_62
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_62_n_0));
  LUT4 #(
    .INIT(16'h8880)) 
    ip2axi_rddata_int_inferred_i_63
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [0]),
        .O(ip2axi_rddata_int_inferred_i_63_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_7
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[13]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch2_irqdelay_status[1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [25]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_8
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[12]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch2_irqdelay_status[0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [24]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_9
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(s2mm_dmacr[11]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [23]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[23]));
  LUT4 #(
    .INIT(16'h00E0)) 
    lite_wr_addr_phase_finished_data_phase_started_i_1
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(s_axi_lite_awready),
        .I2(s_axi_lite_resetn),
        .I3(s_axi_lite_wready),
        .O(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lite_wr_addr_phase_finished_data_phase_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0),
        .Q(lite_wr_addr_phase_finished_data_phase_started),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000BA00BA00BA00)) 
    read_has_started_i_i_1
       (.I0(read_has_started_i),
        .I1(sig_arvalid_arrived_d1),
        .I2(arvalid),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_rready),
        .I5(s_axi_lite_rvalid),
        .O(read_has_started_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_has_started_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(read_has_started_i_i_1_n_0),
        .Q(read_has_started_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_arvalid_arrived_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_resetn),
        .I2(read_has_started_i),
        .O(sig_arvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_arvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1_i_1_n_0),
        .Q(sig_arvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_arvalid_detected
       (.I0(sig_arvalid_arrived_d1),
        .I1(arvalid),
        .I2(read_has_started_i),
        .O(sig_arvalid_detected__0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_awvalid_arrived_d1_i_1
       (.I0(awvalid),
        .I1(s_axi_lite_resetn),
        .I2(write_has_started),
        .O(sig_awvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_awvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_arrived_d1_i_1_n_0),
        .Q(sig_awvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_awvalid_detected
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .O(sig_awvalid_detected__0));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(wdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(wdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(wdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(wdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(wdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(wdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(wdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(wdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(wdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(wdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(wdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(wdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(wdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(wdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(wdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(wdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(wdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(wdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(wdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(wdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(wdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(wdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(wdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(wdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(wdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(wdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(wdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(wdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(wdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(wdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(wdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(wdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    write_has_started_i_1
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(write_has_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_has_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_has_started_i_1_n_0),
        .Q(write_has_started),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mngr" *) 
module design_1_axi_vdma_0_0_axi_vdma_mngr
   (fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    cmnd_wr,
    m_axis_s2mm_sts_tready,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    s2mm_valid_frame_sync,
    s2mm_frame_ptr_out,
    stop,
    s2mm_tstvect_fsync,
    s_axis_s2mm_cmd_tvalid,
    datamover_idle,
    prmtr_update_complete,
    s2mm_valid_video_prmtrs,
    initial_frame,
    halt_i0,
    s2mm_fsize_mismatch_err,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ,
    D,
    Q,
    prmry_resetn_i_reg,
    s2mm_ftchcmdsts_idle,
    dma_err,
    s2mm_fsize_mismatch_err_flag,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ,
    s2mm_dma_interr_set,
    repeat_frame,
    \hsize_vid_reg[15] ,
    fsize_err_to_dm_halt_flag_ored,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \s_axis_cmd_tdata_reg[63] ,
    \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    regdir_idle_i1,
    frame_sync_aligned,
    m_axi_s2mm_aclk,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ,
    fsize_mismatch_err_s10,
    s_axis_s2mm_aclk,
    drop_fsync_d_pulse_gen_fsize_less_err,
    s2mm_dmac2cdc_fsync_out,
    out,
    decerr_i_reg_0,
    slverr_i_reg_0,
    interr_i_reg,
    undrflo_err0,
    ovrflo_err0,
    s2mm_dmacr,
    s2mm_valid_frame_sync_cmb,
    SR,
    E,
    datamover_idle_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    initial_frame_reg_0,
    s2mm_soft_reset,
    soft_reset_d1,
    run_stop_d1,
    ch2_delay_cnt_en,
    s2mm_vid2cdc_packet_sof,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    ch2_irqthresh_decr_mask_sig,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ,
    s2mm_dmasr,
    s2mm_halt,
    \FSM_sequential_dmacntrl_cs_reg[2] ,
    s2mm_fsize_more_or_sof_late_s,
    \cmnds_queued_reg[0] ,
    s_fsync_d1,
    s_fsync_d2,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ,
    fsize_err_to_dm_halt_flag,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ,
    mask_fsync_out_i,
    dma_slverr_reg,
    dma_decerr_reg,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_3 ,
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0 ,
    \cmnds_queued_reg[7] );
  output fsize_mismatch_err_s1;
  output drop_fsync_d_pulse_gen_fsize_less_err_d1;
  output cmnd_wr;
  output m_axis_s2mm_sts_tready;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output s2mm_valid_frame_sync;
  output [0:0]s2mm_frame_ptr_out;
  output stop;
  output s2mm_tstvect_fsync;
  output s_axis_s2mm_cmd_tvalid;
  output datamover_idle;
  output prmtr_update_complete;
  output s2mm_valid_video_prmtrs;
  output initial_frame;
  output halt_i0;
  output s2mm_fsize_mismatch_err;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  output [0:0]D;
  output [12:0]Q;
  output prmry_resetn_i_reg;
  output s2mm_ftchcmdsts_idle;
  output dma_err;
  output s2mm_fsize_mismatch_err_flag;
  output [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  output s2mm_dma_interr_set;
  output repeat_frame;
  output [15:0]\hsize_vid_reg[15] ;
  output fsize_err_to_dm_halt_flag_ored;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  output slverr_i_reg;
  output decerr_i_reg;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output [48:0]\s_axis_cmd_tdata_reg[63] ;
  output [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  input regdir_idle_i1;
  input frame_sync_aligned;
  input m_axi_s2mm_aclk;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  input fsize_mismatch_err_s10;
  input s_axis_s2mm_aclk;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input s2mm_dmac2cdc_fsync_out;
  input out;
  input decerr_i_reg_0;
  input slverr_i_reg_0;
  input interr_i_reg;
  input undrflo_err0;
  input ovrflo_err0;
  input [2:0]s2mm_dmacr;
  input s2mm_valid_frame_sync_cmb;
  input [0:0]SR;
  input [0:0]E;
  input datamover_idle_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input initial_frame_reg_0;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input run_stop_d1;
  input ch2_delay_cnt_en;
  input s2mm_vid2cdc_packet_sof;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  input ch2_irqthresh_decr_mask_sig;
  input [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  input [0:0]s2mm_dmasr;
  input s2mm_halt;
  input \FSM_sequential_dmacntrl_cs_reg[2] ;
  input s2mm_fsize_more_or_sof_late_s;
  input [0:0]\cmnds_queued_reg[0] ;
  input s_fsync_d1;
  input s_fsync_d2;
  input \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  input [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ;
  input fsize_err_to_dm_halt_flag;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ;
  input mask_fsync_out_i;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_3 ;
  input [0:0]\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0 ;
  input [0:0]\cmnds_queued_reg[7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs_reg[2] ;
  wire [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  wire [0:0]\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire I_CMDSTS_n_1;
  wire I_SM_n_14;
  wire I_SM_n_15;
  wire I_SM_n_16;
  wire I_SM_n_17;
  wire I_SM_n_18;
  wire I_SM_n_19;
  wire I_SM_n_20;
  wire I_SM_n_21;
  wire I_SM_n_74;
  wire [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0 ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ;
  wire [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_3 ;
  wire \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ;
  wire [12:0]Q;
  wire [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire [0:0]SR;
  wire VIDEO_GENLOCK_I_n_3;
  wire VIDEO_REG_I_n_18;
  wire VIDEO_REG_I_n_35;
  wire VIDEO_REG_I_n_37;
  wire VIDEO_REG_I_n_38;
  wire VIDEO_REG_I_n_39;
  wire VIDEO_REG_I_n_40;
  wire VIDEO_REG_I_n_41;
  wire VIDEO_REG_I_n_42;
  wire VIDEO_REG_I_n_43;
  wire VIDEO_REG_I_n_44;
  wire VIDEO_REG_I_n_45;
  wire VIDEO_REG_I_n_46;
  wire VIDEO_REG_I_n_47;
  wire VIDEO_REG_I_n_48;
  wire VIDEO_REG_I_n_49;
  wire VIDEO_REG_I_n_50;
  wire VIDEO_REG_I_n_51;
  wire VIDEO_REG_I_n_52;
  wire VIDEO_REG_I_n_53;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire cmnd_wr;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire decerr_i_reg_0;
  wire [15:0]dm_address;
  wire dma_decerr_reg;
  wire dma_err;
  wire dma_slverr_reg;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire flag_to_repeat_after_fsize_less_err;
  wire frame_sync_aligned;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire fsize_mismatch_err_s1;
  wire fsize_mismatch_err_s10;
  wire halt_i0;
  wire halted_set_i0;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire initial_frame;
  wire initial_frame_reg_0;
  wire interr_i_reg;
  wire load_new_addr;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire mstr_reverse_order;
  wire out;
  wire ovrflo_err0;
  wire [63:0]p_1_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire regdir_idle_i1;
  wire repeat_frame;
  wire [4:0]repeat_frame_nmbr;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_dma_interr_set;
  wire s2mm_dmac2cdc_fsync_out;
  wire [2:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire [0:0]s2mm_frame_ptr_out;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s2mm_vid2cdc_packet_sof;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_cmd_tvalid;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire [4:0]s_h_frame_number;
  wire slverr_i_reg;
  wire slverr_i_reg_0;
  wire soft_reset_d1;
  wire stop;
  wire stop_i;
  wire [15:0]\stride_vid_reg[15] ;
  wire tstvect_fsync0;
  wire tstvect_fsync_d2;
  wire undrflo_err0;
  wire valid_frame_sync_d1;
  wire valid_frame_sync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err;
  wire zero_vsize_err;
  wire zero_vsize_err0;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0 ),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(s_h_frame_number[0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0 ),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(s_h_frame_number[1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0 ),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(s_h_frame_number[2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0 ),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(s_h_frame_number[3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0 ),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(s_h_frame_number[4]),
        .R(regdir_idle_i1));
  design_1_axi_vdma_0_0_axi_vdma_cmdsts_if I_CMDSTS
       (.D({p_1_in[63:32],p_1_in[23],p_1_in[15:0]}),
        .E(E),
        .SR(SR),
        .decerr_i_reg_0(decerr_i_reg),
        .decerr_i_reg_1(decerr_i_reg_0),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .err_i_reg_0(dma_err),
        .interr_i_reg_0(I_CMDSTS_n_1),
        .interr_i_reg_1(interr_i_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .ovrflo_err0(ovrflo_err0),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_soft_reset(s2mm_soft_reset),
        .\s_axis_cmd_tdata_reg[63]_0 (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg_0(s_axis_s2mm_cmd_tvalid),
        .s_axis_cmd_tvalid_reg_1(cmnd_wr),
        .slverr_i_reg_0(slverr_i_reg),
        .slverr_i_reg_1(slverr_i_reg_0),
        .stop_i(stop_i),
        .undrflo_err0(undrflo_err0),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  design_1_axi_vdma_0_0_axi_vdma_sm I_SM
       (.CO(VIDEO_REG_I_n_53),
        .D({I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20}),
        .E(I_SM_n_15),
        .\FSM_sequential_dmacntrl_cs_reg[2]_0 (\FSM_sequential_dmacntrl_cs_reg[2] ),
        .\FSM_sequential_dmacntrl_cs_reg[2]_1 (s2mm_valid_video_prmtrs),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (dma_err),
        .\GENLOCK_FOR_MASTER.mstr_reverse_order_reg (I_SM_n_21),
        .\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (VIDEO_GENLOCK_I_n_3),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 (drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 (s2mm_fsize_mismatch_err_flag),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 (fsize_mismatch_err_s1),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 (s2mm_fsize_mismatch_err),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_2 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 (\hsize_vid_reg[15] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ({p_1_in[63:32],p_1_in[23],p_1_in[15:0]}),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 (s_axis_s2mm_cmd_tvalid),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ),
        .\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg (I_SM_n_14),
        .\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 (s_h_frame_number),
        .\MASTER_MODE_FRAME_CNT.repeat_frame_reg (I_SM_n_74),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (I_CMDSTS_n_1),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .SR(SR),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[15]_1 ({VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51,VIDEO_REG_I_n_52}),
        .\VFLIP_DISABLE.dm_address_reg[31]_0 (crnt_start_address),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .\cmnds_queued_reg[0]_0 (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[7]_0 (\cmnds_queued_reg[7] ),
        .datamover_idle(datamover_idle),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .flag_to_repeat_after_fsize_less_err(flag_to_repeat_after_fsize_less_err),
        .frame_sync_aligned(frame_sync_aligned),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_err_to_dm_halt_flag_ored(fsize_err_to_dm_halt_flag_ored),
        .fsize_mismatch_err_s10(fsize_mismatch_err_s10),
        .halt_i0(halt_i0),
        .halted_set_i0(halted_set_i0),
        .load_new_addr(load_new_addr),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mstr_reverse_order(mstr_reverse_order),
        .out(out),
        .regdir_idle_i1(regdir_idle_i1),
        .repeat_frame(repeat_frame),
        .run_stop_d1(run_stop_d1),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[1:0]),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_ftchcmdsts_idle(s2mm_ftchcmdsts_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .soft_reset_d1(soft_reset_d1),
        .stop(stop),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err_reg_0(VIDEO_REG_I_n_18),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  design_1_axi_vdma_0_0_axi_vdma_sts_mngr I_STS_MNGR
       (.datamover_idle(datamover_idle),
        .datamover_idle_reg_0(datamover_idle_reg),
        .halted_set_i0(halted_set_i0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr(s2mm_dmasr));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_SM_n_14),
        .Q(flag_to_repeat_after_fsize_less_err),
        .R(1'b0));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(regdir_idle_i1));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(regdir_idle_i1));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(regdir_idle_i1));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(regdir_idle_i1));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'hFFFFF1010000F101)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1 
       (.I0(VIDEO_GENLOCK_I_n_3),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I2(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ),
        .I3(repeat_frame_nmbr[0]),
        .I4(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0 ),
        .I5(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2 [0]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2 [1]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0 ),
        .I2(repeat_frame_nmbr[1]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ),
        .I4(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I5(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B8BB)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2 [2]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0 ),
        .I2(repeat_frame_nmbr[2]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ),
        .I4(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ),
        .I5(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2 [3]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0 ),
        .I2(repeat_frame_nmbr[3]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ),
        .I4(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .I5(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I2(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2 [4]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0 ),
        .I2(repeat_frame_nmbr[4]),
        .I3(s2mm_dmacr[2]),
        .I4(repeat_frame),
        .I5(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0 ),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6 
       (.I0(valid_frame_sync_d2),
        .I1(s2mm_dmacr[1]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .I2(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I4(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(VIDEO_REG_I_n_35),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .R(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(VIDEO_REG_I_n_35),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .R(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(VIDEO_REG_I_n_35),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .R(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(VIDEO_REG_I_n_35),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .R(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(VIDEO_REG_I_n_35),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .R(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_3 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(valid_frame_sync_d2),
        .I2(out),
        .O(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_SM_n_15),
        .D(I_SM_n_20),
        .Q(repeat_frame_nmbr[0]),
        .R(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_SM_n_15),
        .D(I_SM_n_19),
        .Q(repeat_frame_nmbr[1]),
        .R(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_SM_n_15),
        .D(I_SM_n_18),
        .Q(repeat_frame_nmbr[2]),
        .R(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_SM_n_15),
        .D(I_SM_n_17),
        .Q(repeat_frame_nmbr[3]),
        .R(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_SM_n_15),
        .D(I_SM_n_16),
        .Q(repeat_frame_nmbr[4]),
        .R(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_SM_n_74),
        .Q(repeat_frame),
        .R(1'b0));
  FDRE \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync0),
        .Q(s2mm_tstvect_fsync),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_valid_frame_sync_cmb),
        .Q(valid_frame_sync_d1),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(valid_frame_sync_d2),
        .R(regdir_idle_i1));
  design_1_axi_vdma_0_0_axi_vdma_genlock_mngr VIDEO_GENLOCK_I
       (.\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (I_SM_n_21),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] (VIDEO_GENLOCK_I_n_3),
        .Q(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mstr_reverse_order(mstr_reverse_order),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .valid_frame_sync_d2(valid_frame_sync_d2));
  design_1_axi_vdma_0_0_axi_vdma_vidreg_module VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_53),
        .D(D),
        .E(VIDEO_REG_I_n_35),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] (\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 (s2mm_valid_video_prmtrs),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (crnt_start_address),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] (VIDEO_GENLOCK_I_n_3),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address_reg[15] (dm_address),
        .flag_to_repeat_after_fsize_less_err(flag_to_repeat_after_fsize_less_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15]_0 ),
        .\hsize_vid_reg[9] (VIDEO_REG_I_n_18),
        .load_new_addr(load_new_addr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .out(out),
        .prmtr_update_complete(prmtr_update_complete),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[1]),
        .s2mm_dmasr(s2mm_dmasr),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51,VIDEO_REG_I_n_52}),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .tstvect_fsync0(tstvect_fsync0),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ),
        .zero_vsize_err0(zero_vsize_err0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(initial_frame_reg_0),
        .Q(initial_frame),
        .R(1'b0));
  FDRE stop_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(stop),
        .R(regdir_idle_i1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_if" *) 
module design_1_axi_vdma_0_0_axi_vdma_reg_if
   (s_axi_lite_rdata,
    D,
    s2mm_introut,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    irqdelay_wren_i0,
    s2mm_axi2ip_wrce,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ,
    \dmacr_i_reg[2] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_s2mm_aclk,
    s2mm_ip2axi_introut,
    Q,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s2mm_dmacr,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    stop,
    s2mm_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ,
    s2mm_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    dma_interr_reg,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    dly_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ,
    lsize_more_err_reg,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ,
    ch2_irqdelay_status,
    s2mm_dma_interr_set,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    lsize_mismatch_err,
    s2mm_fsize_more_or_sof_late_s,
    ch2_dly_irq_set,
    lsize_more_mismatch_err,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr);
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output s2mm_introut;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output irqdelay_wren_i0;
  output [7:0]s2mm_axi2ip_wrce;
  output irqthresh_wren_i0;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  output \dmacr_i_reg[2] ;
  output [31:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_s2mm_aclk;
  input s2mm_ip2axi_introut;
  input [4:0]Q;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [19:0]s2mm_dmacr;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input stop;
  input s2mm_ioc_irq_set;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  input [0:0]s2mm_dmasr;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  input [12:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  input dma_interr_reg;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  input \GEN_FOR_FLUSH.fsize_err_reg ;
  input lsize_err_reg;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input ioc_irq_reg;
  input dly_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  input lsize_more_err_reg;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  input [7:0]ch2_irqdelay_status;
  input s2mm_dma_interr_set;
  input fsize_mismatch_err_s1;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;
  input lsize_mismatch_err;
  input s2mm_fsize_more_or_sof_late_s;
  input ch2_dly_irq_set;
  input lsize_more_mismatch_err;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;

  wire [31:0]D;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire [12:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ch2_dly_irq_set;
  wire [7:0]ch2_irqdelay_status;
  wire dly_irq_reg;
  wire dma_interr_reg;
  wire \dmacr_i_reg[2] ;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire fsize_mismatch_err_s1;
  wire [31:0]in0;
  wire ioc_irq_reg;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  (* async_reg = "true" *) wire [4:0]mm2s_chnl_current_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_genlock_pair_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_store_cdc_tig;
  wire n_0_0;
  wire n_0_1;
  wire n_0_2;
  wire n_0_3;
  wire n_0_4;
  wire prmry_reset2;
  wire [7:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [12:0]s2mm_capture_dm_done_vsize_counter_cdc_tig;
  (* async_reg = "true" *) wire [15:0]s2mm_capture_hsize_at_uf_err_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_chnl_current_frame_cdc_tig;
  wire s2mm_dma_interr_set;
  wire [19:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_more_or_sof_late_s;
  (* async_reg = "true" *) wire [4:0]s2mm_genlock_pair_frame_cdc_tig;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_store_cdc_tig;
  wire s2mm_ip2axi_introut;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire stop;

  design_1_axi_vdma_0_0_axi_vdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(D),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 (s2mm_axi2ip_wrce[1]),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 (s2mm_axi2ip_wrce[2]),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 (s2mm_ip2axi_frame_store_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ),
        .SR(SR),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .ch2_irqdelay_status(ch2_irqdelay_status),
        .dly_irq_reg(dly_irq_reg),
        .dma_interr_reg(dma_interr_reg),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .fsize_mismatch_err_s1(fsize_mismatch_err_s1),
        .in0(in0),
        .ioc_irq_reg(ioc_irq_reg),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lsize_err_reg(lsize_err_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_ip2axi_frame_ptr_ref_cdc_tig),
        .prmry_reset2(prmry_reset2),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[7:3],s2mm_axi2ip_wrce[0]}),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(stop));
  design_1_axi_vdma_0_0_cdc_sync__parameterized2 \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2(prmry_reset2),
        .s2mm_introut(s2mm_introut),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_4),
        .Q(s2mm_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_3),
        .Q(s2mm_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_2),
        .Q(s2mm_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_1),
        .Q(s2mm_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_0),
        .Q(s2mm_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[0]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_module" *) 
module design_1_axi_vdma_0_0_axi_vdma_reg_module
   (s2mm_dmacr,
    s2mm_soft_reset,
    out,
    reset_counts,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    dly_irq_reg,
    lsize_more_err_reg,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    s2mm_dmasr,
    s2mm_ip2axi_introut,
    s_soft_reset_i0,
    SR,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    ch2_delay_zero,
    ch2_thresh_count1,
    Q,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ,
    err_irq_reg,
    halted_reg,
    prmry_resetn_i_reg,
    halted_reg_0,
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ,
    prmtr_updt_complete_i_reg,
    s2mm_irqdelay_wren,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ,
    \ptr_ref_i_reg[4]_0 ,
    regdir_idle_i1,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2] ,
    in0,
    reset_counts_reg,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_err_reg_0,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg_0,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    \dmacr_i_reg[0] ,
    halted_reg_1,
    prmtr_updt_complete_i_reg_0,
    prmry_in,
    s2mm_halt_cmplt,
    halt_reset,
    ch2_delay_cnt_en,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    s2mm_vid2cdc_packet_sof,
    ch2_dly_irq_set,
    s_axis_cmd_tvalid_reg,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    s_fsync_d2,
    s_fsync_d1,
    prmtr_update_complete,
    initial_frame,
    repeat_frame,
    d_tready_before_fsync_clr_flag1,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 );
  output [19:0]s2mm_dmacr;
  output s2mm_soft_reset;
  output [31:0]out;
  output reset_counts;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output \GEN_FOR_FLUSH.fsize_err_reg ;
  output lsize_err_reg;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output ioc_irq_reg;
  output dly_irq_reg;
  output lsize_more_err_reg;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  output [0:0]s2mm_dmasr;
  output s2mm_ip2axi_introut;
  output s_soft_reset_i0;
  output [0:0]SR;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  output ch2_delay_zero;
  output ch2_thresh_count1;
  output [4:0]Q;
  output [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  output err_irq_reg;
  output halted_reg;
  output [0:0]prmry_resetn_i_reg;
  output [0:0]halted_reg_0;
  output \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ;
  output prmtr_updt_complete_i_reg;
  output s2mm_irqdelay_wren;
  output [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  output [12:0]\reg_module_vsize_reg[12] ;
  output [15:0]\reg_module_hsize_reg[15] ;
  output [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  output [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  output [4:0]\ptr_ref_i_reg[4]_0 ;
  input regdir_idle_i1;
  input [7:0]s2mm_axi2ip_wrce;
  input [31:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2] ;
  input [31:0]in0;
  input reset_counts_reg;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  input lsize_err_reg_0;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input lsize_more_err_reg_0;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input \dmacr_i_reg[0] ;
  input halted_reg_1;
  input prmtr_updt_complete_i_reg_0;
  input prmry_in;
  input s2mm_halt_cmplt;
  input halt_reset;
  input ch2_delay_cnt_en;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  input s2mm_vid2cdc_packet_sof;
  input ch2_dly_irq_set;
  input s_axis_cmd_tvalid_reg;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input s_fsync_d2;
  input s_fsync_d1;
  input prmtr_update_complete;
  input initial_frame;
  input repeat_frame;
  input d_tready_before_fsync_clr_flag1;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  input [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;

  wire [31:0]D;
  wire [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  wire [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [4:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero;
  wire ch2_dly_irq_set;
  wire ch2_thresh_count1;
  wire d_tready_before_fsync_clr_flag1;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire err_irq_reg;
  wire halt_reset;
  wire halted_reg;
  wire [0:0]halted_reg_0;
  wire halted_reg_1;
  wire [31:0]in0;
  wire initial_frame;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lsize_err_reg;
  wire lsize_err_reg_0;
  wire lsize_more_err_reg;
  wire lsize_more_err_reg_0;
  wire m_axi_s2mm_aclk;
  wire [31:0]out;
  wire prmry_in;
  wire [0:0]prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire prmtr_updt_complete_i_reg_0;
  wire [4:0]\ptr_ref_i_reg[4]_0 ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire regdir_idle_i1;
  wire repeat_frame;
  wire reset_counts;
  wire reset_counts_reg;
  wire [7:0]s2mm_axi2ip_wrce;
  wire [19:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halt_cmplt;
  wire s2mm_ip2axi_introut;
  wire s2mm_irqdelay_wren;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_soft_reset;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axis_cmd_tvalid_reg;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_soft_reset_i0;

  design_1_axi_vdma_0_0_axi_vdma_regdirect \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 (s2mm_dmasr),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmtr_updt_complete_i_reg_0(prmtr_updt_complete_i_reg),
        .prmtr_updt_complete_i_reg_1(prmtr_updt_complete_i_reg_0),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12]_0 (\reg_module_vsize_reg[12] ),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[7:4]),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete));
  design_1_axi_vdma_0_0_axi_vdma_register I_DMA_REGISTER
       (.D({D[31:12],D[6:0]}),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 (\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.fsize_err_reg_1 (\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ),
        .\GEN_NOSYNCEN_BIT.dmacr_i_reg[15]_0 (\GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 (\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ),
        .SR(SR),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_zero(ch2_delay_zero),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .ch2_thresh_count1(ch2_thresh_count1),
        .dly_irq_reg_0(dly_irq_reg),
        .dly_irq_reg_1(dly_irq_reg_0),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2]_0 (s2mm_soft_reset),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .err_irq_reg_0(err_irq_reg),
        .halt_reset(halt_reset),
        .halted_reg_0(s2mm_dmasr),
        .halted_reg_1(halted_reg),
        .halted_reg_2(halted_reg_0),
        .halted_reg_3(halted_reg_1),
        .initial_frame(initial_frame),
        .ioc_irq_reg_0(ioc_irq_reg),
        .ioc_irq_reg_1(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lsize_err_reg_0(lsize_err_reg),
        .lsize_err_reg_1(lsize_err_reg_0),
        .lsize_more_err_reg_0(lsize_more_err_reg),
        .lsize_more_err_reg_1(lsize_more_err_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmtr_update_complete(prmtr_update_complete),
        .regdir_idle_i1(regdir_idle_i1),
        .repeat_frame(repeat_frame),
        .reset_counts_reg_0(reset_counts),
        .reset_counts_reg_1(reset_counts_reg),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[3:1]),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_irqdelay_wren(s2mm_irqdelay_wren),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .s_soft_reset_i0(s_soft_reset_i0));
  design_1_axi_vdma_0_0_axi_vdma_reg_mux LITE_READ_MUX_I
       (.in0(in0),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\ptr_ref_i_reg[4]_0 [0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\ptr_ref_i_reg[4]_0 [1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\ptr_ref_i_reg[4]_0 [2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\ptr_ref_i_reg[4]_0 [3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\ptr_ref_i_reg[4]_0 [4]),
        .R(regdir_idle_i1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_mux" *) 
module design_1_axi_vdma_0_0_axi_vdma_reg_mux
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

(* ORIG_REF_NAME = "axi_vdma_regdirect" *) 
module design_1_axi_vdma_0_0_axi_vdma_regdirect
   (s2mm_prmtr_updt_complete,
    prmtr_updt_complete_i_reg_0,
    \reg_module_vsize_reg[12]_0 ,
    \reg_module_hsize_reg[15]_0 ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ,
    prmtr_updt_complete_i_reg_1,
    m_axi_s2mm_aclk,
    d_tready_before_fsync_clr_flag1,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ,
    regdir_idle_i1,
    s2mm_axi2ip_wrce,
    D);
  output s2mm_prmtr_updt_complete;
  output prmtr_updt_complete_i_reg_0;
  output [12:0]\reg_module_vsize_reg[12]_0 ;
  output [15:0]\reg_module_hsize_reg[15]_0 ;
  output [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  input prmtr_updt_complete_i_reg_1;
  input m_axi_s2mm_aclk;
  input d_tready_before_fsync_clr_flag1;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ;
  input regdir_idle_i1;
  input [3:0]s2mm_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ;
  wire [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire d_tready_before_fsync_clr_flag1;
  wire m_axi_s2mm_aclk;
  wire prmtr_updt_complete_i_reg_0;
  wire prmtr_updt_complete_i_reg_1;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire [12:0]\reg_module_vsize_reg[12]_0 ;
  wire regdir_idle_i1;
  wire [3:0]s2mm_axi2ip_wrce;
  wire s2mm_prmtr_updt_complete;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [10]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [11]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [12]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [13]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [14]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [15]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [16]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [17]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [18]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [19]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [20]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [21]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [22]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [23]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [24]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [25]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [26]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [27]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [28]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [29]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [30]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [31]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [4]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [5]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [6]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [7]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [8]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [9]),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_i_1 
       (.I0(s2mm_prmtr_updt_complete),
        .I1(d_tready_before_fsync_clr_flag1),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ),
        .O(prmtr_updt_complete_i_reg_0));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .R(regdir_idle_i1));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg_1),
        .Q(s2mm_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\reg_module_hsize_reg[15]_0 [0]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\reg_module_hsize_reg[15]_0 [10]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\reg_module_hsize_reg[15]_0 [11]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\reg_module_hsize_reg[15]_0 [12]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\reg_module_hsize_reg[15]_0 [13]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\reg_module_hsize_reg[15]_0 [14]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\reg_module_hsize_reg[15]_0 [15]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\reg_module_hsize_reg[15]_0 [1]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\reg_module_hsize_reg[15]_0 [2]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\reg_module_hsize_reg[15]_0 [3]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\reg_module_hsize_reg[15]_0 [4]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\reg_module_hsize_reg[15]_0 [5]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\reg_module_hsize_reg[15]_0 [6]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\reg_module_hsize_reg[15]_0 [7]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\reg_module_hsize_reg[15]_0 [8]),
        .R(regdir_idle_i1));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\reg_module_hsize_reg[15]_0 [9]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\reg_module_vsize_reg[12]_0 [0]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\reg_module_vsize_reg[12]_0 [10]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\reg_module_vsize_reg[12]_0 [11]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\reg_module_vsize_reg[12]_0 [12]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\reg_module_vsize_reg[12]_0 [1]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\reg_module_vsize_reg[12]_0 [2]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\reg_module_vsize_reg[12]_0 [3]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\reg_module_vsize_reg[12]_0 [4]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\reg_module_vsize_reg[12]_0 [5]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\reg_module_vsize_reg[12]_0 [6]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\reg_module_vsize_reg[12]_0 [7]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\reg_module_vsize_reg[12]_0 [8]),
        .R(regdir_idle_i1));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\reg_module_vsize_reg[12]_0 [9]),
        .R(regdir_idle_i1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_register" *) 
module design_1_axi_vdma_0_0_axi_vdma_register
   (s2mm_dmacr,
    \dmacr_i_reg[2]_0 ,
    reset_counts_reg_0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_err_reg_0,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg_0,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    halted_reg_0,
    s2mm_ip2axi_introut,
    s2mm_irqdelay_wren,
    s_soft_reset_i0,
    SR,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    ch2_delay_zero,
    ch2_thresh_count1,
    Q,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ,
    err_irq_reg_0,
    halted_reg_1,
    prmry_resetn_i_reg,
    halted_reg_2,
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]_0 ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    regdir_idle_i1,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2]_1 ,
    reset_counts_reg_1,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    \GEN_FOR_FLUSH.fsize_err_reg_1 ,
    lsize_err_reg_1,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ,
    ioc_irq_reg_1,
    dly_irq_reg_1,
    lsize_more_err_reg_1,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ,
    \dmacr_i_reg[0]_0 ,
    halted_reg_3,
    s_fsync_d2,
    s_fsync_d1,
    prmry_in,
    s2mm_halt_cmplt,
    halt_reset,
    ch2_delay_cnt_en,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    s2mm_vid2cdc_packet_sof,
    ch2_dly_irq_set,
    s_axis_cmd_tvalid_reg,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    s2mm_prmtr_updt_complete,
    prmtr_update_complete,
    initial_frame,
    repeat_frame,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 );
  output [19:0]s2mm_dmacr;
  output \dmacr_i_reg[2]_0 ;
  output reset_counts_reg_0;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  output lsize_err_reg_0;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output lsize_more_err_reg_0;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  output halted_reg_0;
  output s2mm_ip2axi_introut;
  output s2mm_irqdelay_wren;
  output s_soft_reset_i0;
  output [0:0]SR;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  output ch2_delay_zero;
  output ch2_thresh_count1;
  output [4:0]Q;
  output [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ;
  output err_irq_reg_0;
  output halted_reg_1;
  output [0:0]prmry_resetn_i_reg;
  output [0:0]halted_reg_2;
  output \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]_0 ;
  output [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input regdir_idle_i1;
  input [2:0]s2mm_axi2ip_wrce;
  input [26:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2]_1 ;
  input reset_counts_reg_1;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input \GEN_FOR_FLUSH.fsize_err_reg_1 ;
  input lsize_err_reg_1;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ;
  input ioc_irq_reg_1;
  input dly_irq_reg_1;
  input lsize_more_err_reg_1;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  input \dmacr_i_reg[0]_0 ;
  input halted_reg_3;
  input s_fsync_d2;
  input s_fsync_d1;
  input prmry_in;
  input s2mm_halt_cmplt;
  input halt_reset;
  input ch2_delay_cnt_en;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  input s2mm_vid2cdc_packet_sof;
  input ch2_dly_irq_set;
  input s_axis_cmd_tvalid_reg;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input s2mm_prmtr_updt_complete;
  input prmtr_update_complete;
  input initial_frame;
  input repeat_frame;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  input [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;

  wire [26:0]D;
  wire [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_1 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]_0 ;
  wire [4:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  wire \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero;
  wire ch2_dly_irq_set;
  wire ch2_thresh_count1;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire err;
  wire err_d1;
  wire err_d1_i_2_n_0;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire halt_reset;
  wire halted_reg_0;
  wire halted_reg_1;
  wire [0:0]halted_reg_2;
  wire halted_reg_3;
  wire initial_frame;
  wire introut_i_1_n_0;
  wire introut_i_2_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren_i;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i;
  wire irqthresh_wren_i0;
  wire lsize_err_reg_0;
  wire lsize_err_reg_1;
  wire lsize_more_err_reg_0;
  wire lsize_more_err_reg_1;
  wire m_axi_s2mm_aclk;
  wire prmry_in;
  wire [0:0]prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire regdir_idle_i1;
  wire repeat_frame;
  wire reset_counts_reg_0;
  wire reset_counts_reg_1;
  wire [2:0]s2mm_axi2ip_wrce;
  wire [19:0]s2mm_dmacr;
  wire s2mm_halt_cmplt;
  wire s2mm_ip2axi_introut;
  wire s2mm_irqdelay_wren;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axis_cmd_tvalid_reg;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_soft_reset_i0;

  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(s2mm_dmacr[12]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(s2mm_dmacr[13]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(s2mm_dmacr[14]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(s2mm_dmacr[15]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(s2mm_dmacr[16]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(s2mm_dmacr[17]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(s2mm_dmacr[18]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(s2mm_dmacr[19]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(irqdelay_wren_i0),
        .Q(irqdelay_wren_i),
        .R(regdir_idle_i1));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(s2mm_dmacr[4]),
        .S(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(s2mm_dmacr[5]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(s2mm_dmacr[6]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(s2mm_dmacr[7]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(s2mm_dmacr[8]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(s2mm_dmacr[9]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(s2mm_dmacr[10]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(s2mm_dmacr[11]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(irqthresh_wren_i0),
        .Q(irqthresh_wren_i),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.fsize_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_FLUSH.fsize_err_reg_1 ),
        .Q(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ),
        .Q(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(ch2_delay_cnt_en),
        .I1(irqdelay_wren_i),
        .I2(reset_counts_reg_0),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ),
        .I5(s2mm_vid2cdc_packet_sof),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(ch2_dly_irq_set),
        .I1(ch2_delay_zero),
        .I2(s_axis_cmd_tvalid_reg),
        .I3(dly_irq_reg_0),
        .I4(halted_reg_0),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(s2mm_dmacr[16]),
        .I1(s2mm_dmacr[17]),
        .I2(s2mm_dmacr[18]),
        .I3(s2mm_dmacr[19]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ),
        .O(ch2_delay_zero));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(s2mm_dmacr[13]),
        .I1(s2mm_dmacr[12]),
        .I2(s2mm_dmacr[15]),
        .I3(s2mm_dmacr[14]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3 
       (.I0(Q[3]),
        .I1(ch2_dly_irq_set),
        .I2(s2mm_tstvect_fsync),
        .I3(s2mm_valid_frame_sync),
        .I4(irqthresh_wren_i),
        .I5(reset_counts_reg_0),
        .O(ch2_thresh_count1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(s2mm_dmacr[3]),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'h4444004440404040)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(s2mm_prmtr_updt_complete),
        .I3(s_fsync_d2),
        .I4(s_fsync_d1),
        .I5(prmtr_update_complete),
        .O(halted_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(halted_reg_0),
        .I2(initial_frame),
        .I3(s2mm_dmacr[1]),
        .O(prmry_resetn_i_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5 
       (.I0(s2mm_dmacr[3]),
        .I1(repeat_frame),
        .O(\GEN_NOSYNCEN_BIT.dmacr_i_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(Q[2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(Q[3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(Q[4]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(s2mm_dmacr[2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(Q[0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(Q[1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ),
        .Q(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .R(regdir_idle_i1));
  LUT5 #(
    .INIT(32'h00000001)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(dma_interr_reg_0),
        .I1(lsize_err_reg_0),
        .I2(lsize_more_err_reg_0),
        .I3(dma_decerr_reg_0),
        .I4(dma_slverr_reg_0),
        .O(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [1]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [2]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [3]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [4]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [4]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dly_irq_reg_1),
        .Q(dly_irq_reg_0),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0]_0 ),
        .Q(s2mm_dmacr[0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(s2mm_dmacr[1]),
        .S(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    err_d1_i_1
       (.I0(err_d1_i_2_n_0),
        .I1(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .I2(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [2]),
        .I3(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .I4(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [3]),
        .I5(lsize_more_err_reg_0),
        .O(err));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    err_d1_i_2
       (.I0(dma_decerr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(lsize_err_reg_0),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [1]),
        .I4(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .I5(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [0]),
        .O(err_d1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(regdir_idle_i1));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1
       (.I0(D[9]),
        .I1(err),
        .I2(err_d1),
        .I3(s2mm_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_reg_3),
        .Q(halted_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    introut_i_1
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(ioc_irq_reg_0),
        .I3(Q[2]),
        .I4(introut_i_2_n_0),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'h00F0008000800080)) 
    introut_i_2
       (.I0(dly_irq_reg_0),
        .I1(Q[3]),
        .I2(s_axis_cmd_tvalid_reg),
        .I3(\dmacr_i_reg[2]_0 ),
        .I4(err_irq_reg_0),
        .I5(Q[4]),
        .O(introut_i_2_n_0));
  FDRE introut_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(s2mm_ip2axi_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ioc_irq_reg_1),
        .Q(ioc_irq_reg_0),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'hEEFE)) 
    irqdelay_wren
       (.I0(irqdelay_wren_i),
        .I1(reset_counts_reg_0),
        .I2(s_fsync_d2),
        .I3(s_fsync_d1),
        .O(s2mm_irqdelay_wren));
  FDRE #(
    .INIT(1'b0)) 
    lsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsize_err_reg_1),
        .Q(lsize_err_reg_0),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    lsize_more_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsize_more_err_reg_1),
        .Q(lsize_more_err_reg_0),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_1),
        .Q(reset_counts_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .O(halted_reg_2));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(prmry_in),
        .I2(s2mm_halt_cmplt),
        .I3(halt_reset),
        .O(s_soft_reset_i0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reset" *) 
module design_1_axi_vdma_0_0_axi_vdma_reset
   (soft_reset_d1,
    in0,
    run_stop_d1,
    halt_i_reg_0,
    halt_reset_reg_0,
    sig_s2mm_dm_prmry_resetn,
    prmry_reset2,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \dmacr_i_reg[2] ,
    halt_i_reg_1,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ,
    wr_en,
    s_axis_s2mm_tready_i,
    err_i_reg,
    halt_i_reg_2,
    reset_counts_reg,
    halt_i_reg_3,
    scndry_out,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_axis_s2mm_aclk,
    s2mm_soft_reset,
    s_soft_reset_i0,
    s2mm_dmacr,
    stop,
    s2mm_halt_cmplt,
    full,
    out,
    s2mm_dmac2cdc_fsync_out,
    r0_is_null_r,
    r0_is_end,
    s2mm_axi2ip_wrce,
    D,
    dma_err,
    s2mm_fsize_mismatch_err_flag,
    reset_counts_reg_0,
    s_fsync_d2,
    s_fsync_d1,
    s_axis_s2mm_tvalid_i,
    halt_i0,
    reset_counts,
    sig_rst2all_stop_request,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    prmry_in);
  output soft_reset_d1;
  output in0;
  output run_stop_d1;
  output halt_i_reg_0;
  output halt_reset_reg_0;
  output sig_s2mm_dm_prmry_resetn;
  output prmry_reset2;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output \dmacr_i_reg[2] ;
  output halt_i_reg_1;
  output [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  output wr_en;
  output s_axis_s2mm_tready_i;
  output [0:0]err_i_reg;
  output halt_i_reg_2;
  output reset_counts_reg;
  output halt_i_reg_3;
  output scndry_out;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_axis_s2mm_aclk;
  input s2mm_soft_reset;
  input s_soft_reset_i0;
  input [0:0]s2mm_dmacr;
  input stop;
  input s2mm_halt_cmplt;
  input full;
  input out;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]r0_is_null_r;
  input [0:0]r0_is_end;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]D;
  input dma_err;
  input s2mm_fsize_mismatch_err_flag;
  input reset_counts_reg_0;
  input s_fsync_d2;
  input s_fsync_d1;
  input s_axis_s2mm_tvalid_i;
  input halt_i0;
  input reset_counts;
  input sig_rst2all_stop_request;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input prmry_in;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire [0:0]err_i_reg;
  wire full;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire halt_i0;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire halt_i_reg_2;
  wire halt_i_reg_3;
  wire halt_reset_i_1_n_0;
  wire halt_reset_reg_0;
  wire in0;
  wire lite_all_idle;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire out;
  wire p_axis_min_assert_sftrst;
  wire p_lite_min_assert_sftrst;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_min_count0;
  wire prmry_reset2;
  wire [0:0]r0_is_end;
  wire [0:0]r0_is_null_r;
  wire reset_counts;
  wire reset_counts_reg;
  wire reset_counts_reg_0;
  wire resetn_i;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tvalid_i;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_soft_reset_i;
  wire s_soft_reset_i0;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_rst2all_stop_request;
  wire sig_s2mm_dm_prmry_resetn;
  wire soft_reset_d1;
  wire stop;
  wire wr_en;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5 
       (.I0(halt_i_reg_0),
        .I1(s2mm_soft_reset),
        .I2(dma_err),
        .O(halt_i_reg_1));
  design_1_axi_vdma_0_0_cdc_sync \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  design_1_axi_vdma_0_0_cdc_sync__parameterized0 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(axis_all_idle));
  design_1_axi_vdma_0_0_cdc_sync__parameterized0_0 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .prmry_min_count0(prmry_min_count0),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .s_soft_reset_i_reg(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .scndry_out(p_axis_min_assert_sftrst));
  design_1_axi_vdma_0_0_cdc_sync_1 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .axis_min_count0(axis_min_count0),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  design_1_axi_vdma_0_0_cdc_sync_2 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  design_1_axi_vdma_0_0_cdc_sync__parameterized0_3 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  design_1_axi_vdma_0_0_cdc_sync__parameterized0_4 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_lite_min_assert_sftrst));
  design_1_axi_vdma_0_0_cdc_sync_5 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .lite_min_count0(lite_min_count0),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(axis_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(lite_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .I4(prmry_min_count[3]),
        .O(prmry_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[2]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[1]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  design_1_axi_vdma_0_0_cdc_sync__parameterized0_6 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(resetn_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(scndry_out));
  design_1_axi_vdma_0_0_cdc_sync__parameterized0_7 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (prmry_in),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (sig_s2mm_dm_prmry_resetn),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[0] (\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .halt_i_reg_0(halt_reset_reg_0),
        .halt_i_reg_1(halt_i_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_in(resetn_i),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .reset_counts_reg_0(reset_counts_reg_0),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .stop(stop));
  LUT6 #(
    .INIT(64'hBABBBABBBBBBBABB)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1 
       (.I0(s2mm_fsize_mismatch_err_flag),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(halt_i_reg_0),
        .I3(reset_counts_reg_0),
        .I4(s_fsync_d2),
        .I5(s_fsync_d1),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(sig_rst2all_stop_request),
        .O(halt_i_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1 
       (.I0(dma_err),
        .I1(s2mm_soft_reset),
        .I2(halt_i_reg_0),
        .I3(reset_counts_reg_0),
        .O(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22222F2222222222)) 
    halt_reset_i_1
       (.I0(halt_reset_reg_0),
        .I1(s2mm_dmacr),
        .I2(s2mm_soft_reset),
        .I3(halt_i_reg_0),
        .I4(stop),
        .I5(s2mm_halt_cmplt),
        .O(halt_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1_n_0),
        .Q(halt_reset_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \r0_out_sel_next_r[1]_i_2 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(halt_i_reg_0),
        .I2(out),
        .I3(full),
        .O(s_axis_s2mm_tready_i));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_reset_reg_i_1
       (.I0(halt_i_reg_0),
        .I1(out),
        .O(halt_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \state[0]_i_2 
       (.I0(full),
        .I1(out),
        .I2(halt_i_reg_0),
        .I3(s2mm_dmac2cdc_fsync_out),
        .I4(r0_is_null_r),
        .I5(r0_is_end),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    xpm_fifo_sync_inst_i_1
       (.I0(full),
        .I1(out),
        .I2(halt_i_reg_0),
        .I3(s2mm_dmac2cdc_fsync_out),
        .I4(s_axis_s2mm_tvalid_i),
        .O(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_vdma_rst_module" *) 
module design_1_axi_vdma_0_0_axi_vdma_rst_module
   (out,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    soft_reset_d1,
    prmry_in,
    run_stop_d1,
    s2mm_halt,
    halt_reset,
    SR,
    prmry_reset2,
    regdir_idle_i1,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ,
    wr_en,
    s_axis_s2mm_tready_i,
    err_i_reg,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    halt_i_reg_0,
    reset_counts_reg,
    halt_i_reg_1,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_axis_s2mm_aclk,
    s2mm_soft_reset,
    s_soft_reset_i0,
    axi_resetn,
    s2mm_dmacr,
    stop,
    s2mm_halt_cmplt,
    full,
    s2mm_dmac2cdc_fsync_out,
    r0_is_null_r,
    r0_is_end,
    s2mm_axi2ip_wrce,
    D,
    dma_err,
    s2mm_fsize_mismatch_err_flag,
    s_fsync_d2,
    s_fsync_d1,
    s_axis_s2mm_tvalid_i,
    halt_i0,
    d_tready_before_fsync_clr_flag1,
    d_tready_before_fsync,
    s2mm_dmasr,
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
    reset_counts,
    sig_rst2all_stop_request,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from );
  output out;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output soft_reset_d1;
  output prmry_in;
  output run_stop_d1;
  output s2mm_halt;
  output halt_reset;
  output [0:0]SR;
  output prmry_reset2;
  output regdir_idle_i1;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  output wr_en;
  output s_axis_s2mm_tready_i;
  output [0:0]err_i_reg;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output halt_i_reg_0;
  output reset_counts_reg;
  output halt_i_reg_1;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_axis_s2mm_aclk;
  input s2mm_soft_reset;
  input s_soft_reset_i0;
  input axi_resetn;
  input [0:0]s2mm_dmacr;
  input stop;
  input s2mm_halt_cmplt;
  input full;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]r0_is_null_r;
  input [0:0]r0_is_end;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]D;
  input dma_err;
  input s2mm_fsize_mismatch_err_flag;
  input s_fsync_d2;
  input s_fsync_d1;
  input s_axis_s2mm_tvalid_i;
  input halt_i0;
  input d_tready_before_fsync_clr_flag1;
  input d_tready_before_fsync;
  input [0:0]s2mm_dmasr;
  input delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  input reset_counts;
  input sig_rst2all_stop_request;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  wire [0:0]SR;
  wire axi_resetn;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire [0:0]err_i_reg;
  wire full;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire halt_reset;
  wire m_axi_s2mm_aclk;
  wire n_0_1701;
  wire prmry_in;
  wire prmry_reset2;
  wire [0:0]r0_is_end;
  wire [0:0]r0_is_null_r;
  wire regdir_idle_i1;
  wire reset_counts;
  wire reset_counts_reg;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tvalid_i;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_soft_reset_i0;
  wire sig_rst2all_stop_request;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_prmry_resetn;
  wire soft_reset_d1;
  wire stop;
  wire wr_en;

  assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4  = sig_s2mm_axis_resetn;
  assign \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg  = sig_s2mm_dm_prmry_resetn;
  assign out = sig_s2mm_prmry_resetn;
  LUT1 #(
    .INIT(2'h1)) 
    \GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1 
       (.I0(sig_s2mm_prmry_resetn),
        .O(regdir_idle_i1));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_1 
       (.I0(sig_s2mm_axis_resetn),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  design_1_axi_vdma_0_0_axi_vdma_reset \GEN_RESET_FOR_S2MM.RESET_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg (\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .err_i_reg(err_i_reg),
        .full(full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .halt_i0(halt_i0),
        .halt_i_reg_0(s2mm_halt),
        .halt_i_reg_1(halt_i_reg),
        .halt_i_reg_2(halt_i_reg_0),
        .halt_i_reg_3(halt_i_reg_1),
        .halt_reset_reg_0(halt_reset),
        .in0(sig_s2mm_prmry_resetn),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_s2mm_axis_resetn),
        .prmry_in(prmry_in),
        .prmry_reset2(prmry_reset2),
        .r0_is_end(r0_is_end),
        .r0_is_null_r(r0_is_null_r),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .reset_counts_reg_0(sig_s2mm_prmry_resetn),
        .run_stop_d1(run_stop_d1),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_fsize_mismatch_err_flag(s2mm_fsize_mismatch_err_flag),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tvalid_i(s_axis_s2mm_tvalid_i),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .s_soft_reset_i0(s_soft_reset_i0),
        .scndry_out(sig_s2mm_axis_resetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s2mm_dm_prmry_resetn(sig_s2mm_dm_prmry_resetn),
        .soft_reset_d1(soft_reset_d1),
        .stop(stop),
        .wr_en(wr_en));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_i_1 
       (.I0(sig_s2mm_axis_resetn),
        .I1(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_i_1 
       (.I0(d_tready_before_fsync_clr_flag1),
        .I1(d_tready_before_fsync),
        .I2(sig_s2mm_axis_resetn),
        .I3(s2mm_dmasr),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    awready_out_i_i_1
       (.I0(prmry_in),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    hrd_resetn_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(prmry_in),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i_1701
       (.I0(sig_s2mm_prmry_resetn),
        .O(n_0_1701));
endmodule

(* ORIG_REF_NAME = "axi_vdma_s2mm_axis_dwidth_converter" *) 
module design_1_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter
   (s_axis_s2mm_tready_i_axis_dw_conv,
    s2mm_chnl_ready,
    s2mm_strm_all_lines_rcvd,
    s_axis_s2mm_tvalid_i,
    r0_is_null_r,
    r0_is_end,
    din,
    Q,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ,
    s_axis_s2mm_tready_signal,
    s2mm_dummy_tready_fsync_src_sel_10,
    E,
    s_valid0,
    M_Last,
    s_axis_s2mm_aclk,
    areset_r_reg,
    SR,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ,
    s_axis_s2mm_tready_i,
    M_VALID,
    \state_reg[0] ,
    s_axis_s2mm_tvalid_int,
    s2mm_dmac2cdc_fsync_out,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ,
    D,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 ,
    s2mm_tuser_to_fsync_out,
    s2mm_tuser_fsync_top2_out,
    d_tready_sof_late,
    d_tready_before_fsync_clr_flag1,
    d_tready_before_fsync,
    out,
    full,
    s2mm_halt,
    \r0_keep_reg[2] ,
    \r0_data_reg[23] );
  output s_axis_s2mm_tready_i_axis_dw_conv;
  output s2mm_chnl_ready;
  output s2mm_strm_all_lines_rcvd;
  output s_axis_s2mm_tvalid_i;
  output [0:0]r0_is_null_r;
  output [0:0]r0_is_end;
  output [36:0]din;
  output [0:0]Q;
  output \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ;
  output s_axis_s2mm_tready_signal;
  output s2mm_dummy_tready_fsync_src_sel_10;
  output [0:0]E;
  output s_valid0;
  input M_Last;
  input s_axis_s2mm_aclk;
  input areset_r_reg;
  input [0:0]SR;
  input \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ;
  input s_axis_s2mm_tready_i;
  input M_VALID;
  input \state_reg[0] ;
  input s_axis_s2mm_tvalid_int;
  input s2mm_dmac2cdc_fsync_out;
  input \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ;
  input [0:0]D;
  input [11:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 ;
  input s2mm_tuser_to_fsync_out;
  input s2mm_tuser_fsync_top2_out;
  input d_tready_sof_late;
  input d_tready_before_fsync_clr_flag1;
  input d_tready_before_fsync;
  input out;
  input full;
  input s2mm_halt;
  input [2:0]\r0_keep_reg[2] ;
  input [23:0]\r0_data_reg[23] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ;
  wire [11:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3 ;
  wire M_Last;
  wire M_VALID;
  wire [0:0]Q;
  wire [0:0]SR;
  wire areset_r_reg;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire [36:0]din;
  wire full;
  wire [12:1]minusOp;
  wire out;
  wire [12:1]p_2_in;
  wire [23:0]\r0_data_reg[23] ;
  wire [0:0]r0_is_end;
  wire [0:0]r0_is_null_r;
  wire [2:0]\r0_keep_reg[2] ;
  wire s2mm_chnl_ready;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s2mm_halt;
  wire s2mm_strm_all_lines_rcvd;
  wire s2mm_tuser_fsync_top2_out;
  wire s2mm_tuser_to_fsync_out;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_i;
  wire s_axis_s2mm_tvalid_int;
  wire s_valid0;
  wire \state_reg[0] ;
  wire [12:1]vsize_counter_dwidth;
  wire [3:3]\NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED ;

  design_1_axi_vdma_0_0_axi_vdma_v6_3_12_axis_dwidth_converter_v1_0_axis_dwidth_converter \GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I 
       (.E(s_axis_s2mm_tready_i_axis_dw_conv),
        .\FSM_onehot_state_reg[2] (s2mm_chnl_ready),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .areset_r_reg_0(areset_r_reg),
        .din(din),
        .full(full),
        .out(out),
        .\r0_data_reg[23] (\r0_data_reg[23] ),
        .\r0_is_null_r_reg[1] (r0_is_null_r),
        .\r0_is_null_r_reg[2] (r0_is_end),
        .\r0_keep_reg[2] (\r0_keep_reg[2] ),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .s_valid0(s_valid0),
        .sig_m_valid_dup_reg(E),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[1] (s_axis_s2mm_tvalid_i));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ));
  FDRE \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ),
        .Q(s2mm_chnl_ready),
        .R(SR));
  FDSE \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ),
        .Q(s2mm_strm_all_lines_rcvd),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [9]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[10]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [10]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[11]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10 
       (.I0(vsize_counter_dwidth[12]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11 
       (.I0(vsize_counter_dwidth[11]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12 
       (.I0(vsize_counter_dwidth[10]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13 
       (.I0(vsize_counter_dwidth[9]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(Q),
        .I2(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0 ),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ),
        .I4(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ),
        .I5(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [11]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[12]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4 
       (.I0(vsize_counter_dwidth[1]),
        .I1(vsize_counter_dwidth[5]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5 
       (.I0(vsize_counter_dwidth[10]),
        .I1(vsize_counter_dwidth[9]),
        .I2(vsize_counter_dwidth[12]),
        .I3(vsize_counter_dwidth[11]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6 
       (.I0(vsize_counter_dwidth[2]),
        .I1(vsize_counter_dwidth[3]),
        .I2(vsize_counter_dwidth[4]),
        .I3(vsize_counter_dwidth[8]),
        .I4(vsize_counter_dwidth[7]),
        .I5(vsize_counter_dwidth[6]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_9 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ),
        .I1(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ),
        .I2(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ),
        .I3(Q),
        .I4(vsize_counter_dwidth[1]),
        .I5(vsize_counter_dwidth[5]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [0]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[1]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [1]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[2]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [2]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[3]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [3]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[4]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3 
       (.I0(vsize_counter_dwidth[4]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4 
       (.I0(vsize_counter_dwidth[3]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5 
       (.I0(vsize_counter_dwidth[2]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6 
       (.I0(vsize_counter_dwidth[1]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [4]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[5]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [5]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[6]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [6]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[7]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [7]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[8]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3 
       (.I0(vsize_counter_dwidth[8]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4 
       (.I0(vsize_counter_dwidth[7]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5 
       (.I0(vsize_counter_dwidth[6]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6 
       (.I0(vsize_counter_dwidth[5]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [8]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[9]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[10]),
        .Q(vsize_counter_dwidth[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[11]),
        .Q(vsize_counter_dwidth[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[12]),
        .Q(vsize_counter_dwidth[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8 
       (.CI(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED [3],\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter_dwidth[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(vsize_counter_dwidth[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(vsize_counter_dwidth[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(vsize_counter_dwidth[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(vsize_counter_dwidth[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3 }),
        .CYINIT(Q),
        .DI(vsize_counter_dwidth[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(vsize_counter_dwidth[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[6]),
        .Q(vsize_counter_dwidth[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[7]),
        .Q(vsize_counter_dwidth[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[8]),
        .Q(vsize_counter_dwidth[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2 
       (.CI(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ),
        .CO({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter_dwidth[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[9]),
        .Q(vsize_counter_dwidth[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    sig_last_reg_out_i_4
       (.I0(s2mm_chnl_ready),
        .I1(s2mm_tuser_to_fsync_out),
        .I2(s2mm_tuser_fsync_top2_out),
        .I3(d_tready_sof_late),
        .I4(d_tready_before_fsync_clr_flag1),
        .I5(d_tready_before_fsync),
        .O(s2mm_dummy_tready_fsync_src_sel_10));
endmodule

(* ORIG_REF_NAME = "axi_vdma_s2mm_linebuf" *) 
module design_1_axi_vdma_0_0_axi_vdma_s2mm_linebuf
   (full,
    dout,
    empty,
    delay_s2mm_fsync_core_till_mmap_done_flag,
    fsize_err_to_dm_halt_flag,
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
    s2mm_fsync_core,
    D,
    fsize_mismatch_err_s10,
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] ,
    s_axis_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    SR,
    m_axi_s2mm_aclk,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0 ,
    s2mm_fsync_int10_out,
    out,
    s2mm_halt,
    s2mm_fsize_mismatch_err,
    fsize_err_to_dm_halt_flag_ored,
    s2mm_chnl_ready,
    s2mm_tuser_fsync_top2_out,
    s2mm_dmacr,
    Q,
    s2mm_dmac2cdc_fsync_out,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    \sig_mssa_index_reg_out_reg[0] ,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0]_0 ,
    s2mm_strm_all_lines_rcvd);
  output full;
  output [36:0]dout;
  output empty;
  output delay_s2mm_fsync_core_till_mmap_done_flag;
  output fsize_err_to_dm_halt_flag;
  output delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  output s2mm_fsync_core;
  output [1:0]D;
  output fsize_mismatch_err_s10;
  input \gen_rst_cc.fifo_wr_rst_cc_reg[0] ;
  input s_axis_s2mm_aclk;
  input wr_en;
  input [36:0]din;
  input rd_en;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0 ;
  input s2mm_fsync_int10_out;
  input out;
  input s2mm_halt;
  input s2mm_fsize_mismatch_err;
  input fsize_err_to_dm_halt_flag_ored;
  input s2mm_chnl_ready;
  input s2mm_tuser_fsync_top2_out;
  input [0:0]s2mm_dmacr;
  input [12:0]Q;
  input s2mm_dmac2cdc_fsync_out;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input \sig_mssa_index_reg_out_reg[1] ;
  input \sig_mssa_index_reg_out_reg[0]_0 ;
  input s2mm_strm_all_lines_rcvd;

  wire [1:0]D;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_52 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ;
  wire [12:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  (* async_reg = "true" *) wire [11:0]data_count_af_threshold_cdc_tig;
  (* async_reg = "true" *) wire [11:0]data_count_af_threshold_d1;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire delay_s2mm_fsync_core_till_mmap_done_flag_d1;
  wire [36:0]din;
  wire [12:0]done_vsize_counter;
  wire [36:0]dout;
  wire empty;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire fsize_mismatch_err_s10;
  (* async_reg = "true" *) wire [1:0]fsync_src_select_cdc_tig;
  (* async_reg = "true" *) wire [1:0]fsync_src_select_d1;
  wire full;
  wire \gen_rst_cc.fifo_wr_rst_cc_reg[0] ;
  wire m_axi_s2mm_aclk;
  wire [12:1]minusOp;
  wire out;
  wire [12:0]p_1_in;
  wire rd_en;
  wire s2mm_chnl_ready;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsync_core;
  wire s2mm_fsync_int10_out;
  wire s2mm_halt;
  wire s2mm_strm_all_lines_rcvd;
  wire s2mm_tuser_fsync_top2_out;
  wire s_axis_s2mm_aclk;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire wr_en;
  wire [3:3]\NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2 
       (.I0(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I1(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3_n_0 ),
        .I3(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .I4(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I5(s2mm_strm_all_lines_rcvd),
        .O(fsize_mismatch_err_s10));
  LUT6 #(
    .INIT(64'h5000400050005000)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3 
       (.I0(fsize_err_to_dm_halt_flag_ored),
        .I1(s2mm_chnl_ready),
        .I2(s2mm_tuser_fsync_top2_out),
        .I3(s2mm_dmacr),
        .I4(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I5(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3_n_0 ));
  design_1_axi_vdma_0_0_axi_vdma_sfifo \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO 
       (.D(p_1_in),
        .E(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_52 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (done_vsize_counter[0]),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ),
        .Q(Q),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[0] (\gen_rst_cc.fifo_wr_rst_cc_reg[0] ),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (D),
        .minusOp(minusOp),
        .rd_en(rd_en),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[0]_0 (\sig_mssa_index_reg_out_reg[0]_0 ),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .wr_en(wr_en));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1 
       (.I0(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I1(s2mm_fsync_int10_out),
        .I2(out),
        .I3(fsize_err_to_dm_halt_flag),
        .I4(s2mm_halt),
        .I5(s2mm_fsize_mismatch_err),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0 ),
        .Q(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0 ),
        .Q(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0 ),
        .Q(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0CCC400000000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1 
       (.I0(s2mm_chnl_ready),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .I2(s2mm_dmacr),
        .I3(s2mm_tuser_fsync_top2_out),
        .I4(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I5(out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0 ),
        .Q(delay_s2mm_fsync_core_till_mmap_done_flag),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10 
       (.I0(done_vsize_counter[11]),
        .I1(done_vsize_counter[9]),
        .I2(done_vsize_counter[8]),
        .I3(done_vsize_counter[12]),
        .I4(done_vsize_counter[10]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11 
       (.I0(done_vsize_counter[7]),
        .I1(done_vsize_counter[8]),
        .I2(done_vsize_counter[5]),
        .I3(done_vsize_counter[6]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12 
       (.I0(done_vsize_counter[3]),
        .I1(done_vsize_counter[4]),
        .I2(done_vsize_counter[1]),
        .I3(done_vsize_counter[2]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13 
       (.I0(done_vsize_counter[0]),
        .I1(done_vsize_counter[10]),
        .I2(done_vsize_counter[9]),
        .I3(done_vsize_counter[11]),
        .I4(done_vsize_counter[12]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14 
       (.I0(done_vsize_counter[12]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15 
       (.I0(done_vsize_counter[11]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16 
       (.I0(done_vsize_counter[10]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17 
       (.I0(done_vsize_counter[9]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8 
       (.I0(done_vsize_counter[6]),
        .I1(done_vsize_counter[7]),
        .I2(done_vsize_counter[4]),
        .I3(done_vsize_counter[5]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9 
       (.I0(done_vsize_counter[2]),
        .I1(done_vsize_counter[3]),
        .I2(done_vsize_counter[0]),
        .I3(done_vsize_counter[1]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3 
       (.I0(done_vsize_counter[4]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4 
       (.I0(done_vsize_counter[3]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5 
       (.I0(done_vsize_counter[2]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6 
       (.I0(done_vsize_counter[1]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3 
       (.I0(done_vsize_counter[8]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4 
       (.I0(done_vsize_counter[7]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5 
       (.I0(done_vsize_counter[6]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6 
       (.I0(done_vsize_counter[5]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[0]),
        .Q(done_vsize_counter[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[10]),
        .Q(done_vsize_counter[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[11]),
        .Q(done_vsize_counter[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[12]),
        .Q(done_vsize_counter[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7 
       (.CI(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_CO_UNCONNECTED [3],\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,done_vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[1]),
        .Q(done_vsize_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[2]),
        .Q(done_vsize_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[3]),
        .Q(done_vsize_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[4]),
        .Q(done_vsize_counter[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(done_vsize_counter[0]),
        .DI(done_vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[5]),
        .Q(done_vsize_counter[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[6]),
        .Q(done_vsize_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[7]),
        .Q(done_vsize_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[8]),
        .Q(done_vsize_counter[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2 
       (.CI(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(done_vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[9]),
        .Q(done_vsize_counter[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ),
        .Q(fsize_err_to_dm_halt_flag),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_52 ),
        .Q(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(crnt_vsize_d1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(crnt_vsize_d1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(crnt_vsize_d1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(crnt_vsize_d1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(crnt_vsize_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(crnt_vsize_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(crnt_vsize_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(crnt_vsize_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(crnt_vsize_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(crnt_vsize_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(crnt_vsize_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(crnt_vsize_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(crnt_vsize_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(fsync_src_select_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(fsync_src_select_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(fsync_src_select_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(fsync_src_select_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[3]));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    s_fsync_d1_i_1
       (.I0(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I1(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3_n_0 ),
        .I3(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .I4(delay_s2mm_fsync_core_till_mmap_done_flag),
        .O(s2mm_fsync_core));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sfifo" *) 
module design_1_axi_vdma_0_0_axi_vdma_sfifo
   (full,
    dout,
    empty,
    D,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ,
    E,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] ,
    s_axis_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    Q,
    s2mm_dmac2cdc_fsync_out,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    minusOp,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ,
    \sig_mssa_index_reg_out_reg[0] ,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0]_0 );
  output full;
  output [36:0]dout;
  output empty;
  output [12:0]D;
  output \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  output [0:0]E;
  output [1:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  input \gen_rst_cc.fifo_wr_rst_cc_reg[0] ;
  input s_axis_s2mm_aclk;
  input wr_en;
  input [36:0]din;
  input rd_en;
  input [12:0]Q;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  input [11:0]minusOp;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input \sig_mssa_index_reg_out_reg[1] ;
  input \sig_mssa_index_reg_out_reg[0]_0 ;

  wire [12:0]D;
  wire [0:0]E;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ;
  wire [12:0]Q;
  wire [36:0]din;
  wire done_vsize_counter0;
  wire done_vsize_counter15_out;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire \gen_rst_cc.fifo_wr_rst_cc_reg[0] ;
  wire [1:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire [11:0]minusOp;
  wire rd_en;
  wire s2mm_dmac2cdc_fsync_out;
  wire s_axis_s2mm_aclk;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire wr_en;
  wire NLW_xpm_fifo_sync_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_sync_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_sync_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_sync_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_sync_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_sync_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_sync_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_sync_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_sync_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_sync_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED;
  wire [12:0]NLW_xpm_fifo_sync_inst_rd_data_count_UNCONNECTED;
  wire [12:0]NLW_xpm_fifo_sync_inst_wr_data_count_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[0]_i_1 
       (.I0(Q[0]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ),
        .I3(done_vsize_counter15_out),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1 
       (.I0(Q[10]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[9]),
        .I3(done_vsize_counter15_out),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[11]_i_1 
       (.I0(Q[11]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[10]),
        .I3(done_vsize_counter15_out),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(done_vsize_counter0),
        .I2(done_vsize_counter15_out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_3 
       (.I0(Q[12]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[11]),
        .I3(done_vsize_counter15_out),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h00000000FE000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ),
        .I2(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ),
        .I3(dout[36]),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ),
        .I5(empty),
        .O(done_vsize_counter0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .I2(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ),
        .I3(dout[36]),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ),
        .I5(empty),
        .O(done_vsize_counter15_out));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[1]_i_1 
       (.I0(Q[1]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[0]),
        .I3(done_vsize_counter15_out),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[2]_i_1 
       (.I0(Q[2]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[1]),
        .I3(done_vsize_counter15_out),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[3]_i_1 
       (.I0(Q[3]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[2]),
        .I3(done_vsize_counter15_out),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_1 
       (.I0(Q[4]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[3]),
        .I3(done_vsize_counter15_out),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[5]_i_1 
       (.I0(Q[5]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[4]),
        .I3(done_vsize_counter15_out),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[6]_i_1 
       (.I0(Q[6]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[5]),
        .I3(done_vsize_counter15_out),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_1 
       (.I0(Q[7]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[6]),
        .I3(done_vsize_counter15_out),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_1 
       (.I0(Q[8]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[7]),
        .I3(done_vsize_counter15_out),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_1 
       (.I0(Q[9]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[8]),
        .I3(done_vsize_counter15_out),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(done_vsize_counter15_out),
        .I2(done_vsize_counter0),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ));
  LUT6 #(
    .INIT(64'h84B4FFFF84B40000)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(dout[34]),
        .I1(dout[33]),
        .I2(dout[35]),
        .I3(dout[32]),
        .I4(\sig_mssa_index_reg_out_reg[0] ),
        .I5(\sig_mssa_index_reg_out_reg[0]_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3 [0]));
  LUT6 #(
    .INIT(64'hA0F4FFFFA0F40000)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(dout[33]),
        .I1(dout[35]),
        .I2(dout[34]),
        .I3(dout[32]),
        .I4(\sig_mssa_index_reg_out_reg[0] ),
        .I5(\sig_mssa_index_reg_out_reg[1] ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3 [1]));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001011100010111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "4096" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "13" *) 
  (* READ_DATA_WIDTH = "37" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1717" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "37" *) 
  (* WR_DATA_COUNT_WIDTH = "13" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_0_xpm_fifo_sync xpm_fifo_sync_inst
       (.almost_empty(NLW_xpm_fifo_sync_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_sync_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_sync_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_sync_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_sync_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_sync_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_sync_inst_prog_full_UNCONNECTED),
        .rd_data_count(NLW_xpm_fifo_sync_inst_rd_data_count_UNCONNECTED[12:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED),
        .rst(\gen_rst_cc.fifo_wr_rst_cc_reg[0] ),
        .sbiterr(NLW_xpm_fifo_sync_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_sync_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_sync_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_axis_s2mm_aclk),
        .wr_data_count(NLW_xpm_fifo_sync_inst_wr_data_count_UNCONNECTED[12:0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "axi_vdma_skid_buf" *) 
module design_1_axi_vdma_0_0_axi_vdma_skid_buf
   (sig_last_reg_out_reg_0,
    M_Last,
    M_VALID,
    SR,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    drop_fsync_d_pulse_gen_fsize_less_err,
    s2mm_fsync_int10_out,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ,
    s2mm_fsize_more_or_sof_late_s,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ,
    s2mm_tuser_fsync_top2_out,
    p_1_in,
    sig_m_valid_out_reg_0,
    s_axis_s2mm_tvalid_int,
    out,
    s_axis_s2mm_tready,
    M_Data,
    M_STRB,
    s_axis_s2mm_tready_i_axis_dw_conv,
    s2mm_chnl_ready,
    s_axis_s2mm_tuser_d1,
    s2mm_fsize_less_err_flag_10,
    s2mm_dmac2cdc_fsync_out,
    sig_last_reg_out_reg_1,
    s2mm_axis_resetn,
    delay_s2mm_fsync_core_till_mmap_done_flag,
    s2mm_dmacr,
    s2mm_fsize_mismatch_err,
    s2mm_dummy_tready_fsync_src_sel_10,
    s2mm_tuser_to_fsync_out,
    d_tready_before_fsync_clr_flag1,
    d_tready_sof_late,
    s_axis_s2mm_aclk,
    s_axis_s2mm_tlast,
    E,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tready_signal,
    s_axis_s2mm_tvalid);
  output sig_last_reg_out_reg_0;
  output M_Last;
  output M_VALID;
  output [0:0]SR;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output drop_fsync_d_pulse_gen_fsize_less_err;
  output s2mm_fsync_int10_out;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  output s2mm_fsize_more_or_sof_late_s;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  output s2mm_tuser_fsync_top2_out;
  output p_1_in;
  output sig_m_valid_out_reg_0;
  output s_axis_s2mm_tvalid_int;
  output out;
  output s_axis_s2mm_tready;
  output [23:0]M_Data;
  output [2:0]M_STRB;
  input s_axis_s2mm_tready_i_axis_dw_conv;
  input s2mm_chnl_ready;
  input s_axis_s2mm_tuser_d1;
  input s2mm_fsize_less_err_flag_10;
  input s2mm_dmac2cdc_fsync_out;
  input sig_last_reg_out_reg_1;
  input s2mm_axis_resetn;
  input delay_s2mm_fsync_core_till_mmap_done_flag;
  input [0:0]s2mm_dmacr;
  input s2mm_fsize_mismatch_err;
  input s2mm_dummy_tready_fsync_src_sel_10;
  input s2mm_tuser_to_fsync_out;
  input d_tready_before_fsync_clr_flag1;
  input d_tready_sof_late;
  input s_axis_s2mm_aclk;
  input s_axis_s2mm_tlast;
  input [0:0]E;
  input [23:0]s_axis_s2mm_tdata;
  input [2:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tready_signal;
  input s_axis_s2mm_tvalid;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  wire [23:0]M_Data;
  wire M_Last;
  wire [2:0]M_STRB;
  wire [0:0]SR;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire p_1_in;
  wire s2mm_axis_resetn;
  wire s2mm_chnl_ready;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_int10_out;
  wire s2mm_tuser_fsync_top2_out;
  wire s2mm_tuser_to_fsync_out;
  wire s_axis_s2mm_aclk;
  wire [23:0]s_axis_s2mm_tdata;
  wire [2:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tuser_signal;
  wire s_axis_s2mm_tvalid;
  wire s_axis_s2mm_tvalid_int;
  wire [23:0]sig_data_skid_mux_out;
  wire [23:0]sig_data_skid_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_reg_out_reg_1;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [2:0]sig_strb_skid_mux_out;
  wire [2:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign M_VALID = sig_m_valid_out;
  assign out = sig_m_valid_dup;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(sig_m_valid_out),
        .I1(s2mm_chnl_ready),
        .O(s_axis_s2mm_tvalid_int));
  LUT6 #(
    .INIT(64'hF700FFFFF700F700)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_1 
       (.I0(sig_m_valid_out),
        .I1(s_axis_s2mm_tuser_signal),
        .I2(s_axis_s2mm_tuser_d1),
        .I3(s2mm_fsize_less_err_flag_10),
        .I4(s2mm_dmac2cdc_fsync_out),
        .I5(sig_last_reg_out_reg_1),
        .O(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7 
       (.I0(M_Last),
        .I1(s_axis_s2mm_tready_i_axis_dw_conv),
        .I2(sig_m_valid_out),
        .I3(s2mm_chnl_ready),
        .O(sig_last_reg_out_reg_0));
  LUT5 #(
    .INIT(32'h2A220000)) 
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_2 
       (.I0(s2mm_dummy_tready_fsync_src_sel_10),
        .I1(s2mm_fsize_less_err_flag_10),
        .I2(s_axis_s2mm_tuser_d1),
        .I3(s_axis_s2mm_tuser_signal),
        .I4(sig_m_valid_out),
        .O(s2mm_fsize_more_or_sof_late_s));
  LUT5 #(
    .INIT(32'h00800000)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_1 
       (.I0(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I1(sig_m_valid_out),
        .I2(s_axis_s2mm_tuser_signal),
        .I3(s_axis_s2mm_tuser_d1),
        .I4(s2mm_dmacr),
        .O(drop_fsync_d_pulse_gen_fsize_less_err));
  LUT4 #(
    .INIT(16'h2000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_2 
       (.I0(s2mm_dmacr),
        .I1(s_axis_s2mm_tuser_d1),
        .I2(s_axis_s2mm_tuser_signal),
        .I3(sig_m_valid_out),
        .O(s2mm_fsync_int10_out));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_i_1 
       (.I0(s2mm_axis_resetn),
        .I1(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I2(sig_m_valid_out),
        .I3(s_axis_s2mm_tuser_signal),
        .I4(s_axis_s2mm_tuser_d1),
        .I5(s2mm_dmacr),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2 
       (.I0(sig_m_valid_out),
        .I1(s_axis_s2mm_tuser_signal),
        .I2(s_axis_s2mm_tuser_d1),
        .O(s2mm_tuser_fsync_top2_out));
  LUT6 #(
    .INIT(64'hE0E0E0E000E0E0E0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1 
       (.I0(s2mm_fsize_less_err_flag_10),
        .I1(s2mm_fsize_mismatch_err),
        .I2(s2mm_axis_resetn),
        .I3(sig_m_valid_out),
        .I4(s_axis_s2mm_tuser_signal),
        .I5(s_axis_s2mm_tuser_d1),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_i_1 
       (.I0(sig_m_valid_out),
        .I1(s_axis_s2mm_tuser_signal),
        .I2(s2mm_chnl_ready),
        .I3(d_tready_sof_late),
        .I4(d_tready_before_fsync_clr_flag1),
        .I5(s2mm_axis_resetn),
        .O(sig_m_valid_out_reg_0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_i_1 
       (.I0(s2mm_tuser_to_fsync_out),
        .I1(s2mm_tuser_fsync_top2_out),
        .I2(d_tready_before_fsync_clr_flag1),
        .I3(s2mm_axis_resetn),
        .I4(s2mm_dmac2cdc_fsync_out),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_i_1 
       (.I0(s_axis_s2mm_tuser_signal),
        .I1(sig_m_valid_out),
        .O(p_1_in));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(s_axis_s2mm_tdata[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(s_axis_s2mm_tdata[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(s_axis_s2mm_tdata[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(s_axis_s2mm_tdata[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(s_axis_s2mm_tdata[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(s_axis_s2mm_tdata[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(s_axis_s2mm_tdata[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(s_axis_s2mm_tdata[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(s_axis_s2mm_tdata[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(s_axis_s2mm_tdata[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(s_axis_s2mm_tdata[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(s_axis_s2mm_tdata[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(s_axis_s2mm_tdata[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(s_axis_s2mm_tdata[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(s_axis_s2mm_tdata[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(s_axis_s2mm_tdata[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(s_axis_s2mm_tdata[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(s_axis_s2mm_tdata[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(s_axis_s2mm_tdata[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(s_axis_s2mm_tdata[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(s_axis_s2mm_tdata[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(s_axis_s2mm_tdata[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(s_axis_s2mm_tdata[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(s_axis_s2mm_tdata[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(M_Data[0]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(M_Data[10]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(M_Data[11]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(M_Data[12]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(M_Data[13]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(M_Data[14]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(M_Data[15]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(M_Data[16]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(M_Data[17]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(M_Data[18]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(M_Data[19]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(M_Data[1]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(M_Data[20]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(M_Data[21]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(M_Data[22]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(M_Data[23]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(M_Data[2]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(M_Data[3]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(M_Data[4]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(M_Data[5]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(M_Data[6]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(M_Data[7]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(M_Data[8]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(M_Data[9]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_last_reg_out_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(M_Last),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tlast),
        .Q(sig_last_skid_reg),
        .R(sig_last_reg_out_reg_1));
  LUT6 #(
    .INIT(64'h000000000000FF2A)) 
    sig_m_valid_dup_i_1
       (.I0(sig_m_valid_dup),
        .I1(s_axis_s2mm_tready_signal),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tvalid),
        .I4(sig_reset_reg),
        .I5(sig_last_reg_out_reg_1),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_reg_out_reg_1),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFBFAA)) 
    sig_s_ready_dup_i_1
       (.I0(s_axis_s2mm_tready_signal),
        .I1(sig_m_valid_dup),
        .I2(s_axis_s2mm_tvalid),
        .I3(sig_s_ready_dup),
        .I4(sig_reset_reg),
        .I5(sig_last_reg_out_reg_1),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(M_STRB[0]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(M_STRB[1]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(M_STRB[2]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_last_reg_out_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(s_axis_s2mm_tuser),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(s_axis_s2mm_tuser_signal),
        .R(sig_last_reg_out_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tuser),
        .Q(sig_user_skid_reg),
        .R(sig_last_reg_out_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sm" *) 
module design_1_axi_vdma_0_0_axi_vdma_sm
   (tstvect_fsync_d2,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    zero_vsize_err,
    zero_hsize_err,
    halt_i0,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_2 ,
    halted_set_i0,
    s2mm_ftchcmdsts_idle,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ,
    load_new_addr,
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ,
    E,
    D,
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg ,
    s2mm_dma_interr_set,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ,
    fsize_err_to_dm_halt_flag_ored,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ,
    \MASTER_MODE_FRAME_CNT.repeat_frame_reg ,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    regdir_idle_i1,
    frame_sync_aligned,
    m_axi_s2mm_aclk,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ,
    fsize_mismatch_err_s10,
    s_axis_s2mm_aclk,
    drop_fsync_d_pulse_gen_fsize_less_err,
    s2mm_dmac2cdc_fsync_out,
    zero_vsize_err0,
    s2mm_soft_reset,
    soft_reset_d1,
    stop,
    run_stop_d1,
    s2mm_dmacr,
    s2mm_tstvect_fsync,
    ch2_delay_cnt_en,
    s2mm_vid2cdc_packet_sof,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    ch2_irqthresh_decr_mask_sig,
    datamover_idle,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    s2mm_halt,
    \FSM_sequential_dmacntrl_cs_reg[2]_0 ,
    \FSM_sequential_dmacntrl_cs_reg[2]_1 ,
    Q,
    zero_hsize_err_reg_0,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ,
    flag_to_repeat_after_fsize_less_err,
    out,
    valid_frame_sync_d2,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ,
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ,
    mstr_reverse_order,
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ,
    SR,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    s2mm_fsize_more_or_sof_late_s,
    \cmnds_queued_reg[0]_0 ,
    m_axis_s2mm_sts_tready,
    fsize_err_to_dm_halt_flag,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ,
    repeat_frame,
    CO,
    \VFLIP_DISABLE.dm_address_reg[31]_0 ,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ,
    \VFLIP_DISABLE.dm_address_reg[15]_1 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ,
    \cmnds_queued_reg[7]_0 );
  output tstvect_fsync_d2;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  output zero_vsize_err;
  output zero_hsize_err;
  output halt_i0;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_2 ;
  output halted_set_i0;
  output s2mm_ftchcmdsts_idle;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ;
  output load_new_addr;
  output \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  output [0:0]E;
  output [4:0]D;
  output \GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  output s2mm_dma_interr_set;
  output [48:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  output fsize_err_to_dm_halt_flag_ored;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  output \MASTER_MODE_FRAME_CNT.repeat_frame_reg ;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  input regdir_idle_i1;
  input frame_sync_aligned;
  input m_axi_s2mm_aclk;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ;
  input fsize_mismatch_err_s10;
  input s_axis_s2mm_aclk;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input s2mm_dmac2cdc_fsync_out;
  input zero_vsize_err0;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input stop;
  input run_stop_d1;
  input [1:0]s2mm_dmacr;
  input s2mm_tstvect_fsync;
  input ch2_delay_cnt_en;
  input s2mm_vid2cdc_packet_sof;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  input ch2_irqthresh_decr_mask_sig;
  input datamover_idle;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input s2mm_halt;
  input \FSM_sequential_dmacntrl_cs_reg[2]_0 ;
  input \FSM_sequential_dmacntrl_cs_reg[2]_1 ;
  input [12:0]Q;
  input zero_hsize_err_reg_0;
  input \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ;
  input flag_to_repeat_after_fsize_less_err;
  input out;
  input valid_frame_sync_d2;
  input lsize_mismatch_err;
  input lsize_more_mismatch_err;
  input [4:0]\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  input [4:0]\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ;
  input mstr_reverse_order;
  input \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  input [0:0]SR;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  input s2mm_fsize_more_or_sof_late_s;
  input [0:0]\cmnds_queued_reg[0]_0 ;
  input m_axis_s2mm_sts_tready;
  input fsize_err_to_dm_halt_flag;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ;
  input repeat_frame;
  input [0:0]CO;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  input [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  input [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  input [0:0]\cmnds_queued_reg[7]_0 ;

  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[2]_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[2]_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0 ;
  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_2 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire [48:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ;
  wire \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ;
  wire \MASTER_MODE_FRAME_CNT.repeat_frame_reg ;
  wire [12:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  wire [0:0]SR;
  wire \VFLIP_DISABLE.dm_address[19]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6_n_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[4]_i_2_n_0 ;
  wire \cmnds_queued[4]_i_3_n_0 ;
  wire \cmnds_queued[4]_i_4_n_0 ;
  wire \cmnds_queued[4]_i_5_n_0 ;
  wire \cmnds_queued[4]_i_6_n_0 ;
  wire \cmnds_queued[7]_i_2_n_0 ;
  wire \cmnds_queued[7]_i_4_n_0 ;
  wire \cmnds_queued[7]_i_5_n_0 ;
  wire \cmnds_queued[7]_i_6_n_0 ;
  wire [7:0]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_1 ;
  wire \cmnds_queued_reg[4]_i_1_n_2 ;
  wire \cmnds_queued_reg[4]_i_1_n_3 ;
  wire \cmnds_queued_reg[4]_i_1_n_4 ;
  wire \cmnds_queued_reg[4]_i_1_n_5 ;
  wire \cmnds_queued_reg[4]_i_1_n_6 ;
  wire \cmnds_queued_reg[4]_i_1_n_7 ;
  wire [0:0]\cmnds_queued_reg[7]_0 ;
  wire \cmnds_queued_reg[7]_i_3_n_2 ;
  wire \cmnds_queued_reg[7]_i_3_n_3 ;
  wire \cmnds_queued_reg[7]_i_3_n_5 ;
  wire \cmnds_queued_reg[7]_i_3_n_6 ;
  wire \cmnds_queued_reg[7]_i_3_n_7 ;
  wire datamover_idle;
  wire [31:16]dm_address;
  wire [2:0]dmacntrl_cs;
  wire [1:0]dmacntrl_ns;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire flag_to_repeat_after_fsize_less_err;
  wire frame_sync_aligned;
  wire frame_sync_d3;
  wire frame_sync_reg;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire fsize_mismatch_err_flag_int;
  wire fsize_mismatch_err_s10;
  wire halt_i0;
  wire halted_set_i0;
  wire load_new_addr;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire mstr_reverse_order;
  wire out;
  wire regdir_idle_i1;
  wire repeat_frame;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_dma_interr_set;
  wire s2mm_dmac2cdc_fsync_out;
  wire [1:0]s2mm_dmacr;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_out_m_d1;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire s2mm_tstvect_fsync;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axis_s2mm_aclk;
  wire soft_reset_d1;
  wire stop;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d2;
  wire \vert_count[0]_i_10_n_0 ;
  wire \vert_count[0]_i_1_n_0 ;
  wire \vert_count[0]_i_3_n_0 ;
  wire \vert_count[0]_i_4_n_0 ;
  wire \vert_count[0]_i_5_n_0 ;
  wire \vert_count[0]_i_6_n_0 ;
  wire \vert_count[0]_i_7_n_0 ;
  wire \vert_count[0]_i_8_n_0 ;
  wire \vert_count[0]_i_9_n_0 ;
  wire \vert_count[12]_i_2_n_0 ;
  wire \vert_count[4]_i_2_n_0 ;
  wire \vert_count[4]_i_3_n_0 ;
  wire \vert_count[4]_i_4_n_0 ;
  wire \vert_count[4]_i_5_n_0 ;
  wire \vert_count[4]_i_6_n_0 ;
  wire \vert_count[4]_i_7_n_0 ;
  wire \vert_count[4]_i_8_n_0 ;
  wire \vert_count[4]_i_9_n_0 ;
  wire \vert_count[8]_i_2_n_0 ;
  wire \vert_count[8]_i_3_n_0 ;
  wire \vert_count[8]_i_4_n_0 ;
  wire \vert_count[8]_i_5_n_0 ;
  wire \vert_count[8]_i_6_n_0 ;
  wire \vert_count[8]_i_7_n_0 ;
  wire \vert_count[8]_i_8_n_0 ;
  wire \vert_count[8]_i_9_n_0 ;
  wire [12:0]vert_count_reg;
  wire \vert_count_reg[0]_i_2_n_0 ;
  wire \vert_count_reg[0]_i_2_n_1 ;
  wire \vert_count_reg[0]_i_2_n_2 ;
  wire \vert_count_reg[0]_i_2_n_3 ;
  wire \vert_count_reg[0]_i_2_n_4 ;
  wire \vert_count_reg[0]_i_2_n_5 ;
  wire \vert_count_reg[0]_i_2_n_6 ;
  wire \vert_count_reg[0]_i_2_n_7 ;
  wire \vert_count_reg[12]_i_1_n_7 ;
  wire \vert_count_reg[4]_i_1_n_0 ;
  wire \vert_count_reg[4]_i_1_n_1 ;
  wire \vert_count_reg[4]_i_1_n_2 ;
  wire \vert_count_reg[4]_i_1_n_3 ;
  wire \vert_count_reg[4]_i_1_n_4 ;
  wire \vert_count_reg[4]_i_1_n_5 ;
  wire \vert_count_reg[4]_i_1_n_6 ;
  wire \vert_count_reg[4]_i_1_n_7 ;
  wire \vert_count_reg[8]_i_1_n_0 ;
  wire \vert_count_reg[8]_i_1_n_1 ;
  wire \vert_count_reg[8]_i_1_n_2 ;
  wire \vert_count_reg[8]_i_1_n_3 ;
  wire \vert_count_reg[8]_i_1_n_4 ;
  wire \vert_count_reg[8]_i_1_n_5 ;
  wire \vert_count_reg[8]_i_1_n_6 ;
  wire \vert_count_reg[8]_i_1_n_7 ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_hsize_err_reg_0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFD52A00)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_ns[0]),
        .I4(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3030AA0F)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2 
       (.I0(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .O(dmacntrl_ns[0]));
  LUT6 #(
    .INIT(64'h00000000000B0008)) 
    \FSM_sequential_dmacntrl_cs[0]_i_3 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ),
        .I1(dmacntrl_cs[0]),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .I3(frame_sync_reg),
        .I4(s2mm_dmacr[0]),
        .I5(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEEC4)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_ns[1]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0E5F0E0A55000000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2 
       (.I0(dmacntrl_cs[2]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ),
        .I3(dmacntrl_cs[1]),
        .I4(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I5(dmacntrl_cs[0]),
        .O(dmacntrl_ns[1]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_sequential_dmacntrl_cs[1]_i_3 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .I1(frame_sync_reg),
        .I2(s2mm_dmacr[0]),
        .I3(s2mm_halt),
        .I4(s2mm_soft_reset),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFAFAFAD0)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[2]),
        .I3(write_cmnd_cmb),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ),
        .I2(frame_sync_reg),
        .I3(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .I4(dmacntrl_cs[0]),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3 
       (.I0(vert_count_reg[5]),
        .I1(vert_count_reg[11]),
        .I2(vert_count_reg[8]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4 
       (.I0(vert_count_reg[9]),
        .I1(vert_count_reg[2]),
        .I2(vert_count_reg[12]),
        .I3(vert_count_reg[6]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5 
       (.I0(vert_count_reg[1]),
        .I1(vert_count_reg[0]),
        .I2(vert_count_reg[3]),
        .I3(vert_count_reg[4]),
        .I4(vert_count_reg[7]),
        .I5(vert_count_reg[10]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(regdir_idle_i1));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(regdir_idle_i1));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'h0000000055545555)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(s2mm_soft_reset),
        .I3(s2mm_halt),
        .I4(s2mm_dmacr[0]),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ),
        .O(s2mm_ftchcmdsts_idle));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 
       (.I0(cmnds_queued_reg[3]),
        .I1(cmnds_queued_reg[5]),
        .I2(cmnds_queued_reg[4]),
        .I3(cmnds_queued_reg[0]),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00002000FFFFFFFF)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3 
       (.I0(s2mm_dmacr[0]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .I2(\FSM_sequential_dmacntrl_cs_reg[2]_1 ),
        .I3(frame_sync_reg),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4 
       (.I0(cmnds_queued_reg[7]),
        .I1(cmnds_queued_reg[6]),
        .I2(cmnds_queued_reg[2]),
        .I3(cmnds_queued_reg[1]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAA6A)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1 
       (.I0(mstr_reverse_order),
        .I1(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ),
        .I2(s2mm_dmacr[1]),
        .I3(fsize_mismatch_err_flag_int),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ),
        .I5(SR),
        .O(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(drop_fsync_d_pulse_gen_fsize_less_err),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(out),
        .I4(s2mm_fsync_out_m_d1),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ),
        .Q(fsize_mismatch_err_flag_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_4 
       (.I0(fsize_err_to_dm_halt_flag),
        .I1(s2mm_halt),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .O(fsize_err_to_dm_halt_flag_ored));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fsize_mismatch_err_s10),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmac2cdc_fsync_out),
        .Q(s2mm_fsync_out_m_d1),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'h00000000F010FF10)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ),
        .I2(s2mm_tstvect_fsync),
        .I3(ch2_delay_cnt_en),
        .I4(s2mm_vid2cdc_packet_sof),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I2(fsize_mismatch_err_flag_int),
        .I3(s2mm_tstvect_fsync),
        .I4(ch2_irqthresh_decr_mask_sig),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(write_cmnd_cmb),
        .I1(out),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1 
       (.I0(write_cmnd_cmb),
        .I1(out),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(regdir_idle_i1));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ),
        .I3(dmacntrl_cs[0]),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ),
        .O(write_cmnd_cmb));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ),
        .I2(frame_sync_reg),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I4(s2mm_soft_reset),
        .I5(s2mm_halt),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .R(regdir_idle_i1));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1 
       (.I0(fsize_err_to_dm_halt_flag),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ),
        .I4(s2mm_halt),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1 
       (.I0(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .I1(s2mm_axi2ip_wrce),
        .I2(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .I3(zero_hsize_err),
        .I4(zero_vsize_err),
        .I5(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_i_1 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I3(out),
        .I4(valid_frame_sync_d2),
        .O(\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_i_1 
       (.I0(repeat_frame),
        .I1(E),
        .I2(out),
        .I3(valid_frame_sync_d2),
        .I4(flag_to_repeat_after_fsize_less_err),
        .O(\MASTER_MODE_FRAME_CNT.repeat_frame_reg ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[0]_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [0]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[1]_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [1]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[2]_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [2]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[3]_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [3]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I2(flag_to_repeat_after_fsize_less_err),
        .I3(lsize_mismatch_err),
        .I4(lsize_more_mismatch_err),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_3 
       (.I0(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [4]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [3]),
        .I1(load_new_addr),
        .I2(dm_address[19]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [2]),
        .I1(load_new_addr),
        .I2(dm_address[18]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [1]),
        .I1(load_new_addr),
        .I2(dm_address[17]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [0]),
        .I1(load_new_addr),
        .I2(dm_address[16]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [7]),
        .I1(load_new_addr),
        .I2(dm_address[23]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [6]),
        .I1(load_new_addr),
        .I2(dm_address[22]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [5]),
        .I1(load_new_addr),
        .I2(dm_address[21]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [4]),
        .I1(load_new_addr),
        .I2(dm_address[20]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [11]),
        .I1(load_new_addr),
        .I2(dm_address[27]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [10]),
        .I1(load_new_addr),
        .I2(dm_address[26]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [9]),
        .I1(load_new_addr),
        .I2(dm_address[25]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [8]),
        .I1(load_new_addr),
        .I2(dm_address[24]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \VFLIP_DISABLE.dm_address[31]_i_1 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[0]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ),
        .I4(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [15]),
        .I1(load_new_addr),
        .I2(dm_address[31]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [14]),
        .I1(load_new_addr),
        .I2(dm_address[30]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [13]),
        .I1(load_new_addr),
        .I2(dm_address[29]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [12]),
        .I1(load_new_addr),
        .I2(dm_address[28]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [0]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [10]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [11]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [12]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [13]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [14]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [15]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ),
        .Q(dm_address[16]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ),
        .Q(dm_address[17]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ),
        .Q(dm_address[18]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ),
        .Q(dm_address[19]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [1]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ),
        .Q(dm_address[20]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ),
        .Q(dm_address[21]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ),
        .Q(dm_address[22]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ),
        .Q(dm_address[23]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ),
        .Q(dm_address[24]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ),
        .Q(dm_address[25]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ),
        .Q(dm_address[26]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ),
        .Q(dm_address[27]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ),
        .Q(dm_address[28]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ),
        .Q(dm_address[29]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [2]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ),
        .Q(dm_address[30]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ),
        .Q(dm_address[31]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [3]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [4]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [5]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [6]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [7]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [8]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [9]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .R(regdir_idle_i1));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1 
       (.I0(cmnds_queued_reg[0]),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[4]_i_2 
       (.I0(cmnds_queued_reg[1]),
        .O(\cmnds_queued[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_3 
       (.I0(cmnds_queued_reg[3]),
        .I1(cmnds_queued_reg[4]),
        .O(\cmnds_queued[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_4 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .O(\cmnds_queued[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_5 
       (.I0(cmnds_queued_reg[1]),
        .I1(cmnds_queued_reg[2]),
        .O(\cmnds_queued[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \cmnds_queued[4]_i_6 
       (.I0(cmnds_queued_reg[1]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(\cmnds_queued_reg[0]_0 ),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .O(\cmnds_queued[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cmnds_queued[7]_i_2 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\cmnds_queued_reg[0]_0 ),
        .I2(m_axis_s2mm_sts_tready),
        .O(\cmnds_queued[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_4 
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5 
       (.I0(cmnds_queued_reg[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[5]),
        .O(\cmnds_queued[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(cmnds_queued_reg[0]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_7 ),
        .Q(cmnds_queued_reg[1]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_6 ),
        .Q(cmnds_queued_reg[2]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_5 ),
        .Q(cmnds_queued_reg[3]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_4 ),
        .Q(cmnds_queued_reg[4]),
        .R(\cmnds_queued_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\cmnds_queued_reg[4]_i_1_n_0 ,\cmnds_queued_reg[4]_i_1_n_1 ,\cmnds_queued_reg[4]_i_1_n_2 ,\cmnds_queued_reg[4]_i_1_n_3 }),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],\cmnds_queued[4]_i_2_n_0 }),
        .O({\cmnds_queued_reg[4]_i_1_n_4 ,\cmnds_queued_reg[4]_i_1_n_5 ,\cmnds_queued_reg[4]_i_1_n_6 ,\cmnds_queued_reg[4]_i_1_n_7 }),
        .S({\cmnds_queued[4]_i_3_n_0 ,\cmnds_queued[4]_i_4_n_0 ,\cmnds_queued[4]_i_5_n_0 ,\cmnds_queued[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_7 ),
        .Q(cmnds_queued_reg[5]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_6 ),
        .Q(cmnds_queued_reg[6]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_5 ),
        .Q(cmnds_queued_reg[7]),
        .R(\cmnds_queued_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[7]_i_3 
       (.CI(\cmnds_queued_reg[4]_i_1_n_0 ),
        .CO({\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED [3:2],\cmnds_queued_reg[7]_i_3_n_2 ,\cmnds_queued_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3_n_5 ,\cmnds_queued_reg[7]_i_3_n_6 ,\cmnds_queued_reg[7]_i_3_n_7 }),
        .S({1'b0,\cmnds_queued[7]_i_4_n_0 ,\cmnds_queued[7]_i_5_n_0 ,\cmnds_queued[7]_i_6_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dma_interr_i_3
       (.I0(zero_vsize_err),
        .I1(zero_hsize_err),
        .I2(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I5(s2mm_fsize_more_or_sof_late_s),
        .O(s2mm_dma_interr_set));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_aligned),
        .Q(tstvect_fsync_d2),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    halt_i_i_2
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ),
        .I1(s2mm_soft_reset),
        .I2(soft_reset_d1),
        .I3(stop),
        .I4(run_stop_d1),
        .I5(s2mm_dmacr[0]),
        .O(halt_i0));
  LUT3 #(
    .INIT(8'h08)) 
    halted_set_i_i_1
       (.I0(s2mm_ftchcmdsts_idle),
        .I1(datamover_idle),
        .I2(s2mm_dmacr[0]),
        .O(halted_set_i0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [32]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [33]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [34]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [35]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [36]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [37]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [38]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [39]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [40]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [41]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [42]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [43]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [44]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [45]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [46]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [47]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [48]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [9]));
  LUT2 #(
    .INIT(4'hE)) 
    \vert_count[0]_i_1 
       (.I0(load_new_addr),
        .I1(write_cmnd_cmb),
        .O(\vert_count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_10 
       (.I0(vert_count_reg[0]),
        .I1(Q[0]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_3 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_4 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_5 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_6 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_7 
       (.I0(vert_count_reg[3]),
        .I1(Q[3]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_8 
       (.I0(vert_count_reg[2]),
        .I1(Q[2]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_9 
       (.I0(vert_count_reg[1]),
        .I1(Q[1]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \vert_count[12]_i_2 
       (.I0(Q[12]),
        .I1(load_new_addr),
        .I2(vert_count_reg[12]),
        .O(\vert_count[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_2 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_3 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_4 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_5 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_6 
       (.I0(vert_count_reg[7]),
        .I1(Q[7]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_7 
       (.I0(vert_count_reg[6]),
        .I1(Q[6]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_8 
       (.I0(vert_count_reg[5]),
        .I1(Q[5]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_9 
       (.I0(vert_count_reg[4]),
        .I1(Q[4]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_2 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_3 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_4 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_5 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_6 
       (.I0(vert_count_reg[11]),
        .I1(Q[11]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_7 
       (.I0(vert_count_reg[10]),
        .I1(Q[10]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_8 
       (.I0(vert_count_reg[9]),
        .I1(Q[9]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_9 
       (.I0(vert_count_reg[8]),
        .I1(Q[8]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_7 ),
        .Q(vert_count_reg[0]),
        .R(regdir_idle_i1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\vert_count_reg[0]_i_2_n_0 ,\vert_count_reg[0]_i_2_n_1 ,\vert_count_reg[0]_i_2_n_2 ,\vert_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[0]_i_3_n_0 ,\vert_count[0]_i_4_n_0 ,\vert_count[0]_i_5_n_0 ,\vert_count[0]_i_6_n_0 }),
        .O({\vert_count_reg[0]_i_2_n_4 ,\vert_count_reg[0]_i_2_n_5 ,\vert_count_reg[0]_i_2_n_6 ,\vert_count_reg[0]_i_2_n_7 }),
        .S({\vert_count[0]_i_7_n_0 ,\vert_count[0]_i_8_n_0 ,\vert_count[0]_i_9_n_0 ,\vert_count[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_5 ),
        .Q(vert_count_reg[10]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_4 ),
        .Q(vert_count_reg[11]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[12]_i_1_n_7 ),
        .Q(vert_count_reg[12]),
        .R(regdir_idle_i1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[12]_i_1 
       (.CI(\vert_count_reg[8]_i_1_n_0 ),
        .CO(\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED [3:1],\vert_count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\vert_count[12]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_6 ),
        .Q(vert_count_reg[1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_5 ),
        .Q(vert_count_reg[2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_4 ),
        .Q(vert_count_reg[3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_7 ),
        .Q(vert_count_reg[4]),
        .R(regdir_idle_i1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[4]_i_1 
       (.CI(\vert_count_reg[0]_i_2_n_0 ),
        .CO({\vert_count_reg[4]_i_1_n_0 ,\vert_count_reg[4]_i_1_n_1 ,\vert_count_reg[4]_i_1_n_2 ,\vert_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[4]_i_2_n_0 ,\vert_count[4]_i_3_n_0 ,\vert_count[4]_i_4_n_0 ,\vert_count[4]_i_5_n_0 }),
        .O({\vert_count_reg[4]_i_1_n_4 ,\vert_count_reg[4]_i_1_n_5 ,\vert_count_reg[4]_i_1_n_6 ,\vert_count_reg[4]_i_1_n_7 }),
        .S({\vert_count[4]_i_6_n_0 ,\vert_count[4]_i_7_n_0 ,\vert_count[4]_i_8_n_0 ,\vert_count[4]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_6 ),
        .Q(vert_count_reg[5]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_5 ),
        .Q(vert_count_reg[6]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_4 ),
        .Q(vert_count_reg[7]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_7 ),
        .Q(vert_count_reg[8]),
        .R(regdir_idle_i1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[8]_i_1 
       (.CI(\vert_count_reg[4]_i_1_n_0 ),
        .CO({\vert_count_reg[8]_i_1_n_0 ,\vert_count_reg[8]_i_1_n_1 ,\vert_count_reg[8]_i_1_n_2 ,\vert_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[8]_i_2_n_0 ,\vert_count[8]_i_3_n_0 ,\vert_count[8]_i_4_n_0 ,\vert_count[8]_i_5_n_0 }),
        .O({\vert_count_reg[8]_i_1_n_4 ,\vert_count_reg[8]_i_1_n_5 ,\vert_count_reg[8]_i_1_n_6 ,\vert_count_reg[8]_i_1_n_7 }),
        .S({\vert_count[8]_i_6_n_0 ,\vert_count[8]_i_7_n_0 ,\vert_count[8]_i_8_n_0 ,\vert_count[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_6 ),
        .Q(vert_count_reg[9]),
        .R(regdir_idle_i1));
  LUT2 #(
    .INIT(4'h2)) 
    zero_hsize_err_i_1
       (.I0(load_new_addr),
        .I1(zero_hsize_err_reg_0),
        .O(zero_hsize_err0));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'h0020)) 
    zero_vsize_err_i_2
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[2]),
        .O(load_new_addr));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(regdir_idle_i1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sof_gen" *) 
module design_1_axi_vdma_0_0_axi_vdma_sof_gen
   (s2mm_vid2cdc_packet_sof,
    s_valid_d1_reg_0,
    s_valid0,
    s_axis_s2mm_aclk,
    out,
    s2mm_dmac2cdc_fsync_out);
  output s2mm_vid2cdc_packet_sof;
  input s_valid_d1_reg_0;
  input s_valid0;
  input s_axis_s2mm_aclk;
  input out;
  input s2mm_dmac2cdc_fsync_out;

  wire hold_sof;
  wire hold_sof_i_1_n_0;
  wire out;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axis_s2mm_aclk;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;
  wire s_valid_d1_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(s2mm_dmac2cdc_fsync_out),
        .O(hold_sof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1_n_0),
        .Q(hold_sof),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h02)) 
    packet_sof_i
       (.I0(s_valid),
        .I1(s_valid_d1),
        .I2(hold_sof),
        .O(s2mm_vid2cdc_packet_sof));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(s_valid_d1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(s_valid_d1_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sts_mngr" *) 
module design_1_axi_vdma_0_0_axi_vdma_sts_mngr
   (datamover_idle,
    prmry_resetn_i_reg,
    regdir_idle_i1,
    s2mm_dmacr,
    m_axi_s2mm_aclk,
    halted_set_i0,
    datamover_idle_reg_0,
    out,
    s2mm_dmasr);
  output datamover_idle;
  output prmry_resetn_i_reg;
  input regdir_idle_i1;
  input [0:0]s2mm_dmacr;
  input m_axi_s2mm_aclk;
  input halted_set_i0;
  input datamover_idle_reg_0;
  input out;
  input [0:0]s2mm_dmasr;

  wire datamover_idle;
  wire datamover_idle_reg_0;
  wire halted_set_i0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire prmry_resetn_i_reg;
  wire regdir_idle_i1;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;

  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(datamover_idle_reg_0),
        .Q(datamover_idle),
        .R(regdir_idle_i1));
  FDRE halted_clr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'hDFDD)) 
    halted_i_1
       (.I0(out),
        .I1(s2mm_halted_set),
        .I2(s2mm_halted_clr),
        .I3(s2mm_dmasr),
        .O(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(s2mm_halted_set),
        .R(regdir_idle_i1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_12_axis_dwidth_converter_v1_0_axis_dwidth_converter" *) 
module design_1_axi_vdma_0_0_axi_vdma_v6_3_12_axis_dwidth_converter_v1_0_axis_dwidth_converter
   (E,
    \state_reg[1] ,
    \r0_is_null_r_reg[1] ,
    \r0_is_null_r_reg[2] ,
    din,
    s_axis_s2mm_tready_signal,
    sig_m_valid_dup_reg,
    s_valid0,
    M_Last,
    s_axis_s2mm_aclk,
    areset_r_reg_0,
    s_axis_s2mm_tready_i,
    M_VALID,
    \FSM_onehot_state_reg[2] ,
    \state_reg[0] ,
    s_axis_s2mm_tvalid_int,
    s2mm_dummy_tready_fsync_src_sel_10,
    out,
    full,
    s2mm_halt,
    s2mm_dmac2cdc_fsync_out,
    \r0_keep_reg[2] ,
    \r0_data_reg[23] );
  output [0:0]E;
  output \state_reg[1] ;
  output \r0_is_null_r_reg[1] ;
  output \r0_is_null_r_reg[2] ;
  output [36:0]din;
  output s_axis_s2mm_tready_signal;
  output [0:0]sig_m_valid_dup_reg;
  output s_valid0;
  input M_Last;
  input s_axis_s2mm_aclk;
  input areset_r_reg_0;
  input s_axis_s2mm_tready_i;
  input M_VALID;
  input \FSM_onehot_state_reg[2] ;
  input \state_reg[0] ;
  input s_axis_s2mm_tvalid_int;
  input s2mm_dummy_tready_fsync_src_sel_10;
  input out;
  input full;
  input s2mm_halt;
  input s2mm_dmac2cdc_fsync_out;
  input [2:0]\r0_keep_reg[2] ;
  input [23:0]\r0_data_reg[23] ;

  wire [0:0]E;
  wire \FSM_onehot_state_reg[2] ;
  wire M_Last;
  wire M_VALID;
  wire [23:0]acc_data_reg;
  wire [2:0]acc_keep_reg;
  wire acc_last;
  wire areset_r;
  wire areset_r_reg_0;
  wire d2_ready;
  wire d2_valid;
  wire [36:0]din;
  wire full;
  wire [23:0]\gen_data_accumulator[1].acc_data_reg ;
  wire [2:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire [23:0]\gen_data_accumulator[2].acc_data_reg ;
  wire [2:0]\gen_data_accumulator[2].acc_keep_reg ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_17 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_18 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_19 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_20 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_21 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_22 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_23 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_24 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_25 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_26 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_27 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_28 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_29 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_30 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_31 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_32 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_33 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_34 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_35 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_36 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_37 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_38 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_39 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_40 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_5 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_6 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_7 ;
  wire out;
  wire [23:0]\r0_data_reg[23] ;
  wire \r0_is_null_r_reg[1] ;
  wire \r0_is_null_r_reg[2] ;
  wire [2:0]\r0_keep_reg[2] ;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s2mm_halt;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_int;
  wire s_valid0;
  wire [0:0]sig_m_valid_dup_reg;
  wire \state_reg[0] ;
  wire \state_reg[1] ;

  FDRE areset_r_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(areset_r_reg_0),
        .Q(areset_r),
        .R(1'b0));
  design_1_axi_vdma_0_0_axi_vdma_v6_3_12_axis_dwidth_converter_v1_0_axisc_downsizer \gen_downsizer_conversion.axisc_downsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_data_accumulator[2].acc_keep_reg ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .acc_last(acc_last),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .din(din),
        .full(full),
        .\r0_data_reg[95]_0 ({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_data_accumulator[2].acc_data_reg ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .\r0_is_null_r_reg[1]_0 (\r0_is_null_r_reg[1] ),
        .\r0_is_null_r_reg[2]_0 (\r0_is_null_r_reg[2] ),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_valid0(s_valid0),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[1]_0 (\state_reg[1] ));
  design_1_axi_vdma_0_0_axi_vdma_v6_3_12_axis_dwidth_converter_v1_0_axisc_upsizer \gen_upsizer_conversion.axisc_upsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_data_accumulator[2].acc_keep_reg ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .\acc_data_reg[95]_0 ({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_data_accumulator[2].acc_data_reg ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .acc_last(acc_last),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .out(out),
        .\r0_data_reg[23]_0 (\r0_data_reg[23] ),
        .\r0_keep_reg[2]_0 (\r0_keep_reg[2] ),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .\state_reg[0]_0 (E));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_12_axis_dwidth_converter_v1_0_axisc_downsizer" *) 
module design_1_axi_vdma_0_0_axi_vdma_v6_3_12_axis_dwidth_converter_v1_0_axisc_downsizer
   (\state_reg[1]_0 ,
    d2_ready,
    \r0_is_null_r_reg[1]_0 ,
    \r0_is_null_r_reg[2]_0 ,
    din,
    s_valid0,
    acc_last,
    s_axis_s2mm_aclk,
    s_axis_s2mm_tready_i,
    d2_valid,
    \state_reg[0]_0 ,
    areset_r,
    full,
    s2mm_halt,
    s2mm_dmac2cdc_fsync_out,
    D,
    \r0_data_reg[95]_0 );
  output \state_reg[1]_0 ;
  output d2_ready;
  output \r0_is_null_r_reg[1]_0 ;
  output \r0_is_null_r_reg[2]_0 ;
  output [36:0]din;
  output s_valid0;
  input acc_last;
  input s_axis_s2mm_aclk;
  input s_axis_s2mm_tready_i;
  input d2_valid;
  input \state_reg[0]_0 ;
  input areset_r;
  input full;
  input s2mm_halt;
  input s2mm_dmac2cdc_fsync_out;
  input [11:0]D;
  input [95:0]\r0_data_reg[95]_0 ;

  wire [1:0]A;
  wire [11:0]D;
  wire acc_last;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [36:0]din;
  wire full;
  wire [31:0]p_0_in;
  wire [95:0]p_0_in1_in;
  wire [95:0]\r0_data_reg[95]_0 ;
  wire \r0_data_reg_n_0_[64] ;
  wire \r0_data_reg_n_0_[65] ;
  wire \r0_data_reg_n_0_[66] ;
  wire \r0_data_reg_n_0_[67] ;
  wire \r0_data_reg_n_0_[68] ;
  wire \r0_data_reg_n_0_[69] ;
  wire \r0_data_reg_n_0_[70] ;
  wire \r0_data_reg_n_0_[71] ;
  wire \r0_data_reg_n_0_[72] ;
  wire \r0_data_reg_n_0_[73] ;
  wire \r0_data_reg_n_0_[74] ;
  wire \r0_data_reg_n_0_[75] ;
  wire \r0_data_reg_n_0_[76] ;
  wire \r0_data_reg_n_0_[77] ;
  wire \r0_data_reg_n_0_[78] ;
  wire \r0_data_reg_n_0_[79] ;
  wire \r0_data_reg_n_0_[80] ;
  wire \r0_data_reg_n_0_[81] ;
  wire \r0_data_reg_n_0_[82] ;
  wire \r0_data_reg_n_0_[83] ;
  wire \r0_data_reg_n_0_[84] ;
  wire \r0_data_reg_n_0_[85] ;
  wire \r0_data_reg_n_0_[86] ;
  wire \r0_data_reg_n_0_[87] ;
  wire \r0_data_reg_n_0_[88] ;
  wire \r0_data_reg_n_0_[89] ;
  wire \r0_data_reg_n_0_[90] ;
  wire \r0_data_reg_n_0_[91] ;
  wire \r0_data_reg_n_0_[92] ;
  wire \r0_data_reg_n_0_[93] ;
  wire \r0_data_reg_n_0_[94] ;
  wire \r0_data_reg_n_0_[95] ;
  wire r0_is_null_r;
  wire \r0_is_null_r[1]_i_1_n_0 ;
  wire \r0_is_null_r[2]_i_1_n_0 ;
  wire \r0_is_null_r_reg[1]_0 ;
  wire \r0_is_null_r_reg[2]_0 ;
  wire \r0_keep_reg_n_0_[0] ;
  wire \r0_keep_reg_n_0_[10] ;
  wire \r0_keep_reg_n_0_[11] ;
  wire \r0_keep_reg_n_0_[1] ;
  wire \r0_keep_reg_n_0_[2] ;
  wire \r0_keep_reg_n_0_[3] ;
  wire \r0_keep_reg_n_0_[4] ;
  wire \r0_keep_reg_n_0_[5] ;
  wire \r0_keep_reg_n_0_[6] ;
  wire \r0_keep_reg_n_0_[7] ;
  wire \r0_keep_reg_n_0_[8] ;
  wire \r0_keep_reg_n_0_[9] ;
  wire r0_last_reg_n_0;
  wire r0_load;
  wire \r0_out_sel_next_r[0]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_3_n_0 ;
  wire \r0_out_sel_next_r[1]_i_4_n_0 ;
  wire \r0_out_sel_r[0]_i_1_n_0 ;
  wire \r0_out_sel_r[1]_i_1_n_0 ;
  wire \r0_out_sel_r_reg_n_0_[0] ;
  wire \r0_out_sel_r_reg_n_0_[1] ;
  wire \r1_data[31]_i_1_n_0 ;
  wire [3:0]r1_keep;
  wire \r1_keep[0]_i_1_n_0 ;
  wire \r1_keep[1]_i_1_n_0 ;
  wire \r1_keep[2]_i_1_n_0 ;
  wire \r1_keep[3]_i_1_n_0 ;
  wire r1_last_reg_n_0;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_halt;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_valid0;
  wire [1:0]state;
  wire \state[0]_i_3_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_1__0_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg_n_0_[2] ;

  LUT2 #(
    .INIT(4'h2)) 
    \r0_data[95]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .O(r0_load));
  FDRE \r0_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [10]),
        .Q(p_0_in1_in[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [11]),
        .Q(p_0_in1_in[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [12]),
        .Q(p_0_in1_in[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [13]),
        .Q(p_0_in1_in[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [14]),
        .Q(p_0_in1_in[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [15]),
        .Q(p_0_in1_in[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [16]),
        .Q(p_0_in1_in[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [17]),
        .Q(p_0_in1_in[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [18]),
        .Q(p_0_in1_in[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [19]),
        .Q(p_0_in1_in[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [20]),
        .Q(p_0_in1_in[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [21]),
        .Q(p_0_in1_in[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [22]),
        .Q(p_0_in1_in[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [23]),
        .Q(p_0_in1_in[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [24]),
        .Q(p_0_in1_in[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [25]),
        .Q(p_0_in1_in[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [26]),
        .Q(p_0_in1_in[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [27]),
        .Q(p_0_in1_in[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [28]),
        .Q(p_0_in1_in[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [29]),
        .Q(p_0_in1_in[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [30]),
        .Q(p_0_in1_in[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [31]),
        .Q(p_0_in1_in[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [32]),
        .Q(p_0_in1_in[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [33]),
        .Q(p_0_in1_in[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [34]),
        .Q(p_0_in1_in[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [35]),
        .Q(p_0_in1_in[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [36]),
        .Q(p_0_in1_in[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [37]),
        .Q(p_0_in1_in[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [38]),
        .Q(p_0_in1_in[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [39]),
        .Q(p_0_in1_in[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [40]),
        .Q(p_0_in1_in[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [41]),
        .Q(p_0_in1_in[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [42]),
        .Q(p_0_in1_in[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [43]),
        .Q(p_0_in1_in[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [44]),
        .Q(p_0_in1_in[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [45]),
        .Q(p_0_in1_in[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [46]),
        .Q(p_0_in1_in[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [47]),
        .Q(p_0_in1_in[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [48]),
        .Q(p_0_in1_in[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [49]),
        .Q(p_0_in1_in[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [50]),
        .Q(p_0_in1_in[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [51]),
        .Q(p_0_in1_in[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [52]),
        .Q(p_0_in1_in[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [53]),
        .Q(p_0_in1_in[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [54]),
        .Q(p_0_in1_in[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [55]),
        .Q(p_0_in1_in[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [56]),
        .Q(p_0_in1_in[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [57]),
        .Q(p_0_in1_in[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [58]),
        .Q(p_0_in1_in[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [59]),
        .Q(p_0_in1_in[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [5]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [60]),
        .Q(p_0_in1_in[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [61]),
        .Q(p_0_in1_in[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [62]),
        .Q(p_0_in1_in[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [63]),
        .Q(p_0_in1_in[63]),
        .R(1'b0));
  FDRE \r0_data_reg[64] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [64]),
        .Q(\r0_data_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \r0_data_reg[65] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [65]),
        .Q(\r0_data_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \r0_data_reg[66] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [66]),
        .Q(\r0_data_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \r0_data_reg[67] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [67]),
        .Q(\r0_data_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \r0_data_reg[68] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [68]),
        .Q(\r0_data_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \r0_data_reg[69] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [69]),
        .Q(\r0_data_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [6]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \r0_data_reg[70] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [70]),
        .Q(\r0_data_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \r0_data_reg[71] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [71]),
        .Q(\r0_data_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \r0_data_reg[72] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [72]),
        .Q(\r0_data_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \r0_data_reg[73] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [73]),
        .Q(\r0_data_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \r0_data_reg[74] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [74]),
        .Q(\r0_data_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \r0_data_reg[75] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [75]),
        .Q(\r0_data_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \r0_data_reg[76] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [76]),
        .Q(\r0_data_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \r0_data_reg[77] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [77]),
        .Q(\r0_data_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \r0_data_reg[78] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [78]),
        .Q(\r0_data_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \r0_data_reg[79] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [79]),
        .Q(\r0_data_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [7]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \r0_data_reg[80] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [80]),
        .Q(\r0_data_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \r0_data_reg[81] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [81]),
        .Q(\r0_data_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \r0_data_reg[82] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [82]),
        .Q(\r0_data_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \r0_data_reg[83] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [83]),
        .Q(\r0_data_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \r0_data_reg[84] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [84]),
        .Q(\r0_data_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \r0_data_reg[85] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [85]),
        .Q(\r0_data_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \r0_data_reg[86] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [86]),
        .Q(\r0_data_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \r0_data_reg[87] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [87]),
        .Q(\r0_data_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \r0_data_reg[88] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [88]),
        .Q(\r0_data_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \r0_data_reg[89] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [89]),
        .Q(\r0_data_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [8]),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \r0_data_reg[90] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [90]),
        .Q(\r0_data_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \r0_data_reg[91] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [91]),
        .Q(\r0_data_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \r0_data_reg[92] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [92]),
        .Q(\r0_data_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \r0_data_reg[93] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [93]),
        .Q(\r0_data_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \r0_data_reg[94] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [94]),
        .Q(\r0_data_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \r0_data_reg[95] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [95]),
        .Q(\r0_data_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [9]),
        .Q(p_0_in1_in[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \r0_is_null_r[1]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[7]),
        .I3(D[6]),
        .I4(r0_is_null_r),
        .I5(\r0_is_null_r_reg[1]_0 ),
        .O(\r0_is_null_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \r0_is_null_r[2]_i_1 
       (.I0(D[9]),
        .I1(D[8]),
        .I2(D[11]),
        .I3(D[10]),
        .I4(r0_is_null_r),
        .I5(\r0_is_null_r_reg[2]_0 ),
        .O(\r0_is_null_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \r0_is_null_r[2]_i_2 
       (.I0(d2_valid),
        .I1(d2_ready),
        .I2(\state_reg_n_0_[2] ),
        .O(r0_is_null_r));
  FDRE \r0_is_null_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[1]_i_1_n_0 ),
        .Q(\r0_is_null_r_reg[1]_0 ),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[2]_i_1_n_0 ),
        .Q(\r0_is_null_r_reg[2]_0 ),
        .R(areset_r));
  FDRE \r0_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[0]),
        .Q(\r0_keep_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_keep_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[10]),
        .Q(\r0_keep_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r0_keep_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[11]),
        .Q(\r0_keep_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[1]),
        .Q(\r0_keep_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[2]),
        .Q(\r0_keep_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[3]),
        .Q(\r0_keep_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[4]),
        .Q(\r0_keep_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[5]),
        .Q(\r0_keep_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[6]),
        .Q(\r0_keep_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[7]),
        .Q(\r0_keep_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \r0_keep_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[8]),
        .Q(\r0_keep_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \r0_keep_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[9]),
        .Q(\r0_keep_reg_n_0_[9] ),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(acc_last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA9B9AAAA)) 
    \r0_out_sel_next_r[0]_i_1 
       (.I0(A[0]),
        .I1(A[1]),
        .I2(\r0_is_null_r_reg[2]_0 ),
        .I3(\r0_is_null_r_reg[1]_0 ),
        .I4(s_axis_s2mm_tready_i),
        .I5(\r0_out_sel_next_r[1]_i_3_n_0 ),
        .O(\r0_out_sel_next_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF20)) 
    \r0_out_sel_next_r[1]_i_1 
       (.I0(s_axis_s2mm_tready_i),
        .I1(\r0_is_null_r_reg[2]_0 ),
        .I2(A[0]),
        .I3(A[1]),
        .I4(\r0_out_sel_next_r[1]_i_3_n_0 ),
        .O(\r0_out_sel_next_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FEF0FCF0FCF0)) 
    \r0_out_sel_next_r[1]_i_3 
       (.I0(\r0_out_sel_r_reg_n_0_[0] ),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\r0_out_sel_next_r[1]_i_4_n_0 ),
        .I3(s_axis_s2mm_tready_i),
        .I4(\r0_is_null_r_reg[1]_0 ),
        .I5(\r0_is_null_r_reg[2]_0 ),
        .O(\r0_out_sel_next_r[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \r0_out_sel_next_r[1]_i_4 
       (.I0(areset_r),
        .I1(\state_reg[1]_0 ),
        .I2(d2_ready),
        .I3(\state_reg_n_0_[2] ),
        .O(\r0_out_sel_next_r[1]_i_4_n_0 ));
  FDRE \r0_out_sel_next_r_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE \r0_out_sel_next_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40444000)) 
    \r0_out_sel_r[0]_i_1 
       (.I0(\r0_out_sel_next_r[1]_i_3_n_0 ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(A[0]),
        .I3(s_axis_s2mm_tready_i),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\r0_out_sel_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FB3B)) 
    \r0_out_sel_r[1]_i_1 
       (.I0(\r0_out_sel_r_reg_n_0_[1] ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(s_axis_s2mm_tready_i),
        .I3(A[1]),
        .I4(\r0_out_sel_next_r[1]_i_3_n_0 ),
        .O(\r0_out_sel_r[1]_i_1_n_0 ));
  FDRE \r0_out_sel_r_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_out_sel_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[0]_i_1 
       (.I0(p_0_in1_in[32]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[64] ),
        .I3(A[1]),
        .I4(p_0_in1_in[0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[10]_i_1 
       (.I0(p_0_in1_in[42]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[74] ),
        .I3(A[1]),
        .I4(p_0_in1_in[10]),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[11]_i_1 
       (.I0(p_0_in1_in[43]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[75] ),
        .I3(A[1]),
        .I4(p_0_in1_in[11]),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[12]_i_1 
       (.I0(p_0_in1_in[44]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[76] ),
        .I3(A[1]),
        .I4(p_0_in1_in[12]),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[13]_i_1 
       (.I0(p_0_in1_in[45]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[77] ),
        .I3(A[1]),
        .I4(p_0_in1_in[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[14]_i_1 
       (.I0(p_0_in1_in[46]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[78] ),
        .I3(A[1]),
        .I4(p_0_in1_in[14]),
        .O(p_0_in[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[15]_i_1 
       (.I0(p_0_in1_in[47]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[79] ),
        .I3(A[1]),
        .I4(p_0_in1_in[15]),
        .O(p_0_in[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[16]_i_1 
       (.I0(p_0_in1_in[48]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[80] ),
        .I3(A[1]),
        .I4(p_0_in1_in[16]),
        .O(p_0_in[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[17]_i_1 
       (.I0(p_0_in1_in[49]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[81] ),
        .I3(A[1]),
        .I4(p_0_in1_in[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[18]_i_1 
       (.I0(p_0_in1_in[50]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[82] ),
        .I3(A[1]),
        .I4(p_0_in1_in[18]),
        .O(p_0_in[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[19]_i_1 
       (.I0(p_0_in1_in[51]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[83] ),
        .I3(A[1]),
        .I4(p_0_in1_in[19]),
        .O(p_0_in[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[1]_i_1 
       (.I0(p_0_in1_in[33]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[65] ),
        .I3(A[1]),
        .I4(p_0_in1_in[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[20]_i_1 
       (.I0(p_0_in1_in[52]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[84] ),
        .I3(A[1]),
        .I4(p_0_in1_in[20]),
        .O(p_0_in[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[21]_i_1 
       (.I0(p_0_in1_in[53]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[85] ),
        .I3(A[1]),
        .I4(p_0_in1_in[21]),
        .O(p_0_in[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[22]_i_1 
       (.I0(p_0_in1_in[54]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[86] ),
        .I3(A[1]),
        .I4(p_0_in1_in[22]),
        .O(p_0_in[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[23]_i_1 
       (.I0(p_0_in1_in[55]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[87] ),
        .I3(A[1]),
        .I4(p_0_in1_in[23]),
        .O(p_0_in[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[24]_i_1 
       (.I0(p_0_in1_in[56]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[88] ),
        .I3(A[1]),
        .I4(p_0_in1_in[24]),
        .O(p_0_in[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[25]_i_1 
       (.I0(p_0_in1_in[57]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[89] ),
        .I3(A[1]),
        .I4(p_0_in1_in[25]),
        .O(p_0_in[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[26]_i_1 
       (.I0(p_0_in1_in[58]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[90] ),
        .I3(A[1]),
        .I4(p_0_in1_in[26]),
        .O(p_0_in[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[27]_i_1 
       (.I0(p_0_in1_in[59]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[91] ),
        .I3(A[1]),
        .I4(p_0_in1_in[27]),
        .O(p_0_in[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[28]_i_1 
       (.I0(p_0_in1_in[60]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[92] ),
        .I3(A[1]),
        .I4(p_0_in1_in[28]),
        .O(p_0_in[28]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[29]_i_1 
       (.I0(p_0_in1_in[61]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[93] ),
        .I3(A[1]),
        .I4(p_0_in1_in[29]),
        .O(p_0_in[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[2]_i_1 
       (.I0(p_0_in1_in[34]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[66] ),
        .I3(A[1]),
        .I4(p_0_in1_in[2]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[30]_i_1 
       (.I0(p_0_in1_in[62]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[94] ),
        .I3(A[1]),
        .I4(p_0_in1_in[30]),
        .O(p_0_in[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_data[31]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg_n_0_[2] ),
        .O(\r1_data[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[31]_i_2 
       (.I0(p_0_in1_in[63]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[95] ),
        .I3(A[1]),
        .I4(p_0_in1_in[31]),
        .O(p_0_in[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[3]_i_1 
       (.I0(p_0_in1_in[35]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[67] ),
        .I3(A[1]),
        .I4(p_0_in1_in[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[4]_i_1 
       (.I0(p_0_in1_in[36]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[68] ),
        .I3(A[1]),
        .I4(p_0_in1_in[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[5]_i_1 
       (.I0(p_0_in1_in[37]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[69] ),
        .I3(A[1]),
        .I4(p_0_in1_in[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[6]_i_1 
       (.I0(p_0_in1_in[38]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[70] ),
        .I3(A[1]),
        .I4(p_0_in1_in[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[7]_i_1 
       (.I0(p_0_in1_in[39]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[71] ),
        .I3(A[1]),
        .I4(p_0_in1_in[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[8]_i_1 
       (.I0(p_0_in1_in[40]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[72] ),
        .I3(A[1]),
        .I4(p_0_in1_in[8]),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[9]_i_1 
       (.I0(p_0_in1_in[41]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[73] ),
        .I3(A[1]),
        .I4(p_0_in1_in[9]),
        .O(p_0_in[9]));
  FDRE \r1_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(p_0_in1_in[64]),
        .R(1'b0));
  FDRE \r1_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(p_0_in1_in[74]),
        .R(1'b0));
  FDRE \r1_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(p_0_in1_in[75]),
        .R(1'b0));
  FDRE \r1_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(p_0_in1_in[76]),
        .R(1'b0));
  FDRE \r1_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(p_0_in1_in[77]),
        .R(1'b0));
  FDRE \r1_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(p_0_in1_in[78]),
        .R(1'b0));
  FDRE \r1_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(p_0_in1_in[79]),
        .R(1'b0));
  FDRE \r1_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[16]),
        .Q(p_0_in1_in[80]),
        .R(1'b0));
  FDRE \r1_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[17]),
        .Q(p_0_in1_in[81]),
        .R(1'b0));
  FDRE \r1_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[18]),
        .Q(p_0_in1_in[82]),
        .R(1'b0));
  FDRE \r1_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[19]),
        .Q(p_0_in1_in[83]),
        .R(1'b0));
  FDRE \r1_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(p_0_in1_in[65]),
        .R(1'b0));
  FDRE \r1_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[20]),
        .Q(p_0_in1_in[84]),
        .R(1'b0));
  FDRE \r1_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[21]),
        .Q(p_0_in1_in[85]),
        .R(1'b0));
  FDRE \r1_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[22]),
        .Q(p_0_in1_in[86]),
        .R(1'b0));
  FDRE \r1_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[23]),
        .Q(p_0_in1_in[87]),
        .R(1'b0));
  FDRE \r1_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[24]),
        .Q(p_0_in1_in[88]),
        .R(1'b0));
  FDRE \r1_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[25]),
        .Q(p_0_in1_in[89]),
        .R(1'b0));
  FDRE \r1_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[26]),
        .Q(p_0_in1_in[90]),
        .R(1'b0));
  FDRE \r1_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[27]),
        .Q(p_0_in1_in[91]),
        .R(1'b0));
  FDRE \r1_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[28]),
        .Q(p_0_in1_in[92]),
        .R(1'b0));
  FDRE \r1_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[29]),
        .Q(p_0_in1_in[93]),
        .R(1'b0));
  FDRE \r1_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(p_0_in1_in[66]),
        .R(1'b0));
  FDRE \r1_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[30]),
        .Q(p_0_in1_in[94]),
        .R(1'b0));
  FDRE \r1_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[31]),
        .Q(p_0_in1_in[95]),
        .R(1'b0));
  FDRE \r1_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(p_0_in1_in[67]),
        .R(1'b0));
  FDRE \r1_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(p_0_in1_in[68]),
        .R(1'b0));
  FDRE \r1_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(p_0_in1_in[69]),
        .R(1'b0));
  FDRE \r1_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(p_0_in1_in[70]),
        .R(1'b0));
  FDRE \r1_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(p_0_in1_in[71]),
        .R(1'b0));
  FDRE \r1_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(p_0_in1_in[72]),
        .R(1'b0));
  FDRE \r1_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(p_0_in1_in[73]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[0]_i_1 
       (.I0(\r0_keep_reg_n_0_[4] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[8] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[0] ),
        .O(\r1_keep[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[1]_i_1 
       (.I0(\r0_keep_reg_n_0_[5] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[9] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[1] ),
        .O(\r1_keep[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[2]_i_1 
       (.I0(\r0_keep_reg_n_0_[6] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[10] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[2] ),
        .O(\r1_keep[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[3]_i_1 
       (.I0(\r0_keep_reg_n_0_[7] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[11] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[3] ),
        .O(\r1_keep[3]_i_1_n_0 ));
  FDRE \r1_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[0]_i_1_n_0 ),
        .Q(r1_keep[0]),
        .R(1'b0));
  FDRE \r1_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[1]_i_1_n_0 ),
        .Q(r1_keep[1]),
        .R(1'b0));
  FDRE \r1_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[2]_i_1_n_0 ),
        .Q(r1_keep[2]),
        .R(1'b0));
  FDRE \r1_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[3]_i_1_n_0 ),
        .Q(r1_keep[3]),
        .R(1'b0));
  FDRE r1_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(r0_last_reg_n_0),
        .Q(r1_last_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    s_valid_i_1
       (.I0(\state_reg[1]_0 ),
        .I1(full),
        .I2(s2mm_halt),
        .I3(s2mm_dmac2cdc_fsync_out),
        .O(s_valid0));
  LUT6 #(
    .INIT(64'hF5F53F33F5F53F3F)) 
    \state[0]_i_1 
       (.I0(d2_valid),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg[0]_0 ),
        .I4(d2_ready),
        .I5(\state[0]_i_3_n_0 ),
        .O(state[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0515FFFF)) 
    \state[0]_i_3 
       (.I0(A[1]),
        .I1(A[0]),
        .I2(\r0_is_null_r_reg[2]_0 ),
        .I3(\r0_is_null_r_reg[1]_0 ),
        .I4(s_axis_s2mm_tready_i),
        .O(\state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A38083A2A3A2A)) 
    \state[1]_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(d2_valid),
        .I4(\state[1]_i_2_n_0 ),
        .I5(s_axis_s2mm_tready_i),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[1]_i_2 
       (.I0(\r0_is_null_r_reg[2]_0 ),
        .I1(\r0_is_null_r_reg[1]_0 ),
        .O(\state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h04400040)) 
    \state[2]_i_1__0 
       (.I0(s_axis_s2mm_tready_i),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(d2_ready),
        .I4(d2_valid),
        .O(\state[2]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(d2_ready),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(\state_reg[1]_0 ),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\state[2]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_10
       (.I0(p_0_in1_in[60]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[92]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[28]),
        .O(din[28]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_11
       (.I0(p_0_in1_in[59]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[91]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[27]),
        .O(din[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_12
       (.I0(p_0_in1_in[58]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[90]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[26]),
        .O(din[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_13
       (.I0(p_0_in1_in[57]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[89]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[25]),
        .O(din[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_14
       (.I0(p_0_in1_in[56]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[88]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[24]),
        .O(din[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_15
       (.I0(p_0_in1_in[55]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[87]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[23]),
        .O(din[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_16
       (.I0(p_0_in1_in[54]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[86]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[22]),
        .O(din[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_17
       (.I0(p_0_in1_in[53]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[85]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[21]),
        .O(din[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_18
       (.I0(p_0_in1_in[52]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[84]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[20]),
        .O(din[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_19
       (.I0(p_0_in1_in[51]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[83]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[19]),
        .O(din[19]));
  LUT6 #(
    .INIT(64'h28002800EBFF2800)) 
    xpm_fifo_sync_inst_i_2
       (.I0(r1_last_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(\state_reg[1]_0 ),
        .I4(r0_last_reg_n_0),
        .I5(\state[1]_i_2_n_0 ),
        .O(din[36]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_20
       (.I0(p_0_in1_in[50]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[82]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[18]),
        .O(din[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_21
       (.I0(p_0_in1_in[49]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[81]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[17]),
        .O(din[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_22
       (.I0(p_0_in1_in[48]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[80]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[16]),
        .O(din[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_23
       (.I0(p_0_in1_in[47]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[79]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[15]),
        .O(din[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_24
       (.I0(p_0_in1_in[46]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[78]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[14]),
        .O(din[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_25
       (.I0(p_0_in1_in[45]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[77]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[13]),
        .O(din[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_26
       (.I0(p_0_in1_in[44]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[76]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[12]),
        .O(din[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_27
       (.I0(p_0_in1_in[43]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[75]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[11]),
        .O(din[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_28
       (.I0(p_0_in1_in[42]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[74]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[10]),
        .O(din[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_29
       (.I0(p_0_in1_in[41]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[73]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[9]),
        .O(din[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_3
       (.I0(\r0_keep_reg_n_0_[7] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[3]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[3] ),
        .O(din[35]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_30
       (.I0(p_0_in1_in[40]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[72]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[8]),
        .O(din[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_31
       (.I0(p_0_in1_in[39]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[71]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[7]),
        .O(din[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_32
       (.I0(p_0_in1_in[38]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[70]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[6]),
        .O(din[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_33
       (.I0(p_0_in1_in[37]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[69]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[5]),
        .O(din[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_34
       (.I0(p_0_in1_in[36]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[68]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[4]),
        .O(din[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_35
       (.I0(p_0_in1_in[35]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[67]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[3]),
        .O(din[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_36
       (.I0(p_0_in1_in[34]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[66]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[2]),
        .O(din[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_37
       (.I0(p_0_in1_in[33]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[65]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[1]),
        .O(din[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_38
       (.I0(p_0_in1_in[32]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[64]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[0]),
        .O(din[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_4
       (.I0(\r0_keep_reg_n_0_[6] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[2]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[2] ),
        .O(din[34]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_5
       (.I0(\r0_keep_reg_n_0_[5] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[1]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[1] ),
        .O(din[33]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_6
       (.I0(\r0_keep_reg_n_0_[4] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[0]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[0] ),
        .O(din[32]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_7
       (.I0(p_0_in1_in[63]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[95]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[31]),
        .O(din[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_8
       (.I0(p_0_in1_in[62]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[94]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[30]),
        .O(din[30]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    xpm_fifo_sync_inst_i_9
       (.I0(p_0_in1_in[61]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[93]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[29]),
        .O(din[29]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_12_axis_dwidth_converter_v1_0_axisc_upsizer" *) 
module design_1_axi_vdma_0_0_axi_vdma_v6_3_12_axis_dwidth_converter_v1_0_axisc_upsizer
   (\state_reg[0]_0 ,
    acc_last,
    d2_valid,
    s_axis_s2mm_tready_signal,
    sig_m_valid_dup_reg,
    D,
    \acc_data_reg[95]_0 ,
    M_Last,
    s_axis_s2mm_aclk,
    d2_ready,
    M_VALID,
    \FSM_onehot_state_reg[2]_0 ,
    areset_r,
    s_axis_s2mm_tvalid_int,
    s2mm_dummy_tready_fsync_src_sel_10,
    out,
    \r0_keep_reg[2]_0 ,
    \r0_data_reg[23]_0 );
  output \state_reg[0]_0 ;
  output acc_last;
  output d2_valid;
  output s_axis_s2mm_tready_signal;
  output [0:0]sig_m_valid_dup_reg;
  output [11:0]D;
  output [95:0]\acc_data_reg[95]_0 ;
  input M_Last;
  input s_axis_s2mm_aclk;
  input d2_ready;
  input M_VALID;
  input \FSM_onehot_state_reg[2]_0 ;
  input areset_r;
  input s_axis_s2mm_tvalid_int;
  input s2mm_dummy_tready_fsync_src_sel_10;
  input out;
  input [2:0]\r0_keep_reg[2]_0 ;
  input [23:0]\r0_data_reg[23]_0 ;

  wire [11:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[0]_i_2_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_3_n_0 ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire M_Last;
  wire M_VALID;
  wire acc_data0;
  wire [95:0]\acc_data_reg[95]_0 ;
  wire \acc_keep[10]_i_1_n_0 ;
  wire \acc_keep[11]_i_1_n_0 ;
  wire \acc_keep[9]_i_1_n_0 ;
  wire acc_last;
  wire acc_last_i_1_n_0;
  wire [2:0]acc_reg_en;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire \gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ;
  wire \gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ;
  wire \gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ;
  wire out;
  wire p_0_in1_in;
  wire p_1_in2_in;
  wire [23:0]r0_data;
  wire [23:0]\r0_data_reg[23]_0 ;
  wire [2:0]r0_keep;
  wire [2:0]\r0_keep_reg[2]_0 ;
  wire r0_last_reg_n_0;
  wire \r0_reg_sel[3]_i_1_n_0 ;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire \r0_reg_sel_reg_n_0_[2] ;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_int;
  wire [0:0]sig_m_valid_dup_reg;
  wire [2:0]state;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg_n_0_[2] ;

  LUT4 #(
    .INIT(16'hABBB)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state[0]_i_2_n_0 ),
        .I2(M_VALID),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00007707)) 
    \FSM_onehot_state[0]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(d2_ready),
        .I2(p_0_in1_in),
        .I3(r0_last_reg_n_0),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88008800FFFFF800)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(r0_last_reg_n_0),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(s_axis_s2mm_tvalid_int),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(d2_ready),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAAAAAAAAA)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(M_VALID),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(d2_ready),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1515000000100000)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(p_1_in2_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .I2(p_0_in1_in),
        .I3(r0_last_reg_n_0),
        .I4(s_axis_s2mm_tvalid_int),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5500A800)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(s_axis_s2mm_tvalid_int),
        .I1(p_1_in2_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(p_0_in1_in),
        .I4(r0_last_reg_n_0),
        .I5(\FSM_onehot_state[3]_i_3_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0222200002222)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(d2_ready),
        .I2(acc_reg_en[2]),
        .I3(p_1_in2_in),
        .I4(s_axis_s2mm_tvalid_int),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[3]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .S(areset_r));
  LUT2 #(
    .INIT(4'hE)) 
    \acc_data[95]_i_1 
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .O(acc_data0));
  FDRE \acc_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \acc_data_reg[72] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [0]),
        .Q(\acc_data_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \acc_data_reg[73] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [1]),
        .Q(\acc_data_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \acc_data_reg[74] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [2]),
        .Q(\acc_data_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \acc_data_reg[75] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [3]),
        .Q(\acc_data_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \acc_data_reg[76] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [4]),
        .Q(\acc_data_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \acc_data_reg[77] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [5]),
        .Q(\acc_data_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \acc_data_reg[78] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [6]),
        .Q(\acc_data_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \acc_data_reg[79] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [7]),
        .Q(\acc_data_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \acc_data_reg[80] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [8]),
        .Q(\acc_data_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \acc_data_reg[81] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [9]),
        .Q(\acc_data_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \acc_data_reg[82] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [10]),
        .Q(\acc_data_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \acc_data_reg[83] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [11]),
        .Q(\acc_data_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \acc_data_reg[84] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [12]),
        .Q(\acc_data_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \acc_data_reg[85] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [13]),
        .Q(\acc_data_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \acc_data_reg[86] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [14]),
        .Q(\acc_data_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \acc_data_reg[87] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [15]),
        .Q(\acc_data_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \acc_data_reg[88] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [16]),
        .Q(\acc_data_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \acc_data_reg[89] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [17]),
        .Q(\acc_data_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \acc_data_reg[90] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [18]),
        .Q(\acc_data_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \acc_data_reg[91] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [19]),
        .Q(\acc_data_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \acc_data_reg[92] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [20]),
        .Q(\acc_data_reg[95]_0 [92]),
        .R(1'b0));
  FDRE \acc_data_reg[93] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [21]),
        .Q(\acc_data_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \acc_data_reg[94] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [22]),
        .Q(\acc_data_reg[95]_0 [94]),
        .R(1'b0));
  FDRE \acc_data_reg[95] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [23]),
        .Q(\acc_data_reg[95]_0 [95]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00E200E200E2F0E2)) 
    \acc_keep[10]_i_1 
       (.I0(D[10]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\r0_keep_reg[2]_0 [1]),
        .I3(p_0_in1_in),
        .I4(\r0_reg_sel_reg_n_0_[0] ),
        .I5(r0_last_reg_n_0),
        .O(\acc_keep[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E200E200E2F0E2)) 
    \acc_keep[11]_i_1 
       (.I0(D[11]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\r0_keep_reg[2]_0 [2]),
        .I3(p_0_in1_in),
        .I4(\r0_reg_sel_reg_n_0_[0] ),
        .I5(r0_last_reg_n_0),
        .O(\acc_keep[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_keep[2]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .O(acc_reg_en[0]));
  LUT6 #(
    .INIT(64'h00E200E200E2F0E2)) 
    \acc_keep[9]_i_1 
       (.I0(D[9]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\r0_keep_reg[2]_0 [0]),
        .I3(p_0_in1_in),
        .I4(\r0_reg_sel_reg_n_0_[0] ),
        .I5(r0_last_reg_n_0),
        .O(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \acc_keep_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[10]_i_1_n_0 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \acc_keep_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[11]_i_1_n_0 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \acc_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \acc_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \acc_keep_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[9]_i_1_n_0 ),
        .Q(D[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCFCCCACCCACCCA)) 
    acc_last_i_1
       (.I0(M_Last),
        .I1(acc_last),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(r0_last_reg_n_0),
        .I5(p_0_in1_in),
        .O(acc_last_i_1_n_0));
  FDRE acc_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(acc_last_i_1_n_0),
        .Q(acc_last),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[1].acc_data[47]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .O(acc_reg_en[1]));
  FDRE \gen_data_accumulator[1].acc_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [47]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[3]_i_1 
       (.I0(r0_keep[0]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[3]),
        .O(\gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[4]_i_1 
       (.I0(r0_keep[1]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[4]),
        .O(\gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[5]_i_1 
       (.I0(r0_keep[2]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[5]),
        .O(\gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ));
  FDRE \gen_data_accumulator[1].acc_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(acc_reg_en[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[2].acc_data[71]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .O(acc_reg_en[2]));
  FDRE \gen_data_accumulator[2].acc_data_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[64] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[65] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[66] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[67] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[68] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[69] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[70] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[71] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [71]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[6]_i_1 
       (.I0(r0_keep[0]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[6]),
        .O(\gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[7]_i_1 
       (.I0(r0_keep[1]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[7]),
        .O(\gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[8]_i_1 
       (.I0(r0_keep[2]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[8]),
        .O(\gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ));
  FDRE \gen_data_accumulator[2].acc_keep_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ),
        .Q(D[7]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ),
        .Q(D[8]),
        .R(acc_reg_en[0]));
  FDRE \r0_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [9]),
        .Q(r0_data[9]),
        .R(1'b0));
  FDRE \r0_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[2]_0 [0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[2]_0 [1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[2]_0 [2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(M_Last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    \r0_reg_sel[3]_i_1 
       (.I0(areset_r),
        .I1(d2_valid),
        .I2(d2_ready),
        .O(\r0_reg_sel[3]_i_1_n_0 ));
  FDSE \r0_reg_sel_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(1'b0),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .S(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[0] ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[1] ),
        .Q(\r0_reg_sel_reg_n_0_[2] ),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[2] ),
        .Q(p_1_in2_in),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1__1
       (.I0(s_axis_s2mm_tready_signal),
        .I1(out),
        .O(sig_m_valid_dup_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    sig_last_reg_out_i_3
       (.I0(\FSM_onehot_state_reg[2]_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(s2mm_dummy_tready_fsync_src_sel_10),
        .O(s_axis_s2mm_tready_signal));
  LUT6 #(
    .INIT(64'hE3EFFFEFEFEFFFEF)) 
    \state[0]_i_1__0 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_valid),
        .I3(\state_reg[0]_0 ),
        .I4(s_axis_s2mm_tvalid_int),
        .I5(r0_last_reg_n_0),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h0C0C505C000C505C)) 
    \state[1]_i_1__0 
       (.I0(d2_ready),
        .I1(\state_reg[0]_0 ),
        .I2(d2_valid),
        .I3(\state[1]_i_2__0_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_last_reg_n_0),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h07FFFFFF)) 
    \state[1]_i_2__0 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .I2(p_1_in2_in),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(M_VALID),
        .O(\state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0030AAFA0000AAAA)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(r0_last_reg_n_0),
        .I2(\state_reg[0]_0 ),
        .I3(d2_valid),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[2]_i_3_n_0 ),
        .O(state[2]));
  LUT5 #(
    .INIT(32'h80008888)) 
    \state[2]_i_2 
       (.I0(d2_valid),
        .I1(d2_ready),
        .I2(M_VALID),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(\state_reg[0]_0 ),
        .O(\state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h07000000)) 
    \state[2]_i_3 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .I2(p_1_in2_in),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(M_VALID),
        .O(\state[2]_i_3_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(\state_reg[0]_0 ),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(d2_valid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vid_cdc" *) 
module design_1_axi_vdma_0_0_axi_vdma_vid_cdc
   (s_fsync_d1,
    s_fsync_d2,
    initial_frame_reg,
    s2mm_valid_frame_sync_cmb,
    s_fsync_d2_reg_0,
    s_fsync_d2_reg_1,
    s2mm_fsync_core,
    s_axis_s2mm_aclk,
    initial_frame,
    out,
    s2mm_dmasr,
    s2mm_valid_video_prmtrs);
  output s_fsync_d1;
  output s_fsync_d2;
  output initial_frame_reg;
  output s2mm_valid_frame_sync_cmb;
  output [0:0]s_fsync_d2_reg_0;
  input s_fsync_d2_reg_1;
  input s2mm_fsync_core;
  input s_axis_s2mm_aclk;
  input initial_frame;
  input out;
  input [0:0]s2mm_dmasr;
  input s2mm_valid_video_prmtrs;

  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire initial_frame;
  wire initial_frame_reg;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire out;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsync_core;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axis_s2mm_aclk;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire [0:0]s_fsync_d2_reg_0;
  wire s_fsync_d2_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number[4]_i_1 
       (.I0(s_fsync_d2),
        .I1(s_fsync_d1),
        .O(s_fsync_d2_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(s_fsync_d1),
        .I1(s_fsync_d2),
        .I2(s2mm_valid_video_prmtrs),
        .O(s2mm_valid_frame_sync_cmb));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(frame_ptr_out_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(frame_ptr_out_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(frame_ptr_out_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(frame_ptr_out_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(frame_ptr_out_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(frame_ptr_out_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(frame_ptr_in_d2[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    initial_frame_i_1
       (.I0(initial_frame),
        .I1(s_fsync_d2),
        .I2(s_fsync_d1),
        .I3(out),
        .I4(s2mm_dmasr),
        .O(initial_frame_reg));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsync_core),
        .Q(s_fsync_d1),
        .R(s_fsync_d2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d2_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_fsync_d1),
        .Q(s_fsync_d2),
        .R(s_fsync_d2_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vidreg_module" *) 
module design_1_axi_vdma_0_0_axi_vdma_vidreg_module
   (prmtr_update_complete,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ,
    D,
    Q,
    zero_vsize_err0,
    tstvect_fsync0,
    \hsize_vid_reg[9] ,
    \hsize_vid_reg[15] ,
    E,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ,
    \stride_vid_reg[15] ,
    CO,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    m_axi_s2mm_aclk,
    s2mm_dmac2cdc_fsync_out,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ,
    load_new_addr,
    s_fsync_d1,
    s_fsync_d2,
    out,
    s2mm_dmasr,
    tstvect_fsync_d2,
    flag_to_repeat_after_fsize_less_err,
    s2mm_dmacr,
    valid_frame_sync_d2,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ,
    mask_fsync_out_i,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    regdir_idle_i1,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 );
  output prmtr_update_complete;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  output [0:0]D;
  output [12:0]Q;
  output zero_vsize_err0;
  output tstvect_fsync0;
  output \hsize_vid_reg[9] ;
  output [15:0]\hsize_vid_reg[15] ;
  output [0:0]E;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  output [15:0]\stride_vid_reg[15] ;
  output [0:0]CO;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  input m_axi_s2mm_aclk;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  input load_new_addr;
  input s_fsync_d1;
  input s_fsync_d2;
  input out;
  input [0:0]s2mm_dmasr;
  input tstvect_fsync_d2;
  input flag_to_repeat_after_fsize_less_err;
  input [0:0]s2mm_dmacr;
  input valid_frame_sync_d2;
  input \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  input \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  input mask_fsync_out_i;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input regdir_idle_i1;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15]_0 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [12:0]Q;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire flag_to_repeat_after_fsize_less_err;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire \hsize_vid_reg[9] ;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire out;
  wire prmtr_update_complete;
  wire regdir_idle_i1;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire [15:0]\stride_vid_reg[15] ;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire tstvect_fsync0;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_vsize_err0;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(mask_fsync_out_i),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ));
  design_1_axi_vdma_0_0_axi_vdma_vregister \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .D(D),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] (\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_1 (\hsize_vid_reg[15]_0 ),
        .\hsize_vid_reg[9]_0 (\hsize_vid_reg[9] ),
        .load_new_addr(load_new_addr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmtr_update_complete(prmtr_update_complete),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\stride_vid_reg[15]_1 (\stride_vid_reg[15]_0 ),
        .\vsize_vid_reg[12]_0 (\vsize_vid_reg[12] ),
        .zero_vsize_err0(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h00000000AEAA0000)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(prmtr_update_complete),
        .I2(s_fsync_d1),
        .I3(s_fsync_d2),
        .I4(out),
        .I5(s2mm_dmasr),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .Q(prmtr_update_complete),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555055555510)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(s2mm_dmacr),
        .I2(valid_frame_sync_d2),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .I4(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .I5(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(tstvect_fsync_d2),
        .O(tstvect_fsync0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vregister" *) 
module design_1_axi_vdma_0_0_axi_vdma_vregister
   (D,
    Q,
    zero_vsize_err0,
    \hsize_vid_reg[9]_0 ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    CO,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ,
    s2mm_dmac2cdc_fsync_out,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ,
    load_new_addr,
    prmtr_update_complete,
    s_fsync_d2,
    s_fsync_d1,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    regdir_idle_i1,
    \vsize_vid_reg[12]_0 ,
    m_axi_s2mm_aclk,
    \hsize_vid_reg[15]_1 ,
    \stride_vid_reg[15]_1 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 );
  output [0:0]D;
  output [12:0]Q;
  output zero_vsize_err0;
  output \hsize_vid_reg[9]_0 ;
  output [15:0]\hsize_vid_reg[15]_0 ;
  output [15:0]\stride_vid_reg[15]_0 ;
  output [0:0]CO;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  input load_new_addr;
  input prmtr_update_complete;
  input s_fsync_d2;
  input s_fsync_d1;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input regdir_idle_i1;
  input [12:0]\vsize_vid_reg[12]_0 ;
  input m_axi_s2mm_aclk;
  input [15:0]\hsize_vid_reg[15]_1 ;
  input [15:0]\stride_vid_reg[15]_1 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[11]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire [15:0]\hsize_vid_reg[15]_1 ;
  wire \hsize_vid_reg[9]_0 ;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire prmtr_update_complete;
  wire regdir_idle_i1;
  wire s2mm_dmac2cdc_fsync_out;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [15:0]\stride_vid_reg[15]_1 ;
  wire video_reg_update;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire zero_hsize_err_i_3_n_0;
  wire zero_hsize_err_i_4_n_0;
  wire zero_hsize_err_i_5_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_3_n_0;
  wire zero_vsize_err_i_4_n_0;
  wire zero_vsize_err_i_5_n_0;

  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1 
       (.I0(Q[0]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ),
        .O(D));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [0]),
        .Q(crnt_start_address[0]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [10]),
        .Q(crnt_start_address[10]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [11]),
        .Q(crnt_start_address[11]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [12]),
        .Q(crnt_start_address[12]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [13]),
        .Q(crnt_start_address[13]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [14]),
        .Q(crnt_start_address[14]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [15]),
        .Q(crnt_start_address[15]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [0]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [1]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [2]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [3]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [1]),
        .Q(crnt_start_address[1]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [4]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [5]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [6]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [7]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [8]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [9]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [10]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [11]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [12]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [13]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [2]),
        .Q(crnt_start_address[2]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [14]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [15]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [3]),
        .Q(crnt_start_address[3]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [4]),
        .Q(crnt_start_address[4]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [5]),
        .Q(crnt_start_address[5]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [6]),
        .Q(crnt_start_address[6]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [7]),
        .Q(crnt_start_address[7]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [8]),
        .Q(crnt_start_address[8]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [9]),
        .Q(crnt_start_address[9]),
        .R(regdir_idle_i1));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_2 
       (.I0(crnt_stride[11]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_3 
       (.I0(crnt_stride[10]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_4 
       (.I0(crnt_stride[9]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_5 
       (.I0(crnt_stride[8]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_6 
       (.I0(crnt_stride[11]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [11]),
        .I2(load_new_addr),
        .I3(crnt_start_address[11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_7 
       (.I0(crnt_stride[10]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [10]),
        .I2(load_new_addr),
        .I3(crnt_start_address[10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_8 
       (.I0(crnt_stride[9]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [9]),
        .I2(load_new_addr),
        .I3(crnt_start_address[9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_9 
       (.I0(crnt_stride[8]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [8]),
        .I2(load_new_addr),
        .I3(crnt_start_address[8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_2 
       (.I0(crnt_stride[15]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_3 
       (.I0(crnt_stride[14]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_4 
       (.I0(crnt_stride[13]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_5 
       (.I0(crnt_stride[12]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_6 
       (.I0(crnt_stride[15]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [15]),
        .I2(load_new_addr),
        .I3(crnt_start_address[15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_7 
       (.I0(crnt_stride[14]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [14]),
        .I2(load_new_addr),
        .I3(crnt_start_address[14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_8 
       (.I0(crnt_stride[13]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [13]),
        .I2(load_new_addr),
        .I3(crnt_start_address[13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_9 
       (.I0(crnt_stride[12]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [12]),
        .I2(load_new_addr),
        .I3(crnt_start_address[12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_2 
       (.I0(crnt_stride[3]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_3 
       (.I0(crnt_stride[2]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_4 
       (.I0(crnt_stride[1]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_5 
       (.I0(crnt_stride[0]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_6 
       (.I0(crnt_stride[3]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [3]),
        .I2(load_new_addr),
        .I3(crnt_start_address[3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_7 
       (.I0(crnt_stride[2]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [2]),
        .I2(load_new_addr),
        .I3(crnt_start_address[2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_8 
       (.I0(crnt_stride[1]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [1]),
        .I2(load_new_addr),
        .I3(crnt_start_address[1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_9 
       (.I0(crnt_stride[0]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [0]),
        .I2(load_new_addr),
        .I3(crnt_start_address[0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_2 
       (.I0(crnt_stride[7]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_3 
       (.I0(crnt_stride[6]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_4 
       (.I0(crnt_stride[5]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_5 
       (.I0(crnt_stride[4]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_6 
       (.I0(crnt_stride[7]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [7]),
        .I2(load_new_addr),
        .I3(crnt_start_address[7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_7 
       (.I0(crnt_stride[6]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [6]),
        .I2(load_new_addr),
        .I3(crnt_start_address[6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_8 
       (.I0(crnt_stride[5]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [5]),
        .I2(load_new_addr),
        .I3(crnt_start_address[5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_9 
       (.I0(crnt_stride[4]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [4]),
        .I2(load_new_addr),
        .I3(crnt_start_address[4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ),
        .CO({CO,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [0]),
        .Q(\hsize_vid_reg[15]_0 [0]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [10]),
        .Q(\hsize_vid_reg[15]_0 [10]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [11]),
        .Q(\hsize_vid_reg[15]_0 [11]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [12]),
        .Q(\hsize_vid_reg[15]_0 [12]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [13]),
        .Q(\hsize_vid_reg[15]_0 [13]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [14]),
        .Q(\hsize_vid_reg[15]_0 [14]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [15]),
        .Q(\hsize_vid_reg[15]_0 [15]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [1]),
        .Q(\hsize_vid_reg[15]_0 [1]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [2]),
        .Q(\hsize_vid_reg[15]_0 [2]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [3]),
        .Q(\hsize_vid_reg[15]_0 [3]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [4]),
        .Q(\hsize_vid_reg[15]_0 [4]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [5]),
        .Q(\hsize_vid_reg[15]_0 [5]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [6]),
        .Q(\hsize_vid_reg[15]_0 [6]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [7]),
        .Q(\hsize_vid_reg[15]_0 [7]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [8]),
        .Q(\hsize_vid_reg[15]_0 [8]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [9]),
        .Q(\hsize_vid_reg[15]_0 [9]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [0]),
        .Q(crnt_stride[0]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [10]),
        .Q(crnt_stride[10]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [11]),
        .Q(crnt_stride[11]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [12]),
        .Q(crnt_stride[12]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [13]),
        .Q(crnt_stride[13]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [14]),
        .Q(crnt_stride[14]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [15]),
        .Q(crnt_stride[15]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [1]),
        .Q(crnt_stride[1]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [2]),
        .Q(crnt_stride[2]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [3]),
        .Q(crnt_stride[3]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [4]),
        .Q(crnt_stride[4]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [5]),
        .Q(crnt_stride[5]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [6]),
        .Q(crnt_stride[6]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [7]),
        .Q(crnt_stride[7]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [8]),
        .Q(crnt_stride[8]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [9]),
        .Q(crnt_stride[9]),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'h08AA)) 
    \vsize_vid[12]_i_1 
       (.I0(prmtr_update_complete),
        .I1(s_fsync_d2),
        .I2(s_fsync_d1),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [0]),
        .Q(Q[0]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [10]),
        .Q(Q[10]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [11]),
        .Q(Q[11]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [12]),
        .Q(Q[12]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [1]),
        .Q(Q[1]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [2]),
        .Q(Q[2]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [3]),
        .Q(Q[3]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [4]),
        .Q(Q[4]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [5]),
        .Q(Q[5]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [6]),
        .Q(Q[6]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [7]),
        .Q(Q[7]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [8]),
        .Q(Q[8]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [9]),
        .Q(Q[9]),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    zero_hsize_err_i_2
       (.I0(zero_hsize_err_i_3_n_0),
        .I1(\hsize_vid_reg[15]_0 [9]),
        .I2(\hsize_vid_reg[15]_0 [10]),
        .I3(\hsize_vid_reg[15]_0 [11]),
        .I4(\hsize_vid_reg[15]_0 [8]),
        .I5(zero_hsize_err_i_4_n_0),
        .O(\hsize_vid_reg[9]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_3
       (.I0(\hsize_vid_reg[15]_0 [12]),
        .I1(\hsize_vid_reg[15]_0 [13]),
        .I2(\hsize_vid_reg[15]_0 [15]),
        .I3(\hsize_vid_reg[15]_0 [14]),
        .O(zero_hsize_err_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_4
       (.I0(\hsize_vid_reg[15]_0 [1]),
        .I1(\hsize_vid_reg[15]_0 [0]),
        .I2(\hsize_vid_reg[15]_0 [2]),
        .I3(\hsize_vid_reg[15]_0 [3]),
        .I4(zero_hsize_err_i_5_n_0),
        .O(zero_hsize_err_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_5
       (.I0(\hsize_vid_reg[15]_0 [6]),
        .I1(\hsize_vid_reg[15]_0 [7]),
        .I2(\hsize_vid_reg[15]_0 [4]),
        .I3(\hsize_vid_reg[15]_0 [5]),
        .O(zero_hsize_err_i_5_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    zero_vsize_err_i_1
       (.I0(Q[11]),
        .I1(load_new_addr),
        .I2(zero_vsize_err_i_3_n_0),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    zero_vsize_err_i_3
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[9]),
        .I4(zero_vsize_err_i_4_n_0),
        .I5(zero_vsize_err_i_5_n_0),
        .O(zero_vsize_err_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_4
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[8]),
        .I3(Q[4]),
        .O(zero_vsize_err_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_5
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[12]),
        .I3(Q[10]),
        .O(zero_vsize_err_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync
   (axis_clear_sft_rst_hold,
    SR,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    axis_soft_reset_re);
  output axis_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input axis_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire axis_clear_sft_rst_hold;
  wire axis_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1 
       (.I0(axis_clear_sft_rst_hold),
        .I1(axis_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync_1
   (axis_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    axis_min_count0,
    axis_clear_sft_rst_hold);
  output axis_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input axis_min_count0;
  input axis_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_soft_reset_re),
        .I2(axis_min_count0),
        .I3(axis_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync_2
   (lite_clear_sft_rst_hold,
    SR,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    lite_soft_reset_re);
  output lite_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input lite_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire lite_clear_sft_rst_hold;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1 
       (.I0(lite_clear_sft_rst_hold),
        .I1(lite_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync_5
   (lite_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    lite_min_count0,
    lite_clear_sft_rst_hold);
  output lite_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input lite_min_count0;
  input lite_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_soft_reset_re),
        .I2(lite_min_count0),
        .I3(lite_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync__parameterized0
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync__parameterized0_0
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    scndry_out,
    SR,
    s_soft_reset_i_reg,
    min_assert_sftrst,
    prmry_min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    prmry_min_count0,
    axis_min_assert_sftrst,
    s_axis_s2mm_aclk,
    m_axi_s2mm_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output scndry_out;
  output [0:0]SR;
  output s_soft_reset_i_reg;
  input min_assert_sftrst;
  input prmry_min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input prmry_min_count0;
  input axis_min_assert_sftrst;
  input s_axis_s2mm_aclk;
  input m_axi_s2mm_aclk;

  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  wire [0:0]SR;
  wire axis_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire p_level_in_d1_cdc_from;
  wire prmry_min_assert_sftrst;
  wire prmry_min_count0;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_reg;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
  LUT6 #(
    .INIT(64'h00FFFFFFF2F2F2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(prmry_min_count0),
        .I3(scndry_out),
        .I4(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I5(prmry_min_assert_sftrst),
        .O(s_soft_reset_i_reg));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1 
       (.I0(scndry_out),
        .I1(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I2(prmry_min_assert_sftrst),
        .I3(s_soft_reset_i_d1),
        .I4(s_soft_reset_i),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync__parameterized0_3
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync__parameterized0_4
   (scndry_out,
    lite_min_assert_sftrst,
    s_axi_lite_aclk,
    m_axi_s2mm_aclk);
  output scndry_out;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;
  input m_axi_s2mm_aclk;

  wire lite_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync__parameterized0_6
   (scndry_out,
    prmry_in,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync__parameterized0_7
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \dmacr_i_reg[0] ,
    prmry_in,
    prmry_reset2,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    reset_counts_reg,
    min_assert_sftrst,
    s_soft_reset_i,
    halt_i_reg_0,
    s2mm_dmacr,
    stop,
    s2mm_soft_reset,
    s2mm_axi2ip_wrce,
    D,
    assert_sftrst_d1,
    halt_i_reg_1,
    halt_i0,
    reset_counts,
    reset_counts_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    s_axi_lite_aclk,
    m_axi_s2mm_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \dmacr_i_reg[0] ;
  output prmry_in;
  output prmry_reset2;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output reset_counts_reg;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input halt_i_reg_0;
  input [0:0]s2mm_dmacr;
  input stop;
  input s2mm_soft_reset;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]D;
  input assert_sftrst_d1;
  input halt_i_reg_1;
  input halt_i0;
  input reset_counts;
  input reset_counts_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input s_axi_lite_aclk;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire reset_counts_reg_0;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmacr;
  wire s2mm_hrd_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire stop;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1 
       (.I0(s_soft_reset_i),
        .I1(s2mm_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1 
       (.I0(s2mm_hrd_resetn),
        .O(prmry_reset2));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1 
       (.I0(reset_counts),
        .I1(s2mm_soft_reset),
        .I2(reset_counts_reg_0),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1 
       (.I0(s2mm_soft_reset),
        .I1(s2mm_axi2ip_wrce),
        .I2(D),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1
       (.I0(prmry_in),
        .I1(halt_i_reg_1),
        .I2(halt_i_reg_0),
        .I3(s2mm_dmacr),
        .I4(halt_i0),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    run_stop_d1_i_1
       (.I0(s2mm_dmacr),
        .I1(s_soft_reset_i),
        .I2(s2mm_hrd_resetn),
        .I3(min_assert_sftrst),
        .I4(stop),
        .I5(s2mm_soft_reset),
        .O(\dmacr_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_s2mm_dm_prmry_resetn_inferred_i_1
       (.I0(min_assert_sftrst),
        .I1(s2mm_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_i_reg_0),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync__parameterized1
   (irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ,
    \dmacr_i_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_s2mm_aclk,
    D,
    s2mm_dmacr,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    stop,
    s2mm_ioc_irq_set,
    out,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    s2mm_dma_interr_set,
    dma_interr_reg,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_mismatch_err,
    lsize_err_reg,
    s2mm_fsize_more_or_sof_late_s,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    ch2_dly_irq_set,
    dly_irq_reg,
    lsize_more_mismatch_err,
    lsize_more_err_reg);
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ;
  output irqthresh_wren_i0;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  output \dmacr_i_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  output [5:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_s2mm_aclk;
  input [23:0]D;
  input [17:0]s2mm_dmacr;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input stop;
  input s2mm_ioc_irq_set;
  input [5:0]out;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input s2mm_dma_interr_set;
  input dma_interr_reg;
  input fsize_mismatch_err_s1;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;
  input \GEN_FOR_FLUSH.fsize_err_reg ;
  input lsize_mismatch_err;
  input lsize_err_reg;
  input s2mm_fsize_more_or_sof_late_s;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input ioc_irq_reg;
  input ch2_dly_irq_set;
  input dly_irq_reg;
  input lsize_more_mismatch_err;
  input lsize_more_err_reg;

  wire [23:0]D;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire [0:0]SR;
  wire ch2_dly_irq_set;
  wire dly_irq_reg;
  wire dma_interr_reg;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire \dmacr_i[1]_i_2_n_0 ;
  wire \dmacr_i_reg[2] ;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire fsize_mismatch_err_s1;
  wire ioc_irq_reg;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_s2mm;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire \reg_module_vsize[12]_i_2_n_0 ;
  wire [5:0]s2mm_axi2ip_wrce;
  wire s2mm_dma_interr_set;
  wire [17:0]s2mm_dmacr;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_ioc_irq_set;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire stop;
  wire wvalid;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1 
       (.I0(out[2]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\dmacr_i[1]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[1]));
  LUT6 #(
    .INIT(64'hF6FFFFF6F0F0F0F0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1 
       (.I0(D[16]),
        .I1(s2mm_dmacr[10]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ),
        .I3(s2mm_dmacr[11]),
        .I4(D[17]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(irqdelay_wren_i0));
  LUT6 #(
    .INIT(64'hF6FFFFF6F0F0F0F0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2 
       (.I0(D[18]),
        .I1(s2mm_dmacr[12]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ),
        .I3(s2mm_dmacr[13]),
        .I4(D[19]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6F0F0F0F0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3 
       (.I0(D[20]),
        .I1(s2mm_dmacr[14]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ),
        .I3(s2mm_dmacr[15]),
        .I4(D[21]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h6FF60000)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4 
       (.I0(s2mm_dmacr[16]),
        .I1(D[22]),
        .I2(s2mm_dmacr[17]),
        .I3(D[23]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0002FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ),
        .I1(D[10]),
        .I2(D[9]),
        .I3(D[8]),
        .I4(s2mm_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2 
       (.I0(D[13]),
        .I1(D[14]),
        .I2(D[11]),
        .I3(D[12]),
        .I4(D[15]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6F0F0F0F0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1 
       (.I0(D[8]),
        .I1(s2mm_dmacr[2]),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ),
        .I3(s2mm_dmacr[3]),
        .I4(D[9]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(irqthresh_wren_i0));
  LUT6 #(
    .INIT(64'hF6FFFFF6F0F0F0F0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2 
       (.I0(D[10]),
        .I1(s2mm_dmacr[4]),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ),
        .I3(s2mm_dmacr[5]),
        .I4(D[11]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6F0F0F0F0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3 
       (.I0(D[12]),
        .I1(s2mm_dmacr[6]),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ),
        .I3(s2mm_dmacr[7]),
        .I4(D[13]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h6FF60000)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4 
       (.I0(s2mm_dmacr[8]),
        .I1(D[14]),
        .I2(s2mm_dmacr[9]),
        .I3(D[15]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(prepare_wrce_pulse_s2mm),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3 
       (.I0(p_in_d1_cdc_from),
        .I1(prepare_wrce_d1),
        .I2(lite_wr_addr_phase_finished_data_phase_started),
        .I3(wvalid),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[5]));
  LUT5 #(
    .INIT(32'hFFF7FFF0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.fsize_err_i_1 
       (.I0(D[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(fsize_mismatch_err_s1),
        .I3(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .I4(\GEN_FOR_FLUSH.fsize_err_reg ),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_1 
       (.I0(D[4]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(s2mm_fsize_more_or_sof_late_s),
        .I3(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1 
       (.I0(D[6]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(ch2_dly_irq_set),
        .I3(dly_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dma_interr_i_1 
       (.I0(D[1]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(s2mm_dma_interr_set),
        .I3(dma_interr_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1 
       (.I0(D[5]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(s2mm_ioc_irq_set),
        .I3(ioc_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_err_i_1 
       (.I0(D[3]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(lsize_mismatch_err),
        .I3(lsize_err_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_more_err_i_1 
       (.I0(D[7]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I2(lsize_more_mismatch_err),
        .I3(lsize_more_err_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[4]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    dma_interr_i_2
       (.I0(out[2]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\dmacr_i[1]_i_2_n_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i[0]_i_2_n_0 ),
        .I1(s2mm_soft_reset),
        .I2(s2mm_prmry_resetn),
        .O(\dmacr_i_reg[2] ));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    \dmacr_i[0]_i_2 
       (.I0(stop),
        .I1(D[0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .I3(s2mm_dmacr[0]),
        .I4(s2mm_ioc_irq_set),
        .I5(s2mm_dmacr[1]),
        .O(\dmacr_i[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \dmacr_i[1]_i_1 
       (.I0(out[2]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\dmacr_i[1]_i_2_n_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dmacr_i[1]_i_2 
       (.I0(out[3]),
        .I1(prepare_wrce_pulse_s2mm),
        .I2(out[4]),
        .O(\dmacr_i[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    prmtr_updt_complete_i_i_1
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .I3(s2mm_dmacr[0]),
        .I4(s2mm_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ptr_ref_i[4]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[5]),
        .I3(out[2]),
        .I4(\dmacr_i[1]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \reg_module_hsize[15]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \reg_module_vsize[12]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \reg_module_vsize[12]_i_2 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(prepare_wrce_pulse_s2mm),
        .I3(out[4]),
        .I4(out[5]),
        .O(\reg_module_vsize[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_vdma_0_0_cdc_sync__parameterized2
   (s2mm_introut,
    prmry_reset2,
    s2mm_ip2axi_introut,
    m_axi_s2mm_aclk,
    SR,
    s_axi_lite_aclk);
  output s2mm_introut;
  input prmry_reset2;
  input s2mm_ip2axi_introut;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input s_axi_lite_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s2mm_introut;
  wire s2mm_ip2axi_introut;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s2mm_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_introut),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_vdma_0_0_cntr_incr_decr_addn_f
   (\sig_addr_posted_cntr_reg[2] ,
    sig_halt_reg_reg,
    sig_next_calc_error_reg_reg,
    E,
    fifo_full_p1,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_dqual_reg_full_reg,
    sig_addr_posted_cntr,
    sig_wsc2mstr_halt_pipe,
    sig_next_calc_error_reg_reg_0,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg_reg_1,
    sig_next_sequential_reg,
    sig_data2skid_wlast,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_2,
    sig_dbeat_cntr_eq_0__2,
    sig_wr_fifo,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[0]_0 ,
    sig_addr_chan_rdy0,
    \sig_dbeat_cntr_reg[0]_1 ,
    sig_halt_reg_dly3,
    sig_last_mmap_dbeat_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_halt_reg_reg;
  output sig_next_calc_error_reg_reg;
  output [0:0]E;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_dqual_reg_full_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_wsc2mstr_halt_pipe;
  input sig_next_calc_error_reg_reg_0;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg_reg_1;
  input sig_next_sequential_reg;
  input sig_data2skid_wlast;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg_reg_2;
  input sig_dbeat_cntr_eq_0__2;
  input sig_wr_fifo;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input sig_addr_chan_rdy0;
  input \sig_dbeat_cntr_reg[0]_1 ;
  input sig_halt_reg_dly3;
  input sig_last_mmap_dbeat_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_addr_chan_rdy0;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_posted_cntr_eq_0__1;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0__2;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire \sig_dbeat_cntr_reg[0]_1 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_i_4_n_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_calc_error_reg_reg_1;
  wire sig_next_calc_error_reg_reg_2;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wsc2mstr_halt_pipe;

  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__0
       (.I0(sig_rd_empty),
        .I1(\sig_addr_posted_cntr_reg[2] ),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(sig_rd_empty),
        .I1(\sig_addr_posted_cntr_reg[2] ),
        .I2(sig_mstr2data_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\sig_addr_posted_cntr_reg[2] ),
        .I3(sig_rd_empty),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\sig_addr_posted_cntr_reg[2] ),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_halt_reg_reg),
        .I1(sig_dbeat_cntr_eq_0__2),
        .I2(\sig_addr_posted_cntr_reg[2] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(\sig_addr_posted_cntr_reg[2] ),
        .I1(sig_next_calc_error_reg_reg_2),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'h00080000FFFFFFFF)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_data2skid_wlast),
        .I1(sig_halt_reg_reg),
        .I2(\sig_addr_posted_cntr_reg[2] ),
        .I3(sig_next_calc_error_reg_reg_0),
        .I4(sig_dqual_reg_full),
        .I5(sig_next_calc_error_reg_reg_2),
        .O(sig_next_calc_error_reg_reg));
  LUT6 #(
    .INIT(64'h0000000000001555)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_next_calc_error_reg_i_4_n_0),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_wsc2mstr_halt_pipe),
        .I5(sig_rd_empty),
        .O(\sig_addr_posted_cntr_reg[2] ));
  LUT6 #(
    .INIT(64'h00000E0000000000)) 
    sig_next_calc_error_reg_i_3
       (.I0(\sig_dbeat_cntr_reg[0] ),
        .I1(\sig_dbeat_cntr_reg[0]_0 ),
        .I2(sig_next_calc_error_reg_reg_0),
        .I3(sig_dqual_reg_full_reg),
        .I4(sig_addr_chan_rdy0),
        .I5(\sig_dbeat_cntr_reg[0]_1 ),
        .O(sig_halt_reg_reg));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_next_calc_error_reg_reg_0),
        .I1(sig_dqual_reg_empty),
        .I2(sig_next_calc_error_reg_reg_1),
        .I3(sig_halt_reg_reg),
        .I4(sig_next_sequential_reg),
        .O(sig_next_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000A2A0A2A0A2A)) 
    sig_next_calc_error_reg_i_6
       (.I0(sig_dqual_reg_full),
        .I1(sig_addr_posted_cntr_eq_0__1),
        .I2(sig_halt_reg_dly3),
        .I3(sig_next_calc_error_reg_reg_0),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(\sig_dbeat_cntr_reg[0] ),
        .O(sig_dqual_reg_full_reg));
  LUT3 #(
    .INIT(8'h01)) 
    sig_next_calc_error_reg_i_8
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_eq_0__1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_10
   (fifo_full_p1,
    Q,
    m_axis_s2mm_sts_tready,
    sig_wr_fifo,
    sig_wsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input m_axis_s2mm_sts_tready;
  input sig_wr_fifo;
  input sig_wsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_inhibit_rdy_n;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__1
       (.I0(Q[2]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[2]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(sig_wsc2stat_status_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(m_axis_s2mm_sts_tready),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m_axis_s2mm_sts_tready),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_11
   (sig_halt_reg_reg,
    fifo_full_p1,
    Q,
    sig_calc_error_reg_reg,
    FIFO_Full_reg,
    sig_wr_fifo,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_halt_reg_reg;
  output fifo_full_p1;
  output [1:0]Q;
  input sig_calc_error_reg_reg;
  input FIFO_Full_reg;
  input sig_wr_fifo;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_calc_error_reg_reg;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0451510000000000)) 
    FIFO_Full_i_1__6
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg),
        .I2(sig_calc_error_reg_reg),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(sig_halt_reg_reg),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[0]),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(sig_halt_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7F7F7F80018080)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_calc_error_reg_reg),
        .I4(FIFO_Full_reg),
        .I5(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_calc_error_reg_reg),
        .I1(FIFO_Full_reg),
        .I2(sig_rd_empty),
        .O(sig_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_12
   (\INFERRED_GEN.cnt_i_reg[2]_0 ,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    fifo_full_p1,
    D,
    sig_cmdcntl_sm_state_ns111_out__1,
    out,
    sig_need_cmd_flush,
    sig_sm_pop_cmd_fifo,
    sig_wr_fifo,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output [2:0]Q;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output fifo_full_p1;
  output [1:0]D;
  input sig_cmdcntl_sm_state_ns111_out__1;
  input [0:0]out;
  input sig_need_cmd_flush;
  input sig_sm_pop_cmd_fifo;
  input sig_wr_fifo;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [1:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_cmdcntl_sm_state_ns111_out__1;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__4
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h33330000008FFFFF)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I2(sig_cmdcntl_sm_state_ns111_out__1),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(sig_need_cmd_flush),
        .I1(Q[2]),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(sig_cmdcntl_sm_state_ns111_out__1),
        .I1(Q[2]),
        .I2(out),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000540000FF4400)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(Q[2]),
        .I1(out),
        .I2(sig_need_cmd_flush),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(sig_mstr2dre_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_9
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_wr_fifo,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_wr_fifo;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0451510000000000)) 
    FIFO_Full_i_1
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h77777E7788888188)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7F7F7F80018080)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__2
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_s2mm_bvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(m_axi_s2mm_bvalid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(sig_push_coelsc_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0_8
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    Q,
    fifo_full_p1,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_wr_fifo,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [3:0]Q;
  output fifo_full_p1;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_wr_fifo;
  input [0:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__3
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h4500BAFFBAFF4500)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[3]),
        .I1(out),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(sig_coelsc_reg_empty),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[3]),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1
   (\INFERRED_GEN.cnt_i_reg[4]_0 ,
    Q,
    \INFERRED_GEN.cnt_i_reg[4]_1 ,
    E,
    sig_strm_tready1_out,
    SS,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    lsig_set_eop,
    fifo_full_p1,
    sig_eop_halt_xfer,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    out,
    sig_eop_sent_reg,
    lsig_cmd_fetch_pause,
    sig_scatter2drc_eop,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    lsig_strm_eop_asserted8_out,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \sig_mssa_index_reg_out_reg[0] ,
    sig_gated_fifo_freeze_out__1,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    \INFERRED_GEN.cnt_i_reg[1]_3 ,
    m_axi_s2mm_aclk);
  output \INFERRED_GEN.cnt_i_reg[4]_0 ;
  output [4:0]Q;
  output \INFERRED_GEN.cnt_i_reg[4]_1 ;
  output [0:0]E;
  output sig_strm_tready1_out;
  output [0:0]SS;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output lsig_set_eop;
  output fifo_full_p1;
  input sig_eop_halt_xfer;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input out;
  input sig_eop_sent_reg;
  input lsig_cmd_fetch_pause;
  input sig_scatter2drc_eop;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input lsig_strm_eop_asserted8_out;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input sig_gated_fifo_freeze_out__1;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input \INFERRED_GEN.cnt_i_reg[1]_3 ;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire FIFO_Full_i_2_n_0;
  wire FIFO_Full_i_3_n_0;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_4_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_3 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_1 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_cmd_fetch_pause;
  wire lsig_dre_load_beat__0;
  wire lsig_set_eop;
  wire lsig_strm_eop_asserted8_out;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_gated_fifo_freeze_out__1;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_eop;
  wire sig_sm_pop_cmd_fifo;
  wire sig_strm_tready1_out;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h1000001000021000)) 
    FIFO_Full_i_1__5
       (.I0(Q[4]),
        .I1(FIFO_Full_i_2_n_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i[4]_i_4_n_0 ),
        .I5(FIFO_Full_i_3_n_0),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hD7D7D7D77ED7D7D7)) 
    FIFO_Full_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I5(Q[4]),
        .O(FIFO_Full_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF40404040404000)) 
    FIFO_Full_i_3
       (.I0(Q[4]),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sig_wr_fifo),
        .O(FIFO_Full_i_3_n_0));
  LUT6 #(
    .INIT(64'h10000000FFFFFFFF)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2 
       (.I0(Q[4]),
        .I1(sig_eop_halt_xfer),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I4(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .I5(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .O(\INFERRED_GEN.cnt_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000FF0080008000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(lsig_dre_load_beat__0),
        .I1(lsig_cmd_fetch_pause),
        .I2(sig_scatter2drc_eop),
        .I3(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I4(sig_sm_pop_cmd_fifo),
        .I5(sig_need_cmd_flush),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ));
  LUT4 #(
    .INIT(16'h1000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_2 
       (.I0(Q[4]),
        .I1(sig_eop_halt_xfer),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .O(lsig_dre_load_beat__0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_eop_halt_xfer),
        .I3(Q[4]),
        .I4(lsig_strm_eop_asserted8_out),
        .O(lsig_set_eop));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 
       (.I0(Q[4]),
        .I1(sig_eop_halt_xfer),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_3 ),
        .O(\INFERRED_GEN.cnt_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0400FBFFFBFF0400)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[4]),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I2(sig_eop_halt_xfer),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h7777E77788881888)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i[4]_i_4_n_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i[4]_i_4_n_0 ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .O(SS));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\INFERRED_GEN.cnt_i[4]_i_4_n_0 ),
        .I5(Q[4]),
        .O(addr_i_p1[4]));
  LUT6 #(
    .INIT(64'h88888E8888888888)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I4(sig_eop_halt_xfer),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \INFERRED_GEN.cnt_i[4]_i_4 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(sig_eop_halt_xfer),
        .I2(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I3(Q[4]),
        .O(\INFERRED_GEN.cnt_i[4]_i_4_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(sig_strm_tready1_out),
        .I1(out),
        .O(E));
  LUT5 #(
    .INIT(32'hCCCCCCCE)) 
    \sig_data_reg_out[31]_i_3 
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I1(\sig_mssa_index_reg_out_reg[0] ),
        .I2(sig_gated_fifo_freeze_out__1),
        .I3(sig_eop_halt_xfer),
        .I4(Q[4]),
        .O(sig_strm_tready1_out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_vdma_0_0_dynshreg_f
   (sig_wr_fifo,
    out,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] ,
    sig_inhibit_rdy_n,
    \sig_input_addr_reg_reg[31]_0 ,
    Q,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output [49:0]out;
  input s_axis_s2mm_cmd_tvalid;
  input \sig_input_addr_reg_reg[31] ;
  input sig_inhibit_rdy_n;
  input [48:0]\sig_input_addr_reg_reg[31]_0 ;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire \sig_input_addr_reg_reg[31] ;
  wire [48:0]\sig_input_addr_reg_reg[31]_0 ;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(s_axis_s2mm_cmd_tvalid),
        .I1(\sig_input_addr_reg_reg[31] ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [43]),
        .Q(out[44]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_vdma_0_0_dynshreg_f__parameterized0
   (undrflo_err0,
    ovrflo_err0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_wr_fifo,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    Q,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ,
    sig_wsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    m_axi_s2mm_aclk);
  output undrflo_err0;
  output ovrflo_err0;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output sig_wr_fifo;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input [2:0]Q;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ;
  input sig_wsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [19:0]in;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/uf_err1 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:4]m_axis_s2mm_sts_tdata;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_1 
       (.I0(s2mm_halt),
        .I1(s2mm_soft_reset),
        .I2(dma_err),
        .I3(Q[2]),
        .I4(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2 ),
        .I5(m_axis_s2mm_sts_tdata[31]),
        .O(ovrflo_err0));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [15]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5 
       (.I0(m_axis_s2mm_sts_tdata[22]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [14]),
        .I2(m_axis_s2mm_sts_tdata[21]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [13]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [12]),
        .I5(m_axis_s2mm_sts_tdata[20]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6 
       (.I0(m_axis_s2mm_sts_tdata[19]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [11]),
        .I2(m_axis_s2mm_sts_tdata[18]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [10]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [9]),
        .I5(m_axis_s2mm_sts_tdata[17]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7 
       (.I0(m_axis_s2mm_sts_tdata[16]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [8]),
        .I2(m_axis_s2mm_sts_tdata[15]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [7]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [6]),
        .I5(m_axis_s2mm_sts_tdata[14]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8 
       (.I0(m_axis_s2mm_sts_tdata[13]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [5]),
        .I2(m_axis_s2mm_sts_tdata[12]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [4]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [3]),
        .I5(m_axis_s2mm_sts_tdata[11]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9 
       (.I0(m_axis_s2mm_sts_tdata[10]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [2]),
        .I2(m_axis_s2mm_sts_tdata[8]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [0]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [1]),
        .I5(m_axis_s2mm_sts_tdata[9]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED [3:2],\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 }));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/uf_err1 ),
        .I1(s2mm_halt),
        .I2(s2mm_soft_reset),
        .I3(dma_err),
        .I4(Q[2]),
        .O(undrflo_err0));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [15]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_5 
       (.I0(m_axis_s2mm_sts_tdata[22]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [14]),
        .I2(m_axis_s2mm_sts_tdata[21]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [13]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [12]),
        .I5(m_axis_s2mm_sts_tdata[20]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_6 
       (.I0(m_axis_s2mm_sts_tdata[19]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [11]),
        .I2(m_axis_s2mm_sts_tdata[18]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [10]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [9]),
        .I5(m_axis_s2mm_sts_tdata[17]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_7 
       (.I0(m_axis_s2mm_sts_tdata[16]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [8]),
        .I2(m_axis_s2mm_sts_tdata[15]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [7]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [6]),
        .I5(m_axis_s2mm_sts_tdata[14]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_8 
       (.I0(m_axis_s2mm_sts_tdata[13]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [5]),
        .I2(m_axis_s2mm_sts_tdata[12]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [4]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [3]),
        .I5(m_axis_s2mm_sts_tdata[11]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_9 
       (.I0(m_axis_s2mm_sts_tdata[10]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [2]),
        .I2(m_axis_s2mm_sts_tdata[8]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [0]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [1]),
        .I5(m_axis_s2mm_sts_tdata[9]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED [3:2],\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/uf_err1 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 }));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(m_axis_s2mm_sts_tdata[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(m_axis_s2mm_sts_tdata[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(m_axis_s2mm_sts_tdata[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(m_axis_s2mm_sts_tdata[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(m_axis_s2mm_sts_tdata[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(m_axis_s2mm_sts_tdata[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(m_axis_s2mm_sts_tdata[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(m_axis_s2mm_sts_tdata[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(m_axis_s2mm_sts_tdata[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(m_axis_s2mm_sts_tdata[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(m_axis_s2mm_sts_tdata[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(m_axis_s2mm_sts_tdata[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(m_axis_s2mm_sts_tdata[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(m_axis_s2mm_sts_tdata[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(m_axis_s2mm_sts_tdata[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(m_axis_s2mm_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(m_axis_s2mm_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(m_axis_s2mm_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(m_axis_s2mm_sts_tdata[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(m_axis_s2mm_sts_tdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1
       (.I0(m_axis_s2mm_sts_tdata[5]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1
       (.I0(m_axis_s2mm_sts_tdata[4]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1
       (.I0(m_axis_s2mm_sts_tdata[6]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_vdma_0_0_dynshreg_f__parameterized1
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    in,
    out,
    sel,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]in;
  input [0:0]out;
  input sel;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:2]addr;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire [0:0]out;
  wire sel;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(in[0]),
        .I1(sig_wresp_sfifo_out[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(out),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(in[1]),
        .I1(sig_wresp_sfifo_out[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(out),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_vdma_0_0_dynshreg_f__parameterized2
   (D,
    sig_wr_fifo,
    out,
    E,
    sig_coelsc_interr_reg0,
    \INFERRED_GEN.cnt_i_reg[3] ,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_data2wsc_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 ,
    m_axi_s2mm_aclk);
  output [2:0]D;
  output sig_wr_fifo;
  output [18:0]out;
  output [0:0]E;
  output sig_coelsc_interr_reg0;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [3:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input sig_data2wsc_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 ;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [3:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire \sig_wdc_statcnt[3]_i_3_n_0 ;
  wire sig_wr_fifo;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(in),
        .I1(out[0]),
        .O(sig_coelsc_interr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h2300)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(out[0]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [3]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I3(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[3] ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][15]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][16]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][17]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][18]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][18]_srl6_i_1 
       (.I0(sig_data2wsc_valid),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 [9]),
        .Q(out[9]));
  LUT6 #(
    .INIT(64'hDD2022DDDD2222DD)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6666666666466662)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF2000FFBA0045)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(Q[0]),
        .I1(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \sig_wdc_statcnt[3]_i_3 
       (.I0(sig_coelsc_reg_empty),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I2(out[0]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [3]),
        .O(\sig_wdc_statcnt[3]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_vdma_0_0_dynshreg_f__parameterized3
   (\INFERRED_GEN.cnt_i_reg[2] ,
    out,
    sig_wr_fifo,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    Q,
    sig_mstr2dre_cmd_valid,
    sig_curr_eof_reg_reg,
    sig_curr_eof_reg_reg_0,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ,
    sig_sm_pop_cmd_fifo_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_cmdcntl_sm_state_ns111_out__1,
    sig_sm_ld_dre_cmd_reg,
    in,
    m_axi_s2mm_aclk);
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [20:0]out;
  output sig_wr_fifo;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [0:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input [2:0]Q;
  input sig_mstr2dre_cmd_valid;
  input sig_curr_eof_reg_reg;
  input sig_curr_eof_reg_reg_0;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ;
  input [2:0]sig_sm_pop_cmd_fifo_reg;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input sig_cmdcntl_sm_state_ns111_out__1;
  input sig_sm_ld_dre_cmd_reg;
  input [21:0]in;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [21:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [20:0]out;
  wire [26:26]sig_cmd_fifo_data_out;
  wire sig_cmdcntl_sm_state_ns111_out__1;
  wire sig_curr_eof_reg_reg;
  wire sig_curr_eof_reg_reg_0;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [2:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_4 
       (.I0(out[19]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000F4C43404)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(sig_cmd_fifo_data_out),
        .I1(sig_sm_pop_cmd_fifo_reg[1]),
        .I2(sig_sm_pop_cmd_fifo_reg[0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ),
        .I5(sig_sm_pop_cmd_fifo_reg[2]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(out[19]),
        .I1(Q[2]),
        .I2(sig_need_cmd_flush),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000AABA)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(lsig_cmd_fetch_pause),
        .I1(sig_need_cmd_flush),
        .I2(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .I3(sig_cmd_fifo_data_out),
        .I4(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_mstr2dre_cmd_valid),
        .I1(sig_curr_eof_reg_reg),
        .I2(sig_curr_eof_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  LUT6 #(
    .INIT(64'h0000040004000400)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(sig_sm_pop_cmd_fifo_reg[2]),
        .I1(sig_sm_pop_cmd_fifo_reg[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[2] ),
        .I3(sig_cmdcntl_sm_state_ns111_out__1),
        .I4(sig_sm_pop_cmd_fifo_reg[1]),
        .I5(sig_sm_ld_dre_cmd_reg),
        .O(sig_sm_ld_dre_cmd_ns));
  LUT6 #(
    .INIT(64'h0404040004000400)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(sig_sm_pop_cmd_fifo_reg[2]),
        .I1(sig_sm_pop_cmd_fifo_reg[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[2] ),
        .I3(sig_cmdcntl_sm_state_ns111_out__1),
        .I4(sig_sm_pop_cmd_fifo_reg[1]),
        .I5(sig_sm_ld_dre_cmd_reg),
        .O(sig_sm_pop_cmd_fifo_ns));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_vdma_0_0_dynshreg_f__parameterized4
   (\sig_strb_reg_out_reg[1] ,
    \storage_data_reg[8] ,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[2] ,
    sig_wr_fifo,
    \sig_strb_reg_out_reg[1]_0 ,
    \sig_strb_reg_out_reg[2]_0 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_inhibit_rdy_n,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    Q,
    m_axi_s2mm_aclk);
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [8:0]\storage_data_reg[8] ;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[2] ;
  output sig_wr_fifo;
  output [0:0]\sig_strb_reg_out_reg[1]_0 ;
  output [0:0]\sig_strb_reg_out_reg[2]_0 ;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_inhibit_rdy_n;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input [3:0]Q;
  input m_axi_s2mm_aclk;

  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire sig_inhibit_rdy_n;
  wire [3:3]sig_scatter2dre_tstrb;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[1]_0 ;
  wire [0:0]\sig_strb_reg_out_reg[2] ;
  wire [0:0]\sig_strb_reg_out_reg[2]_0 ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [8:0]\storage_data_reg[8] ;

  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [0]),
        .I1(\storage_data_reg[8] [0]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .O(\sig_strb_reg_out_reg[0] ));
  LUT6 #(
    .INIT(64'h0000070007000700)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3 
       (.I0(\storage_data_reg[8] [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .I2(sig_scatter2dre_tstrb),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I4(\storage_data_reg[8] [2]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .O(\sig_strb_reg_out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .I1(\storage_data_reg[8] [1]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .O(\sig_strb_reg_out_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0700)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3 
       (.I0(\storage_data_reg[8] [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .I2(sig_scatter2dre_tstrb),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .O(\sig_strb_reg_out_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4 
       (.I0(\storage_data_reg[8] [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [3]),
        .O(sig_scatter2dre_tstrb));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .I1(\storage_data_reg[8] [2]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .O(\sig_strb_reg_out_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [3]),
        .I1(\storage_data_reg[8] [3]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .O(\sig_strb_reg_out_reg[3] ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 [8]),
        .Q(\storage_data_reg[8] [8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 [7]),
        .Q(\storage_data_reg[8] [7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 [6]),
        .Q(\storage_data_reg[8] [6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 [5]),
        .Q(\storage_data_reg[8] [5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 [4]),
        .Q(\storage_data_reg[8] [4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 [3]),
        .Q(\storage_data_reg[8] [3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 [2]),
        .Q(\storage_data_reg[8] [2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 [1]),
        .Q(\storage_data_reg[8] [1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 [0]),
        .Q(\storage_data_reg[8] [0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][8]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_vdma_0_0_dynshreg_f__parameterized5
   (sig_wr_fifo,
    out,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    in,
    Q,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output [43:0]out;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input [41:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [43:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[40]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg),
        .I2(sig_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[41]),
        .Q(out[43]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_vdma_0_0_dynshreg_f__parameterized6
   (D,
    out,
    sig_first_dbeat_reg,
    sig_new_len_eq_0__6,
    \sig_dbeat_cntr_reg[6] ,
    sig_wr_fifo,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_single_dbeat,
    \sig_dbeat_cntr_reg[0] ,
    Q,
    \sig_dbeat_cntr_reg[6]_0 ,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    sig_next_calc_error_reg_reg_1,
    sig_next_calc_error_reg_reg_2,
    m_axi_s2mm_aclk);
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output sig_new_len_eq_0__6;
  output [7:0]\sig_dbeat_cntr_reg[6] ;
  output sig_wr_fifo;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_single_dbeat;
  input \sig_dbeat_cntr_reg[0] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6]_0 ;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input [13:0]sig_next_calc_error_reg_reg_1;
  input [1:0]sig_next_calc_error_reg_reg_2;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire [14:7]sig_cmd_fifo_data_out;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[6]_0 ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_last_dbeat_i_5_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_new_len_eq_0__6;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [13:0]sig_next_calc_error_reg_reg_1;
  wire [1:0]sig_next_calc_error_reg_reg_2;
  wire sig_single_dbeat;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[13]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[12]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[10]),
        .Q(sig_cmd_fifo_data_out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[9]),
        .Q(sig_cmd_fifo_data_out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[8]),
        .Q(sig_cmd_fifo_data_out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[7]),
        .Q(sig_cmd_fifo_data_out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[6]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[5]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[4]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[3]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[11]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(sig_next_calc_error_reg_reg_2[0]),
        .A1(sig_next_calc_error_reg_reg_2[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(Q[0]),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .O(\sig_dbeat_cntr_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hAAC3)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\sig_dbeat_cntr_reg[0] ),
        .O(\sig_dbeat_cntr_reg[6] [1]));
  LUT5 #(
    .INIT(32'hAAAAFC03)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\sig_dbeat_cntr_reg[0] ),
        .O(\sig_dbeat_cntr_reg[6] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFC0003)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\sig_dbeat_cntr_reg[0] ),
        .O(\sig_dbeat_cntr_reg[6] [3]));
  LUT4 #(
    .INIT(16'hAAC3)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_cmd_fifo_data_out[11]),
        .I1(\sig_dbeat_cntr_reg[4] ),
        .I2(Q[4]),
        .I3(\sig_dbeat_cntr_reg[0] ),
        .O(\sig_dbeat_cntr_reg[6] [4]));
  LUT4 #(
    .INIT(16'hAAC3)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_cmd_fifo_data_out[12]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(Q[5]),
        .I3(\sig_dbeat_cntr_reg[0] ),
        .O(\sig_dbeat_cntr_reg[6] [5]));
  LUT4 #(
    .INIT(16'hAAC3)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_cmd_fifo_data_out[13]),
        .I1(\sig_dbeat_cntr_reg[6]_0 ),
        .I2(Q[6]),
        .I3(\sig_dbeat_cntr_reg[0] ),
        .O(\sig_dbeat_cntr_reg[6] [6]));
  LUT5 #(
    .INIT(32'hAAAAFC03)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_cmd_fifo_data_out[14]),
        .I1(Q[6]),
        .I2(\sig_dbeat_cntr_reg[6]_0 ),
        .I3(Q[7]),
        .I4(\sig_dbeat_cntr_reg[0] ),
        .O(\sig_dbeat_cntr_reg[6] [7]));
  LUT5 #(
    .INIT(32'h303000A0)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_new_len_eq_0__6),
        .I2(sig_first_dbeat_reg_1),
        .I3(sig_single_dbeat),
        .I4(\sig_dbeat_cntr_reg[0] ),
        .O(sig_first_dbeat_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_last_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[12]),
        .I1(sig_cmd_fifo_data_out[11]),
        .I2(sig_cmd_fifo_data_out[13]),
        .I3(sig_cmd_fifo_data_out[14]),
        .I4(sig_last_dbeat_i_5_n_0),
        .O(sig_new_len_eq_0__6));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_5
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_cmd_fifo_data_out[10]),
        .I2(sig_cmd_fifo_data_out[7]),
        .I3(sig_cmd_fifo_data_out[8]),
        .O(sig_last_dbeat_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_strt_strb_reg[3]_i_1 
       (.I0(out[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_f
   (E,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    cmnd_wr,
    sig_inhibit_rdy_n,
    s2mm_halt,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output [0:0]E;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input cmnd_wr;
  input sig_inhibit_rdy_n;
  input s2mm_halt;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_stream_rst;

  design_1_axi_vdma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.E(E),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_f__parameterized0
   (undrflo_err0,
    Q,
    ovrflo_err0,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_wsc2mstr_halt_pipe,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output sig_wsc2mstr_halt_pipe;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2mstr_halt_pipe;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2mstr_halt_pipe(sig_wsc2mstr_halt_pipe),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_f__parameterized1
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    m_axi_s2mm_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    in,
    out,
    \sig_addr_posted_cntr_reg[3] ,
    Q,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bready_0,
    m_axi_s2mm_bvalid,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [1:0]in;
  input [0:0]out;
  input \sig_addr_posted_cntr_reg[3] ;
  input [3:0]Q;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bready_0;
  input m_axi_s2mm_bvalid;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire \sig_addr_posted_cntr_reg[3] ;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[3] (\sig_addr_posted_cntr_reg[3] ),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    D,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    sig_wsc2data_ready,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_data2wsc_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 );
  output FIFO_Full_reg;
  output [2:0]D;
  output [18:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output sig_wsc2data_ready;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_data2wsc_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_stream_rst;
  wire sig_wsc2data_ready;

  design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2data_ready(sig_wsc2data_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_f__parameterized3
   (FIFO_Full_reg,
    Q,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmdcntl_sm_state_ns111_out__1,
    sig_need_cmd_flush,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    lsig_cmd_fetch_pause,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ,
    sig_sm_pop_cmd_fifo_reg,
    in);
  output FIFO_Full_reg;
  output [0:0]Q;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [19:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmdcntl_sm_state_ns111_out__1;
  input sig_need_cmd_flush;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input lsig_cmd_fetch_pause;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ;
  input [2:0]sig_sm_pop_cmd_fifo_reg;
  input [21:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [21:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [19:0]out;
  wire sig_cmdcntl_sm_state_ns111_out__1;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [2:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;

  design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmdcntl_sm_state_ns111_out__1(sig_cmdcntl_sm_state_ns111_out__1),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_f__parameterized4
   (FIFO_Full_reg,
    sig_eop_sent_reg_reg,
    \INFERRED_GEN.cnt_i_reg[4] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    E,
    sig_strm_tready1_out,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    lsig_set_eop,
    \sig_strb_reg_out_reg[1] ,
    \storage_data_reg[8] ,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[2] ,
    \sig_strb_reg_out_reg[1]_0 ,
    \sig_strb_reg_out_reg[2]_0 ,
    m_axi_s2mm_aclk,
    sig_eop_halt_xfer,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    out,
    sig_eop_sent_reg,
    lsig_cmd_fetch_pause,
    sig_scatter2drc_eop,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    lsig_strm_eop_asserted8_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \sig_mssa_index_reg_out_reg[0] ,
    sig_gated_fifo_freeze_out__1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    slice_insert_valid,
    sig_inhibit_rdy_n,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 );
  output FIFO_Full_reg;
  output sig_eop_sent_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[4]_0 ;
  output [0:0]E;
  output sig_strm_tready1_out;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output lsig_set_eop;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [8:0]\storage_data_reg[8] ;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[2] ;
  output [0:0]\sig_strb_reg_out_reg[1]_0 ;
  output [0:0]\sig_strb_reg_out_reg[2]_0 ;
  input m_axi_s2mm_aclk;
  input sig_eop_halt_xfer;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input out;
  input sig_eop_sent_reg;
  input lsig_cmd_fetch_pause;
  input sig_scatter2drc_eop;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input lsig_strm_eop_asserted8_out;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input sig_gated_fifo_freeze_out__1;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input slice_insert_valid;
  input sig_inhibit_rdy_n;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [0:0]Q;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_eop;
  wire lsig_strm_eop_asserted8_out;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_gated_fifo_freeze_out__1;
  wire sig_inhibit_rdy_n;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_eop;
  wire sig_sm_pop_cmd_fifo;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[1]_0 ;
  wire [0:0]\sig_strb_reg_out_reg[2] ;
  wire [0:0]\sig_strb_reg_out_reg[2]_0 ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire sig_strm_tready1_out;
  wire slice_insert_valid;
  wire [8:0]\storage_data_reg[8] ;

  design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .Q(Q),
        .SS(sig_eop_sent_reg_reg),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_eop(lsig_set_eop),
        .lsig_strm_eop_asserted8_out(lsig_strm_eop_asserted8_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_gated_fifo_freeze_out__1(sig_gated_fifo_freeze_out__1),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_eop(sig_scatter2drc_eop),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[1]_0 (\sig_strb_reg_out_reg[1]_0 ),
        .\sig_strb_reg_out_reg[2] (\sig_strb_reg_out_reg[2] ),
        .\sig_strb_reg_out_reg[2]_0 (\sig_strb_reg_out_reg[2]_0 ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .sig_strm_tready1_out(sig_strm_tready1_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_f__parameterized5
   (FIFO_Full_reg,
    sig_halt_reg_reg,
    sig_clr_cmd2addr_valid4_out__0,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_calc_error_reg_reg,
    FIFO_Full_reg_0,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_halt_reg_reg;
  output sig_clr_cmd2addr_valid4_out__0;
  output [43:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_calc_error_reg_reg;
  input FIFO_Full_reg_0;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2addr_cmd_valid;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [43:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_f__parameterized6
   (FIFO_Full_reg,
    \sig_addr_posted_cntr_reg[2] ,
    sig_halt_reg_reg,
    D,
    out,
    sig_next_calc_error_reg_reg,
    E,
    sig_first_dbeat_reg,
    sig_new_len_eq_0__6,
    \sig_dbeat_cntr_reg[6] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_clr_cmd2data_valid5_out__0,
    sig_dqual_reg_full_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_addr_posted_cntr,
    sig_wsc2mstr_halt_pipe,
    sig_next_calc_error_reg_reg_0,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg_reg_1,
    sig_next_sequential_reg,
    sig_data2skid_wlast,
    sig_dqual_reg_full,
    sig_first_dbeat_reg_0,
    sig_dbeat_cntr_eq_0__2,
    sig_first_dbeat_reg_1,
    sig_single_dbeat,
    Q,
    \sig_dbeat_cntr_reg[6]_0 ,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[0]_0 ,
    sig_addr_chan_rdy0,
    \sig_dbeat_cntr_reg[0]_1 ,
    sig_halt_reg_dly3,
    sig_last_mmap_dbeat_reg,
    sig_next_calc_error_reg_reg_2);
  output FIFO_Full_reg;
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_halt_reg_reg;
  output [0:0]D;
  output [5:0]out;
  output sig_next_calc_error_reg_reg;
  output [0:0]E;
  output sig_first_dbeat_reg;
  output sig_new_len_eq_0__6;
  output [7:0]\sig_dbeat_cntr_reg[6] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_clr_cmd2data_valid5_out__0;
  output sig_dqual_reg_full_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [2:0]sig_addr_posted_cntr;
  input sig_wsc2mstr_halt_pipe;
  input sig_next_calc_error_reg_reg_0;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg_reg_1;
  input sig_next_sequential_reg;
  input sig_data2skid_wlast;
  input sig_dqual_reg_full;
  input sig_first_dbeat_reg_0;
  input sig_dbeat_cntr_eq_0__2;
  input sig_first_dbeat_reg_1;
  input sig_single_dbeat;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6]_0 ;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input sig_addr_chan_rdy0;
  input \sig_dbeat_cntr_reg[0]_1 ;
  input sig_halt_reg_dly3;
  input sig_last_mmap_dbeat_reg;
  input [13:0]sig_next_calc_error_reg_reg_2;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire sig_addr_chan_rdy0;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0__2;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire \sig_dbeat_cntr_reg[0]_1 ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[6]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_new_len_eq_0__6;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_calc_error_reg_reg_1;
  wire [13:0]sig_next_calc_error_reg_reg_2;
  wire sig_next_sequential_reg;
  wire sig_single_dbeat;
  wire sig_stream_rst;
  wire sig_wsc2mstr_halt_pipe;

  design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_addr_chan_rdy0(sig_addr_chan_rdy0),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0__2(sig_dbeat_cntr_eq_0__2),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[0]_0 (\sig_dbeat_cntr_reg[0]_0 ),
        .\sig_dbeat_cntr_reg[0]_1 (\sig_dbeat_cntr_reg[0]_1 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[6]_0 (\sig_dbeat_cntr_reg[6]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_new_len_eq_0__6(sig_new_len_eq_0__6),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_1),
        .sig_next_calc_error_reg_reg_2(sig_next_calc_error_reg_reg_2),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2mstr_halt_pipe(sig_wsc2mstr_halt_pipe));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_rbu_f
   (E,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    cmnd_wr,
    sig_inhibit_rdy_n,
    s2mm_halt,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output [0:0]E;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input cmnd_wr;
  input sig_inhibit_rdy_n;
  input s2mm_halt;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_9 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_vdma_0_0_dynshreg_f DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (FIFO_Full_reg_n_0),
        .\sig_input_addr_reg_reg[31]_0 (\sig_input_addr_reg_reg[31] ),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \s_axis_cmd_tdata[63]_i_2 
       (.I0(cmnd_wr),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg_n_0),
        .I3(s2mm_halt),
        .O(E));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0
   (undrflo_err0,
    Q,
    ovrflo_err0,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_wsc2mstr_halt_pipe,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output sig_wsc2mstr_halt_pipe;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire dma_err;
  wire fifo_full_p1;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2mstr_halt_pipe;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_10 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_vdma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .O(sig_inhibit_rdy_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_wdc_status_going_full),
        .O(sig_wsc2mstr_halt_pipe));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    m_axi_s2mm_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    in,
    out,
    \sig_addr_posted_cntr_reg[3] ,
    Q,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bready_0,
    m_axi_s2mm_bvalid,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [1:0]in;
  input [0:0]out;
  input \sig_addr_posted_cntr_reg[3] ;
  input [3:0]Q;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bready_0;
  input m_axi_s2mm_bvalid;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire \sig_addr_posted_cntr_reg[3] ;
  wire sig_decr_addr_posted_cntr0_out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_vdma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .out(out),
        .sel(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    m_axi_s2mm_bready_INST_0
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_s2mm_bready_0),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'hFDDD22222222DDDD)) 
    \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(\sig_addr_posted_cntr_reg[3] ),
        .I1(sig_decr_addr_posted_cntr0_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFD22FF00FF0022DD)) 
    \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(\sig_addr_posted_cntr_reg[3] ),
        .I1(sig_decr_addr_posted_cntr0_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[3] ),
        .I1(sig_decr_addr_posted_cntr0_out),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'hF2F0F0F0F0F0F02D)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(\sig_addr_posted_cntr_reg[3] ),
        .I1(sig_decr_addr_posted_cntr0_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_addr_posted_cntr[3]_i_3 
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_s2mm_bvalid),
        .O(sig_decr_addr_posted_cntr0_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    D,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    sig_wsc2data_ready,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_data2wsc_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 );
  output FIFO_Full_reg_0;
  output [2:0]D;
  output [18:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output sig_wsc2data_ready;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_data2wsc_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wsc2data_ready;

  design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0_8 CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[0]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_vdma_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 (FIFO_Full_reg_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    sig_data2wsc_calc_err_i_2
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .I1(FIFO_Full_reg_0),
        .O(sig_wsc2data_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3
   (FIFO_Full_reg_0,
    Q,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmdcntl_sm_state_ns111_out__1,
    sig_need_cmd_flush,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    lsig_cmd_fetch_pause,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ,
    sig_sm_pop_cmd_fifo_reg,
    in);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output [19:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmdcntl_sm_state_ns111_out__1;
  input sig_need_cmd_flush;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input lsig_cmd_fetch_pause;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ;
  input [2:0]sig_sm_pop_cmd_fifo_reg;
  input [21:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_0;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_0;
  wire FIFO_Full_reg_0;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [21:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [19:0]out;
  wire [27:27]sig_cmd_fifo_data_out;
  wire sig_cmdcntl_sm_state_ns111_out__1;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [2:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_12 CNTR_INCR_DECR_ADDN_F_I
       (.D({D[2],D[0]}),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (DYNSHREG_F_I_n_0),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (sig_sm_pop_cmd_fifo_reg),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (CNTR_INCR_DECR_ADDN_F_I_n_4),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (CNTR_INCR_DECR_ADDN_F_I_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .sig_cmdcntl_sm_state_ns111_out__1(sig_cmdcntl_sm_state_ns111_out__1),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_vdma_0_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(D[1]),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (CNTR_INCR_DECR_ADDN_F_I_n_0),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[2] (DYNSHREG_F_I_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[19],sig_cmd_fifo_data_out,out[18:0]}),
        .sig_cmdcntl_sm_state_ns111_out__1(sig_cmdcntl_sm_state_ns111_out__1),
        .sig_curr_eof_reg_reg(FIFO_Full_reg_0),
        .sig_curr_eof_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(CNTR_INCR_DECR_ADDN_F_I_n_4),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4
   (FIFO_Full_reg_0,
    SS,
    \INFERRED_GEN.cnt_i_reg[4] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    E,
    sig_strm_tready1_out,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    lsig_set_eop,
    \sig_strb_reg_out_reg[1] ,
    \storage_data_reg[8] ,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[2] ,
    \sig_strb_reg_out_reg[1]_0 ,
    \sig_strb_reg_out_reg[2]_0 ,
    m_axi_s2mm_aclk,
    sig_eop_halt_xfer,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    out,
    sig_eop_sent_reg,
    lsig_cmd_fetch_pause,
    sig_scatter2drc_eop,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    lsig_strm_eop_asserted8_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \sig_mssa_index_reg_out_reg[0] ,
    sig_gated_fifo_freeze_out__1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    slice_insert_valid,
    sig_inhibit_rdy_n,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 );
  output FIFO_Full_reg_0;
  output [0:0]SS;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[4]_0 ;
  output [0:0]E;
  output sig_strm_tready1_out;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output lsig_set_eop;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [8:0]\storage_data_reg[8] ;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[2] ;
  output [0:0]\sig_strb_reg_out_reg[1]_0 ;
  output [0:0]\sig_strb_reg_out_reg[2]_0 ;
  input m_axi_s2mm_aclk;
  input sig_eop_halt_xfer;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input out;
  input sig_eop_sent_reg;
  input lsig_cmd_fetch_pause;
  input sig_scatter2drc_eop;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input lsig_strm_eop_asserted8_out;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input sig_gated_fifo_freeze_out__1;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input slice_insert_valid;
  input sig_inhibit_rdy_n;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_eop;
  wire lsig_strm_eop_asserted8_out;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_gated_fifo_freeze_out__1;
  wire sig_inhibit_rdy_n;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_eop;
  wire sig_sm_pop_cmd_fifo;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[1]_0 ;
  wire [0:0]\sig_strb_reg_out_reg[2] ;
  wire [0:0]\sig_strb_reg_out_reg[2]_0 ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire sig_strm_tready1_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [8:0]\storage_data_reg[8] ;

  design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .\INFERRED_GEN.cnt_i_reg[1]_3 (\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_1 (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_eop(lsig_set_eop),
        .lsig_strm_eop_asserted8_out(lsig_strm_eop_asserted8_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_gated_fifo_freeze_out__1(sig_gated_fifo_freeze_out__1),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_eop(sig_scatter2drc_eop),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_strm_tready1_out(sig_strm_tready1_out),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_vdma_0_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[1]_0 (\sig_strb_reg_out_reg[1]_0 ),
        .\sig_strb_reg_out_reg[2] (\sig_strb_reg_out_reg[2] ),
        .\sig_strb_reg_out_reg[2]_0 (\sig_strb_reg_out_reg[2]_0 ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5
   (FIFO_Full_reg_0,
    sig_halt_reg_reg,
    sig_clr_cmd2addr_valid4_out__0,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_calc_error_reg_reg,
    FIFO_Full_reg_1,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg_0;
  output sig_halt_reg_reg;
  output sig_clr_cmd2addr_valid4_out__0;
  output [43:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_calc_error_reg_reg;
  input FIFO_Full_reg_1;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2addr_cmd_valid;
  input [41:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire fifo_full_p1;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [43:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_11 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_vdma_0_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'h40)) 
    \sig_xfer_addr_reg[31]_i_2 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(sig_mstr2addr_cmd_valid),
        .O(sig_clr_cmd2addr_valid4_out__0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6
   (FIFO_Full_reg_0,
    \sig_addr_posted_cntr_reg[2] ,
    sig_halt_reg_reg,
    D,
    out,
    sig_next_calc_error_reg_reg,
    E,
    sig_first_dbeat_reg,
    sig_new_len_eq_0__6,
    \sig_dbeat_cntr_reg[6] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_clr_cmd2data_valid5_out__0,
    sig_dqual_reg_full_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_addr_posted_cntr,
    sig_wsc2mstr_halt_pipe,
    sig_next_calc_error_reg_reg_0,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg_reg_1,
    sig_next_sequential_reg,
    sig_data2skid_wlast,
    sig_dqual_reg_full,
    sig_first_dbeat_reg_0,
    sig_dbeat_cntr_eq_0__2,
    sig_first_dbeat_reg_1,
    sig_single_dbeat,
    Q,
    \sig_dbeat_cntr_reg[6]_0 ,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[0]_0 ,
    sig_addr_chan_rdy0,
    \sig_dbeat_cntr_reg[0]_1 ,
    sig_halt_reg_dly3,
    sig_last_mmap_dbeat_reg,
    sig_next_calc_error_reg_reg_2);
  output FIFO_Full_reg_0;
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_halt_reg_reg;
  output [0:0]D;
  output [5:0]out;
  output sig_next_calc_error_reg_reg;
  output [0:0]E;
  output sig_first_dbeat_reg;
  output sig_new_len_eq_0__6;
  output [7:0]\sig_dbeat_cntr_reg[6] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_clr_cmd2data_valid5_out__0;
  output sig_dqual_reg_full_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [2:0]sig_addr_posted_cntr;
  input sig_wsc2mstr_halt_pipe;
  input sig_next_calc_error_reg_reg_0;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg_reg_1;
  input sig_next_sequential_reg;
  input sig_data2skid_wlast;
  input sig_dqual_reg_full;
  input sig_first_dbeat_reg_0;
  input sig_dbeat_cntr_eq_0__2;
  input sig_first_dbeat_reg_1;
  input sig_single_dbeat;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6]_0 ;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input sig_addr_chan_rdy0;
  input \sig_dbeat_cntr_reg[0]_1 ;
  input sig_halt_reg_dly3;
  input sig_last_mmap_dbeat_reg;
  input [13:0]sig_next_calc_error_reg_reg_2;

  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire sig_addr_chan_rdy0;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0__2;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire \sig_dbeat_cntr_reg[0]_1 ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[6]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_new_len_eq_0__6;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_calc_error_reg_reg_1;
  wire [13:0]sig_next_calc_error_reg_reg_2;
  wire sig_next_sequential_reg;
  wire sig_single_dbeat;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wsc2mstr_halt_pipe;

  design_1_axi_vdma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_addr_chan_rdy0(sig_addr_chan_rdy0),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0__2(sig_dbeat_cntr_eq_0__2),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[0]_0 (\sig_dbeat_cntr_reg[0]_0 ),
        .\sig_dbeat_cntr_reg[0]_1 (\sig_dbeat_cntr_reg[0]_1 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_1),
        .sig_next_calc_error_reg_reg_2(sig_first_dbeat_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2mstr_halt_pipe(sig_wsc2mstr_halt_pipe));
  design_1_axi_vdma_0_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .\sig_dbeat_cntr_reg[0] (\sig_addr_posted_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[6]_0 (\sig_dbeat_cntr_reg[6]_0 ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_new_len_eq_0__6(sig_new_len_eq_0__6),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_2),
        .sig_next_calc_error_reg_reg_2({CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'h40)) 
    \sig_xfer_addr_reg[31]_i_3 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_clr_cmd2data_valid5_out__0));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_vdma_0_0_sync_fifo_fg
   (dout,
    empty,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    SR,
    S,
    sig_clr_dbc_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_clr_dbeat_cntr0_out,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \sig_byte_cntr_reg[10] ,
    sig_xfer_cmd_cmplt_reg0,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ,
    sig_tlast_out_reg,
    sig_tlast_out_reg_0,
    \INCLUDE_PACKING.lsig_packer_full_reg ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    sig_tlast_out_reg_1,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ,
    \INCLUDE_PACKING.lsig_packer_full_reg_0 ,
    lsig_set_packer_full6_out__1,
    sig_last_xfer_valid,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_adjusted_addr_incr,
    \sig_xfer_len_reg_reg[7] ,
    sig_dre2ibtt_tdata,
    \sig_burst_dbeat_cntr_reg[0] ,
    \sig_burst_dbeat_cntr_reg[0]_0 ,
    \sig_burst_dbeat_cntr_reg[0]_1 ,
    \sig_burst_dbeat_cntr_reg[6] ,
    \sig_child_addr_cntr_lsh_reg[11] ,
    full,
    \sig_byte_cntr_reg[7] ,
    sig_dre_halted,
    \sig_byte_cntr_reg[7]_0 ,
    CO,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ,
    lsig_eop_reg,
    sig_dre2ibtt_tstrb,
    sig_dbc_max__4,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \sig_child_addr_cntr_lsh_reg[11]_0 ,
    sig_child_addr_cntr_lsh_reg);
  output [12:0]dout;
  output empty;
  output [0:0]D;
  output [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]SR;
  output [0:0]S;
  output sig_clr_dbc_reg_reg;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_clr_dbeat_cntr0_out;
  output [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  output [6:0]\sig_byte_cntr_reg[10] ;
  output sig_xfer_cmd_cmplt_reg0;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ;
  output [1:0]sig_tlast_out_reg;
  output [1:0]sig_tlast_out_reg_0;
  output [0:0]\INCLUDE_PACKING.lsig_packer_full_reg ;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  output [0:0]sig_tlast_out_reg_1;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  output [0:0]\INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  output lsig_set_packer_full6_out__1;
  output sig_last_xfer_valid;
  output [3:0]O;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ;
  output [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [12:0]din;
  input rd_en;
  input [4:0]sig_adjusted_addr_incr;
  input \sig_xfer_len_reg_reg[7] ;
  input [31:0]sig_dre2ibtt_tdata;
  input \sig_burst_dbeat_cntr_reg[0] ;
  input \sig_burst_dbeat_cntr_reg[0]_0 ;
  input \sig_burst_dbeat_cntr_reg[0]_1 ;
  input \sig_burst_dbeat_cntr_reg[6] ;
  input \sig_child_addr_cntr_lsh_reg[11] ;
  input full;
  input \sig_byte_cntr_reg[7] ;
  input sig_dre_halted;
  input \sig_byte_cntr_reg[7]_0 ;
  input [0:0]CO;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;
  input lsig_eop_reg;
  input [3:0]sig_dre2ibtt_tstrb;
  input sig_dbc_max__4;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  input [2:0]sig_child_addr_cntr_lsh_reg;

  wire [0:0]CO;
  wire [0:0]D;
  wire [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ;
  wire [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ;
  wire [0:0]\INCLUDE_PACKING.lsig_packer_full_reg ;
  wire [0:0]\INCLUDE_PACKING.lsig_packer_full_reg_0 ;
  wire [3:0]O;
  wire [0:0]S;
  wire [0:0]SR;
  wire [12:0]din;
  wire [12:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ;
  wire [2:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire lsig_eop_reg;
  wire lsig_set_packer_full6_out__1;
  wire m_axi_s2mm_aclk;
  wire p_0_in;
  wire rd_en;
  wire [4:0]sig_adjusted_addr_incr;
  wire \sig_burst_dbeat_cntr_reg[0] ;
  wire \sig_burst_dbeat_cntr_reg[0]_0 ;
  wire \sig_burst_dbeat_cntr_reg[0]_1 ;
  wire \sig_burst_dbeat_cntr_reg[6] ;
  wire \sig_byte_cntr[10]_i_5_n_0 ;
  wire \sig_byte_cntr[10]_i_6_n_0 ;
  wire \sig_byte_cntr[10]_i_7_n_0 ;
  wire \sig_byte_cntr[7]_i_3_n_0 ;
  wire \sig_byte_cntr[7]_i_4_n_0 ;
  wire \sig_byte_cntr[7]_i_5_n_0 ;
  wire \sig_byte_cntr[7]_i_6_n_0 ;
  wire [6:0]\sig_byte_cntr_reg[10] ;
  wire \sig_byte_cntr_reg[10]_i_3_n_2 ;
  wire \sig_byte_cntr_reg[10]_i_3_n_3 ;
  wire \sig_byte_cntr_reg[7] ;
  wire \sig_byte_cntr_reg[7]_0 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \sig_child_addr_cntr_lsh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_4_n_0 ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[11] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dbc_max__4;
  wire [31:0]sig_dre2ibtt_tdata;
  wire [3:0]sig_dre2ibtt_tstrb;
  wire sig_dre_halted;
  wire sig_last_xfer_valid;
  wire sig_stream_rst;
  wire [1:0]sig_tlast_out_reg;
  wire [1:0]sig_tlast_out_reg_0;
  wire [0:0]sig_tlast_out_reg_1;
  wire sig_tmp;
  wire sig_xd_fifo_full;
  wire sig_xfer_cmd_cmplt_reg0;
  wire \sig_xfer_len_reg_reg[7] ;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire [3:2]\NLW_sig_byte_cntr_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_byte_cntr_reg[10]_i_3_O_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \FSM_onehot_sig_csm_state[1]_i_2 
       (.I0(sig_child_qual_first_of_2),
        .I1(dout[12]),
        .I2(dout[11]),
        .O(sig_last_xfer_valid));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFFF0000)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5 
       (.I0(sig_xd_fifo_full),
        .I1(full),
        .I2(\sig_byte_cntr_reg[7] ),
        .I3(sig_tmp),
        .I4(sig_dre_halted),
        .I5(\sig_byte_cntr_reg[7]_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00150000)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4 
       (.I0(sig_xd_fifo_full),
        .I1(full),
        .I2(\sig_byte_cntr_reg[7] ),
        .I3(sig_tmp),
        .I4(\sig_byte_cntr_reg[7]_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[0]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[10]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[11]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[12]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [12]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[13]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [13]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[14]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [14]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[15]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [15]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[16]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [16]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[17]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [17]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[18]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [18]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[19]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [19]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[1]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[20]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [20]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[21]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [21]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[22]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [22]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[23]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [23]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[24]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [24]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[25]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [25]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[26]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [26]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[27]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [27]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[28]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [28]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[29]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [29]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[2]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[30]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [30]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[31]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [31]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[3]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[4]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[5]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[6]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[7]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[8]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tdata[9]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I3(lsig_eop_reg),
        .O(sig_tlast_out_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(\sig_byte_cntr_reg[7] ),
        .I2(full),
        .O(\INCLUDE_PACKING.lsig_packer_full_reg ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ),
        .O(sig_tlast_out_reg[1]));
  LUT4 #(
    .INIT(16'h028A)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(\sig_burst_dbeat_cntr_reg[0] ),
        .I2(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .I3(\sig_burst_dbeat_cntr_reg[0]_1 ),
        .O(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tstrb[0]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][1]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tstrb[1]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][2]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tstrb[2]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][3]_i_1 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3_n_0 ),
        .I1(sig_dre2ibtt_tstrb[3]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] [3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[0]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[10]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[11]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[12]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[13]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[14]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[15]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[16]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[17]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[18]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[19]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[1]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[20]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[21]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[22]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[23]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[24]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[25]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[26]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[27]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[28]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[29]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[2]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[30]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[31]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[3]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[4]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[5]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[6]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[7]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[8]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tdata[9]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1 
       (.I0(p_0_in),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I3(lsig_eop_reg),
        .O(sig_tlast_out_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1 
       (.I0(p_0_in),
        .I1(\sig_byte_cntr_reg[7] ),
        .I2(full),
        .O(\INCLUDE_PACKING.lsig_packer_full_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2 
       (.I0(p_0_in),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ),
        .O(sig_tlast_out_reg_0[1]));
  LUT4 #(
    .INIT(16'hE400)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_3 
       (.I0(\sig_burst_dbeat_cntr_reg[0] ),
        .I1(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .I2(\sig_burst_dbeat_cntr_reg[0]_1 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tstrb[0]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tstrb[1]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tstrb[2]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][3]_i_1 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tstrb[3]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hAAAA88A0)) 
    \INCLUDE_PACKING.lsig_packer_full_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(\sig_burst_dbeat_cntr_reg[0]_1 ),
        .I2(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .I3(\sig_burst_dbeat_cntr_reg[0] ),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ),
        .O(lsig_set_packer_full6_out__1));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_burst_dbeat_cntr[6]_i_1 
       (.I0(sig_clr_dbeat_cntr0_out),
        .I1(\sig_burst_dbeat_cntr_reg[6] ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFEBA0000)) 
    \sig_burst_dbeat_cntr[6]_i_2 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ),
        .I1(\sig_burst_dbeat_cntr_reg[0] ),
        .I2(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .I3(\sig_burst_dbeat_cntr_reg[0]_1 ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .O(sig_tlast_out_reg_1));
  LUT2 #(
    .INIT(4'h6)) 
    sig_byte_change_minus1_carry_i_1
       (.I0(dout[2]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    sig_byte_change_minus1_carry_i_2
       (.I0(dout[1]),
        .I1(sig_child_addr_cntr_lsh_reg[1]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    sig_byte_change_minus1_carry_i_3
       (.I0(dout[0]),
        .I1(sig_child_addr_cntr_lsh_reg[0]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00150000)) 
    \sig_byte_cntr[10]_i_2 
       (.I0(sig_xd_fifo_full),
        .I1(full),
        .I2(\sig_byte_cntr_reg[7] ),
        .I3(sig_tmp),
        .I4(\sig_byte_cntr_reg[7]_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \sig_byte_cntr[10]_i_4 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ),
        .O(sig_tmp));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[10]_i_5 
       (.I0(din[10]),
        .I1(sig_clr_dbc_reg_reg),
        .O(\sig_byte_cntr[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[10]_i_6 
       (.I0(din[9]),
        .I1(sig_clr_dbc_reg_reg),
        .O(\sig_byte_cntr[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[10]_i_7 
       (.I0(din[8]),
        .I1(sig_clr_dbc_reg_reg),
        .O(\sig_byte_cntr[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[10]_i_8 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(wr_en),
        .O(sig_clr_dbc_reg_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[3]_i_5 
       (.I0(din[3]),
        .I1(sig_clr_dbc_reg_reg),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sig_byte_cntr[7]_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(wr_en),
        .I2(\sig_burst_dbeat_cntr_reg[6] ),
        .O(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[7]_i_3 
       (.I0(din[7]),
        .I1(sig_clr_dbc_reg_reg),
        .O(\sig_byte_cntr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[7]_i_4 
       (.I0(din[6]),
        .I1(sig_clr_dbc_reg_reg),
        .O(\sig_byte_cntr[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[7]_i_5 
       (.I0(din[5]),
        .I1(sig_clr_dbc_reg_reg),
        .O(\sig_byte_cntr[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[7]_i_6 
       (.I0(din[4]),
        .I1(sig_clr_dbc_reg_reg),
        .O(\sig_byte_cntr[7]_i_6_n_0 ));
  CARRY4 \sig_byte_cntr_reg[10]_i_3 
       (.CI(\sig_byte_cntr_reg[7]_i_2_n_0 ),
        .CO({\NLW_sig_byte_cntr_reg[10]_i_3_CO_UNCONNECTED [3:2],\sig_byte_cntr_reg[10]_i_3_n_2 ,\sig_byte_cntr_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_byte_cntr_reg[10]_i_3_O_UNCONNECTED [3],\sig_byte_cntr_reg[10] [6:4]}),
        .S({1'b0,\sig_byte_cntr[10]_i_5_n_0 ,\sig_byte_cntr[10]_i_6_n_0 ,\sig_byte_cntr[10]_i_7_n_0 }));
  CARRY4 \sig_byte_cntr_reg[7]_i_2 
       (.CI(CO),
        .CO({\sig_byte_cntr_reg[7]_i_2_n_0 ,\sig_byte_cntr_reg[7]_i_2_n_1 ,\sig_byte_cntr_reg[7]_i_2_n_2 ,\sig_byte_cntr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sig_byte_cntr_reg[10] [3:0]),
        .S({\sig_byte_cntr[7]_i_3_n_0 ,\sig_byte_cntr[7]_i_4_n_0 ,\sig_byte_cntr[7]_i_5_n_0 ,\sig_byte_cntr[7]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(dout[3]),
        .I1(\sig_child_addr_cntr_lsh_reg[11] ),
        .O(\sig_child_addr_cntr_lsh[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_4 
       (.I0(dout[2]),
        .I1(\sig_child_addr_cntr_lsh_reg[11] ),
        .O(\sig_child_addr_cntr_lsh[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_5 
       (.I0(dout[1]),
        .I1(\sig_child_addr_cntr_lsh_reg[11] ),
        .O(\sig_child_addr_cntr_lsh[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_6 
       (.I0(dout[0]),
        .I1(\sig_child_addr_cntr_lsh_reg[11] ),
        .O(\sig_child_addr_cntr_lsh[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(dout[7]),
        .I1(\sig_child_addr_cntr_lsh_reg[11] ),
        .O(\sig_child_addr_cntr_lsh[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_3 
       (.I0(dout[6]),
        .I1(\sig_child_addr_cntr_lsh_reg[11] ),
        .O(\sig_child_addr_cntr_lsh[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(dout[5]),
        .I1(\sig_child_addr_cntr_lsh_reg[11] ),
        .O(\sig_child_addr_cntr_lsh[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_5 
       (.I0(dout[4]),
        .I1(\sig_child_addr_cntr_lsh_reg[11] ),
        .O(\sig_child_addr_cntr_lsh[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(dout[10]),
        .I1(\sig_child_addr_cntr_lsh_reg[11] ),
        .O(\sig_child_addr_cntr_lsh[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[8]_i_3 
       (.I0(dout[9]),
        .I1(\sig_child_addr_cntr_lsh_reg[11] ),
        .O(\sig_child_addr_cntr_lsh[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[8]_i_4 
       (.I0(dout[8]),
        .I1(\sig_child_addr_cntr_lsh_reg[11] ),
        .O(\sig_child_addr_cntr_lsh[8]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[0]_i_3_n_0 ,\sig_child_addr_cntr_lsh[0]_i_4_n_0 ,\sig_child_addr_cntr_lsh[0]_i_5_n_0 ,\sig_child_addr_cntr_lsh[0]_i_6_n_0 }),
        .O(O),
        .S(\sig_child_addr_cntr_lsh_reg[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_lsh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[4]_i_2_n_0 ,\sig_child_addr_cntr_lsh[4]_i_3_n_0 ,\sig_child_addr_cntr_lsh[4]_i_4_n_0 ,\sig_child_addr_cntr_lsh[4]_i_5_n_0 }),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .S(\sig_child_addr_cntr_lsh_reg[7] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[4]_i_1_n_0 ),
        .CO({\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_child_addr_cntr_lsh[8]_i_2_n_0 ,\sig_child_addr_cntr_lsh[8]_i_3_n_0 ,\sig_child_addr_cntr_lsh[8]_i_4_n_0 }),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0 ),
        .S(\sig_child_addr_cntr_lsh_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hE0C0E0C0E0E0C0C0)) 
    sig_clr_dbc_reg_i_1
       (.I0(sig_dbc_max__4),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(\sig_burst_dbeat_cntr_reg[0]_1 ),
        .I4(\sig_burst_dbeat_cntr_reg[0]_0 ),
        .I5(\sig_burst_dbeat_cntr_reg[0] ),
        .O(sig_clr_dbeat_cntr0_out));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(dout[11]),
        .I1(dout[12]),
        .I2(sig_child_qual_first_of_2),
        .I3(sig_child_qual_error_reg),
        .O(sig_xfer_cmd_cmplt_reg0));
  LUT3 #(
    .INIT(8'h75)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(dout[11]),
        .I1(dout[12]),
        .I2(sig_child_qual_first_of_2),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sig_xfer_len_reg[7]_i_1 
       (.I0(sig_adjusted_addr_incr[3]),
        .I1(sig_adjusted_addr_incr[1]),
        .I2(\sig_xfer_len_reg_reg[7] ),
        .I3(sig_adjusted_addr_incr[0]),
        .I4(sig_adjusted_addr_incr[2]),
        .I5(sig_adjusted_addr_incr[4]),
        .O(D));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "13" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "13" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_0_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(sig_xd_fifo_full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_vdma_0_0_sync_fifo_fg__parameterized0
   (full,
    dout,
    empty,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    \count_value_i_reg[9] );
  output full;
  output [73:0]dout;
  output empty;
  output [3:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [73:0]din;
  input rd_en;
  input \count_value_i_reg[9] ;

  wire [3:0]D;
  wire \count_value_i_reg[9] ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire lsig_good_push2fifo11_out;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire \sig_data_skid_reg[64]_i_2_n_0 ;
  wire \sig_data_skid_reg[64]_i_3_n_0 ;
  wire \sig_data_skid_reg[64]_i_4_n_0 ;
  wire \sig_data_skid_reg[64]_i_5_n_0 ;
  wire \sig_data_skid_reg[65]_i_2_n_0 ;
  wire \sig_data_skid_reg[65]_i_3_n_0 ;
  wire \sig_data_skid_reg[65]_i_4_n_0 ;
  wire \sig_data_skid_reg[65]_i_5_n_0 ;
  wire \sig_data_skid_reg[65]_i_6_n_0 ;
  wire \sig_data_skid_reg[66]_i_2_n_0 ;
  wire \sig_data_skid_reg[66]_i_3_n_0 ;
  wire \sig_data_skid_reg[66]_i_4_n_0 ;
  wire \sig_data_skid_reg[67]_i_2_n_0 ;
  wire sig_stream_rst;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [10:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \sig_data_skid_reg[64]_i_1 
       (.I0(\sig_data_skid_reg[64]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[64]_i_3_n_0 ),
        .I2(dout[66]),
        .I3(dout[64]),
        .I4(dout[65]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hD450D45884008408)) 
    \sig_data_skid_reg[64]_i_2 
       (.I0(dout[64]),
        .I1(\sig_data_skid_reg[64]_i_4_n_0 ),
        .I2(dout[65]),
        .I3(dout[66]),
        .I4(dout[67]),
        .I5(\sig_data_skid_reg[64]_i_5_n_0 ),
        .O(\sig_data_skid_reg[64]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h90410196)) 
    \sig_data_skid_reg[64]_i_3 
       (.I0(dout[67]),
        .I1(dout[68]),
        .I2(dout[69]),
        .I3(dout[71]),
        .I4(dout[70]),
        .O(\sig_data_skid_reg[64]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h21000001)) 
    \sig_data_skid_reg[64]_i_4 
       (.I0(dout[70]),
        .I1(dout[71]),
        .I2(dout[69]),
        .I3(dout[68]),
        .I4(dout[67]),
        .O(\sig_data_skid_reg[64]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8008000000000009)) 
    \sig_data_skid_reg[64]_i_5 
       (.I0(dout[67]),
        .I1(dout[66]),
        .I2(dout[70]),
        .I3(dout[71]),
        .I4(dout[68]),
        .I5(dout[69]),
        .O(\sig_data_skid_reg[64]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABB8A88)) 
    \sig_data_skid_reg[65]_i_1 
       (.I0(\sig_data_skid_reg[65]_i_2_n_0 ),
        .I1(dout[64]),
        .I2(dout[67]),
        .I3(dout[66]),
        .I4(\sig_data_skid_reg[65]_i_3_n_0 ),
        .I5(\sig_data_skid_reg[65]_i_4_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4000004400000000)) 
    \sig_data_skid_reg[65]_i_2 
       (.I0(dout[71]),
        .I1(dout[65]),
        .I2(dout[66]),
        .I3(dout[67]),
        .I4(dout[68]),
        .I5(\sig_data_skid_reg[65]_i_5_n_0 ),
        .O(\sig_data_skid_reg[65]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h80000004)) 
    \sig_data_skid_reg[65]_i_3 
       (.I0(dout[71]),
        .I1(dout[66]),
        .I2(dout[70]),
        .I3(dout[69]),
        .I4(dout[68]),
        .O(\sig_data_skid_reg[65]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \sig_data_skid_reg[65]_i_4 
       (.I0(dout[66]),
        .I1(dout[69]),
        .I2(dout[70]),
        .I3(dout[68]),
        .I4(dout[65]),
        .I5(\sig_data_skid_reg[65]_i_6_n_0 ),
        .O(\sig_data_skid_reg[65]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h89)) 
    \sig_data_skid_reg[65]_i_5 
       (.I0(dout[68]),
        .I1(dout[69]),
        .I2(dout[70]),
        .O(\sig_data_skid_reg[65]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000F000C7C0C00)) 
    \sig_data_skid_reg[65]_i_6 
       (.I0(dout[66]),
        .I1(dout[69]),
        .I2(dout[67]),
        .I3(dout[70]),
        .I4(dout[68]),
        .I5(dout[71]),
        .O(\sig_data_skid_reg[65]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFEAEAEAE)) 
    \sig_data_skid_reg[66]_i_1 
       (.I0(\sig_data_skid_reg[66]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[66]_i_3_n_0 ),
        .I2(dout[69]),
        .I3(\sig_data_skid_reg[66]_i_4_n_0 ),
        .I4(dout[68]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \sig_data_skid_reg[66]_i_2 
       (.I0(dout[65]),
        .I1(dout[66]),
        .I2(dout[71]),
        .I3(dout[70]),
        .I4(dout[68]),
        .I5(dout[67]),
        .O(\sig_data_skid_reg[66]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \sig_data_skid_reg[66]_i_3 
       (.I0(dout[64]),
        .I1(dout[65]),
        .I2(dout[71]),
        .I3(dout[70]),
        .I4(dout[67]),
        .I5(dout[66]),
        .O(\sig_data_skid_reg[66]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3B0B000A00000008)) 
    \sig_data_skid_reg[66]_i_4 
       (.I0(dout[70]),
        .I1(dout[71]),
        .I2(dout[64]),
        .I3(dout[65]),
        .I4(dout[66]),
        .I5(dout[67]),
        .O(\sig_data_skid_reg[66]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \sig_data_skid_reg[67]_i_1 
       (.I0(dout[69]),
        .I1(dout[68]),
        .I2(dout[70]),
        .I3(dout[71]),
        .I4(\sig_data_skid_reg[67]_i_2_n_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_data_skid_reg[67]_i_2 
       (.I0(dout[66]),
        .I1(dout[67]),
        .I2(dout[64]),
        .I3(dout[65]),
        .O(\sig_data_skid_reg[67]_i_2_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "1024" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "74" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "74" *) 
  (* WR_DATA_COUNT_WIDTH = "11" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_0_xpm_fifo_sync__parameterized3 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [10:0]),
        .wr_en(lsig_good_push2fifo11_out),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(\count_value_i_reg[9] ),
        .I1(full),
        .O(lsig_good_push2fifo11_out));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn
   (D,
    count_value_i,
    Q,
    \gwdc.wr_data_count_i_reg[0] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]D;
  output [1:0]count_value_i;
  input [0:0]Q;
  input [0:0]\gwdc.wr_data_count_i_reg[0] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[0] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(Q),
        .I2(\gwdc.wr_data_count_i_reg[0] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized0
   (ram_full_i0,
    CO,
    enb,
    Q,
    E,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 ,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output ram_full_i0;
  output [0:0]CO;
  output enb;
  output [11:0]Q;
  input [0:0]E;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input [11:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 ;
  input [11:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[0]_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [11:0]Q;
  wire \count_value_i[3]_i_2__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \count_value_i_reg[11]_i_1__0_n_1 ;
  wire \count_value_i_reg[11]_i_1__0_n_2 ;
  wire \count_value_i_reg[11]_i_1__0_n_3 ;
  wire \count_value_i_reg[11]_i_1__0_n_4 ;
  wire \count_value_i_reg[11]_i_1__0_n_5 ;
  wire \count_value_i_reg[11]_i_1__0_n_6 ;
  wire \count_value_i_reg[11]_i_1__0_n_7 ;
  wire \count_value_i_reg[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_i_1__0_n_1 ;
  wire \count_value_i_reg[3]_i_1__0_n_2 ;
  wire \count_value_i_reg[3]_i_1__0_n_3 ;
  wire \count_value_i_reg[3]_i_1__0_n_4 ;
  wire \count_value_i_reg[3]_i_1__0_n_5 ;
  wire \count_value_i_reg[3]_i_1__0_n_6 ;
  wire \count_value_i_reg[3]_i_1__0_n_7 ;
  wire \count_value_i_reg[7]_i_1__0_n_0 ;
  wire \count_value_i_reg[7]_i_1__0_n_1 ;
  wire \count_value_i_reg[7]_i_1__0_n_2 ;
  wire \count_value_i_reg[7]_i_1__0_n_3 ;
  wire \count_value_i_reg[7]_i_1__0_n_4 ;
  wire \count_value_i_reg[7]_i_1__0_n_5 ;
  wire \count_value_i_reg[7]_i_1__0_n_6 ;
  wire \count_value_i_reg[7]_i_1__0_n_7 ;
  wire enb;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [11:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3 ;
  wire [11:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3 ;
  wire going_full1;
  wire ram_empty_i;
  wire ram_full_i0;
  wire rd_en;
  wire wr_clk;
  wire [3:3]\NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hABAA5455)) 
    \count_value_i[3]_i_2__0 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(Q[0]),
        .O(\count_value_i[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[3]_i_1__0_n_7 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[11]_i_1__0_n_5 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[11]_i_1__0_n_4 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_1 ));
  CARRY4 \count_value_i_reg[11]_i_1__0 
       (.CI(\count_value_i_reg[7]_i_1__0_n_0 ),
        .CO({\NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED [3],\count_value_i_reg[11]_i_1__0_n_1 ,\count_value_i_reg[11]_i_1__0_n_2 ,\count_value_i_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__0_n_4 ,\count_value_i_reg[11]_i_1__0_n_5 ,\count_value_i_reg[11]_i_1__0_n_6 ,\count_value_i_reg[11]_i_1__0_n_7 }),
        .S(Q[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[3]_i_1__0_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[3]_i_1__0_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[3]_i_1__0_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  CARRY4 \count_value_i_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__0_n_0 ,\count_value_i_reg[3]_i_1__0_n_1 ,\count_value_i_reg[3]_i_1__0_n_2 ,\count_value_i_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__0_n_4 ,\count_value_i_reg[3]_i_1__0_n_5 ,\count_value_i_reg[3]_i_1__0_n_6 ,\count_value_i_reg[3]_i_1__0_n_7 }),
        .S({Q[3:1],\count_value_i[3]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[7]_i_1__0_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[7]_i_1__0_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[7]_i_1__0_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[7]_i_1__0_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  CARRY4 \count_value_i_reg[7]_i_1__0 
       (.CI(\count_value_i_reg[3]_i_1__0_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__0_n_0 ,\count_value_i_reg[7]_i_1__0_n_1 ,\count_value_i_reg[7]_i_1__0_n_2 ,\count_value_i_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__0_n_4 ,\count_value_i_reg[7]_i_1__0_n_5 ,\count_value_i_reg[7]_i_1__0_n_6 ,\count_value_i_reg[7]_i_1__0_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[11]_i_1__0_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i_reg[11]_i_1__0_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(going_full1),
        .I2(CO),
        .I3(enb),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [9]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [9]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [6]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0 ));
  CARRY4 \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({going_full1,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 }));
  CARRY4 \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3 
       (.CI(1'b0),
        .CO({CO,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11_n_0 }));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized0_20
   (ram_empty_i0,
    Q,
    enb,
    CO,
    E,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ,
    S,
    \count_value_i_reg[11]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [11:0]Q;
  input enb;
  input [0:0]CO;
  input [0:0]E;
  input ram_empty_i;
  input [11:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  input [0:0]S;
  input [0:0]\count_value_i_reg[11]_0 ;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [11:0]Q;
  wire [0:0]S;
  wire [0:0]\count_value_i_reg[11]_0 ;
  wire \count_value_i_reg[11]_i_1_n_1 ;
  wire \count_value_i_reg[11]_i_1_n_2 ;
  wire \count_value_i_reg[11]_i_1_n_3 ;
  wire \count_value_i_reg[11]_i_1_n_4 ;
  wire \count_value_i_reg[11]_i_1_n_5 ;
  wire \count_value_i_reg[11]_i_1_n_6 ;
  wire \count_value_i_reg[11]_i_1_n_7 ;
  wire \count_value_i_reg[3]_i_1_n_0 ;
  wire \count_value_i_reg[3]_i_1_n_1 ;
  wire \count_value_i_reg[3]_i_1_n_2 ;
  wire \count_value_i_reg[3]_i_1_n_3 ;
  wire \count_value_i_reg[3]_i_1_n_4 ;
  wire \count_value_i_reg[3]_i_1_n_5 ;
  wire \count_value_i_reg[3]_i_1_n_6 ;
  wire \count_value_i_reg[3]_i_1_n_7 ;
  wire \count_value_i_reg[7]_i_1_n_0 ;
  wire \count_value_i_reg[7]_i_1_n_1 ;
  wire \count_value_i_reg[7]_i_1_n_2 ;
  wire \count_value_i_reg[7]_i_1_n_3 ;
  wire \count_value_i_reg[7]_i_1_n_4 ;
  wire \count_value_i_reg[7]_i_1_n_5 ;
  wire \count_value_i_reg[7]_i_1_n_6 ;
  wire \count_value_i_reg[7]_i_1_n_7 ;
  wire enb;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ;
  wire [11:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3 ;
  wire going_empty1;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;
  wire [3:3]\NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_7 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_5 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[11]_0 ));
  CARRY4 \count_value_i_reg[11]_i_1 
       (.CI(\count_value_i_reg[7]_i_1_n_0 ),
        .CO({\NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED [3],\count_value_i_reg[11]_i_1_n_1 ,\count_value_i_reg[11]_i_1_n_2 ,\count_value_i_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1_n_4 ,\count_value_i_reg[11]_i_1_n_5 ,\count_value_i_reg[11]_i_1_n_6 ,\count_value_i_reg[11]_i_1_n_7 }),
        .S(Q[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[11]_0 ));
  CARRY4 \count_value_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1_n_0 ,\count_value_i_reg[3]_i_1_n_1 ,\count_value_i_reg[3]_i_1_n_2 ,\count_value_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1_n_4 ,\count_value_i_reg[3]_i_1_n_5 ,\count_value_i_reg[3]_i_1_n_6 ,\count_value_i_reg[3]_i_1_n_7 }),
        .S({Q[3:1],S}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[11]_0 ));
  CARRY4 \count_value_i_reg[7]_i_1 
       (.CI(\count_value_i_reg[3]_i_1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1_n_0 ,\count_value_i_reg[7]_i_1_n_1 ,\count_value_i_reg[7]_i_1_n_2 ,\count_value_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1_n_4 ,\count_value_i_reg[7]_i_1_n_5 ,\count_value_i_reg[7]_i_1_n_6 ,\count_value_i_reg[7]_i_1_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[11]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(CO),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [9]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ));
  CARRY4 \gen_pntr_flags_cc.ram_empty_i_reg_i_2 
       (.CI(1'b0),
        .CO({going_empty1,\gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized1
   (Q,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [11:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[3]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [11:0]Q;
  wire \count_value_i[3]_i_2__1_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[11]_i_1__1_n_1 ;
  wire \count_value_i_reg[11]_i_1__1_n_2 ;
  wire \count_value_i_reg[11]_i_1__1_n_3 ;
  wire \count_value_i_reg[11]_i_1__1_n_4 ;
  wire \count_value_i_reg[11]_i_1__1_n_5 ;
  wire \count_value_i_reg[11]_i_1__1_n_6 ;
  wire \count_value_i_reg[11]_i_1__1_n_7 ;
  wire [1:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1__1_n_0 ;
  wire \count_value_i_reg[3]_i_1__1_n_1 ;
  wire \count_value_i_reg[3]_i_1__1_n_2 ;
  wire \count_value_i_reg[3]_i_1__1_n_3 ;
  wire \count_value_i_reg[3]_i_1__1_n_4 ;
  wire \count_value_i_reg[3]_i_1__1_n_5 ;
  wire \count_value_i_reg[3]_i_1__1_n_6 ;
  wire \count_value_i_reg[3]_i_1__1_n_7 ;
  wire \count_value_i_reg[7]_i_1__1_n_0 ;
  wire \count_value_i_reg[7]_i_1__1_n_1 ;
  wire \count_value_i_reg[7]_i_1__1_n_2 ;
  wire \count_value_i_reg[7]_i_1__1_n_3 ;
  wire \count_value_i_reg[7]_i_1__1_n_4 ;
  wire \count_value_i_reg[7]_i_1__1_n_5 ;
  wire \count_value_i_reg[7]_i_1__1_n_6 ;
  wire \count_value_i_reg[7]_i_1__1_n_7 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;
  wire [3:3]\NLW_count_value_i_reg[11]_i_1__1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hABAA5455)) 
    \count_value_i[3]_i_2__1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[3]_0 [0]),
        .I3(\count_value_i_reg[3]_0 [1]),
        .I4(Q[0]),
        .O(\count_value_i[3]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_7 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_5 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_4 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[11]_i_1__1 
       (.CI(\count_value_i_reg[7]_i_1__1_n_0 ),
        .CO({\NLW_count_value_i_reg[11]_i_1__1_CO_UNCONNECTED [3],\count_value_i_reg[11]_i_1__1_n_1 ,\count_value_i_reg[11]_i_1__1_n_2 ,\count_value_i_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__1_n_4 ,\count_value_i_reg[11]_i_1__1_n_5 ,\count_value_i_reg[11]_i_1__1_n_6 ,\count_value_i_reg[11]_i_1__1_n_7 }),
        .S(Q[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__1_n_0 ,\count_value_i_reg[3]_i_1__1_n_1 ,\count_value_i_reg[3]_i_1__1_n_2 ,\count_value_i_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__1_n_4 ,\count_value_i_reg[3]_i_1__1_n_5 ,\count_value_i_reg[3]_i_1__1_n_6 ,\count_value_i_reg[3]_i_1__1_n_7 }),
        .S({Q[3:1],\count_value_i[3]_i_2__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[7]_i_1__1 
       (.CI(\count_value_i_reg[3]_i_1__1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__1_n_0 ,\count_value_i_reg[7]_i_1__1_n_1 ,\count_value_i_reg[7]_i_1__1_n_2 ,\count_value_i_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__1_n_4 ,\count_value_i_reg[7]_i_1__1_n_5 ,\count_value_i_reg[7]_i_1__1_n_6 ,\count_value_i_reg[7]_i_1__1_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized10
   (Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    S,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [8:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output [0:0]S;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [8:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \count_value_i_reg_n_0_[9] ;
  wire [0:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__0 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__0 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(\count_value_i_reg_n_0_[9] ),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[9] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ),
        .O(S));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized10_17
   (Q,
    \count_value_i_reg[9]_0 ,
    ram_wr_en_pf,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3 ,
    wr_clk);
  output [8:0]Q;
  output [0:0]\count_value_i_reg[9]_0 ;
  input ram_wr_en_pf;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3 ;
  input wr_clk;

  wire [8:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[9]_0 ;
  wire \count_value_i_reg_n_0_[9] ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(\count_value_i_reg_n_0_[9] ),
        .O(\count_value_i[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[9] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3 ),
        .O(\count_value_i_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized1_21
   (Q,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [11:0]Q;
  input [0:0]\count_value_i_reg[3]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [11:0]Q;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[11]_i_1__2_n_1 ;
  wire \count_value_i_reg[11]_i_1__2_n_2 ;
  wire \count_value_i_reg[11]_i_1__2_n_3 ;
  wire \count_value_i_reg[11]_i_1__2_n_4 ;
  wire \count_value_i_reg[11]_i_1__2_n_5 ;
  wire \count_value_i_reg[11]_i_1__2_n_6 ;
  wire \count_value_i_reg[11]_i_1__2_n_7 ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1__2_n_0 ;
  wire \count_value_i_reg[3]_i_1__2_n_1 ;
  wire \count_value_i_reg[3]_i_1__2_n_2 ;
  wire \count_value_i_reg[3]_i_1__2_n_3 ;
  wire \count_value_i_reg[3]_i_1__2_n_4 ;
  wire \count_value_i_reg[3]_i_1__2_n_5 ;
  wire \count_value_i_reg[3]_i_1__2_n_6 ;
  wire \count_value_i_reg[3]_i_1__2_n_7 ;
  wire \count_value_i_reg[7]_i_1__2_n_0 ;
  wire \count_value_i_reg[7]_i_1__2_n_1 ;
  wire \count_value_i_reg[7]_i_1__2_n_2 ;
  wire \count_value_i_reg[7]_i_1__2_n_3 ;
  wire \count_value_i_reg[7]_i_1__2_n_4 ;
  wire \count_value_i_reg[7]_i_1__2_n_5 ;
  wire \count_value_i_reg[7]_i_1__2_n_6 ;
  wire \count_value_i_reg[7]_i_1__2_n_7 ;
  wire wr_clk;
  wire [3:3]\NLW_count_value_i_reg[11]_i_1__2_CO_UNCONNECTED ;

  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_7 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_5 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_4 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[11]_i_1__2 
       (.CI(\count_value_i_reg[7]_i_1__2_n_0 ),
        .CO({\NLW_count_value_i_reg[11]_i_1__2_CO_UNCONNECTED [3],\count_value_i_reg[11]_i_1__2_n_1 ,\count_value_i_reg[11]_i_1__2_n_2 ,\count_value_i_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__2_n_4 ,\count_value_i_reg[11]_i_1__2_n_5 ,\count_value_i_reg[11]_i_1__2_n_6 ,\count_value_i_reg[11]_i_1__2_n_7 }),
        .S(Q[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__2_n_0 ,\count_value_i_reg[3]_i_1__2_n_1 ,\count_value_i_reg[3]_i_1__2_n_2 ,\count_value_i_reg[3]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__2_n_4 ,\count_value_i_reg[3]_i_1__2_n_5 ,\count_value_i_reg[3]_i_1__2_n_6 ,\count_value_i_reg[3]_i_1__2_n_7 }),
        .S({Q[3:1],\count_value_i_reg[3]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[7]_i_1__2 
       (.CI(\count_value_i_reg[3]_i_1__2_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__2_n_0 ,\count_value_i_reg[7]_i_1__2_n_1 ,\count_value_i_reg[7]_i_1__2_n_2 ,\count_value_i_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__2_n_4 ,\count_value_i_reg[7]_i_1__2_n_5 ,\count_value_i_reg[7]_i_1__2_n_6 ,\count_value_i_reg[7]_i_1__2_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized5
   (going_full1,
    Q,
    D,
    enb,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[4] ,
    \gwdc.wr_data_count_i_reg[4]_0 ,
    count_value_i,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output going_full1;
  output [3:0]Q;
  output [2:0]D;
  output enb;
  input [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input \gwdc.wr_data_count_i_reg[4] ;
  input [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  input [1:0]count_value_i;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [2:0]D;
  wire [3:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire enb;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire going_full1;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(count_value_i[1]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(Q[0]),
        .I4(count_value_i[0]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I4(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4] ),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I5(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF999FFF990009990)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(count_value_i[1]),
        .I4(Q[1]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized5_13
   (ram_empty_i0,
    \count_value_i_reg[4]_0 ,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[2]_0 ,
    enb,
    E,
    ram_empty_i,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    count_value_i,
    full,
    going_full1,
    clr_full,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output ram_empty_i0;
  output [4:0]\count_value_i_reg[4]_0 ;
  output [0:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \count_value_i_reg[2]_0 ;
  input enb;
  input [0:0]E;
  input ram_empty_i;
  input [3:0]Q;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [1:0]count_value_i;
  input full;
  input going_full1;
  input clr_full;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire clr_full;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [4:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire enb;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .I4(\count_value_i_reg[4]_0 [4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [4]),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(full),
        .I1(enb),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(E),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(\count_value_i_reg[4]_0 [0]),
        .I5(Q[0]),
        .O(leaving_empty0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(Q[3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(\count_value_i_reg[4]_0 [2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(\count_value_i_reg[4]_0 [1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(count_value_i[1]),
        .I3(Q[1]),
        .I4(count_value_i[0]),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\count_value_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized6
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    enb,
    wr_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input enb;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire enb;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized6_14
   (Q,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized9
   (Q,
    CO,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[3]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \count_value_i_reg[0]_0 ,
    ram_wr_en_pf,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [9:0]Q;
  output [0:0]CO;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [8:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 ;
  input [8:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 ;
  input [0:0]S;
  input [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[3]_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input \count_value_i_reg[0]_0 ;
  input ram_wr_en_pf;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]CO;
  wire [9:0]Q;
  wire [0:0]S;
  wire clr_full;
  wire \count_value_i[3]_i_2__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_i_1__0_n_1 ;
  wire \count_value_i_reg[3]_i_1__0_n_2 ;
  wire \count_value_i_reg[3]_i_1__0_n_3 ;
  wire \count_value_i_reg[3]_i_1__0_n_4 ;
  wire \count_value_i_reg[3]_i_1__0_n_5 ;
  wire \count_value_i_reg[3]_i_1__0_n_6 ;
  wire \count_value_i_reg[3]_i_1__0_n_7 ;
  wire \count_value_i_reg[7]_i_1__0_n_0 ;
  wire \count_value_i_reg[7]_i_1__0_n_1 ;
  wire \count_value_i_reg[7]_i_1__0_n_2 ;
  wire \count_value_i_reg[7]_i_1__0_n_3 ;
  wire \count_value_i_reg[7]_i_1__0_n_4 ;
  wire \count_value_i_reg[7]_i_1__0_n_5 ;
  wire \count_value_i_reg[7]_i_1__0_n_6 ;
  wire \count_value_i_reg[7]_i_1__0_n_7 ;
  wire \count_value_i_reg[9]_i_1__0_n_3 ;
  wire \count_value_i_reg[9]_i_1__0_n_6 ;
  wire \count_value_i_reg[9]_i_1__0_n_7 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [8:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_2 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_3 ;
  wire [8:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_2 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_3 ;
  wire going_full1;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;
  wire [3:1]\NLW_count_value_i_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_value_i_reg[9]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hABAA5455)) 
    \count_value_i[3]_i_2__0 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[3]_0 [0]),
        .I3(\count_value_i_reg[3]_0 [1]),
        .I4(Q[0]),
        .O(\count_value_i[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i_reg[3]_i_1__0_n_7 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i_reg[3]_i_1__0_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i_reg[3]_i_1__0_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i_reg[3]_i_1__0_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  CARRY4 \count_value_i_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__0_n_0 ,\count_value_i_reg[3]_i_1__0_n_1 ,\count_value_i_reg[3]_i_1__0_n_2 ,\count_value_i_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__0_n_4 ,\count_value_i_reg[3]_i_1__0_n_5 ,\count_value_i_reg[3]_i_1__0_n_6 ,\count_value_i_reg[3]_i_1__0_n_7 }),
        .S({Q[3:1],\count_value_i[3]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i_reg[7]_i_1__0_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i_reg[7]_i_1__0_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i_reg[7]_i_1__0_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i_reg[7]_i_1__0_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  CARRY4 \count_value_i_reg[7]_i_1__0 
       (.CI(\count_value_i_reg[3]_i_1__0_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__0_n_0 ,\count_value_i_reg[7]_i_1__0_n_1 ,\count_value_i_reg[7]_i_1__0_n_2 ,\count_value_i_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__0_n_4 ,\count_value_i_reg[7]_i_1__0_n_5 ,\count_value_i_reg[7]_i_1__0_n_6 ,\count_value_i_reg[7]_i_1__0_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i_reg[9]_i_1__0_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i_reg[9]_i_1__0_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
  CARRY4 \count_value_i_reg[9]_i_1__0 
       (.CI(\count_value_i_reg[7]_i_1__0_n_0 ),
        .CO({\NLW_count_value_i_reg[9]_i_1__0_CO_UNCONNECTED [3:1],\count_value_i_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[9]_i_1__0_O_UNCONNECTED [3:2],\count_value_i_reg[9]_i_1__0_n_6 ,\count_value_i_reg[9]_i_1__0_n_7 }),
        .S({1'b0,1'b0,Q[9:8]}));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I1(\count_value_i_reg[0]_0 ),
        .I2(CO),
        .I3(going_full1),
        .I4(ram_wr_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({CO,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_1 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_2 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({S,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 }));
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3 
       (.CI(1'b0),
        .CO({going_full1,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_1 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_2 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_vdma_0_0_xpm_counter_updn__parameterized9_16
   (ram_empty_i0,
    Q,
    \count_value_i_reg[9]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    CO,
    ram_wr_en_pf,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ,
    S,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2 ,
    \count_value_i_reg[9]_1 ,
    wr_clk);
  output ram_empty_i0;
  output [9:0]Q;
  output [0:0]\count_value_i_reg[9]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input [0:0]CO;
  input ram_wr_en_pf;
  input ram_empty_i;
  input [8:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  input [0:0]S;
  input [0:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2 ;
  input [0:0]\count_value_i_reg[9]_1 ;
  input wr_clk;

  wire [0:0]CO;
  wire [9:0]Q;
  wire [0:0]S;
  wire \count_value_i_reg[3]_i_1_n_0 ;
  wire \count_value_i_reg[3]_i_1_n_1 ;
  wire \count_value_i_reg[3]_i_1_n_2 ;
  wire \count_value_i_reg[3]_i_1_n_3 ;
  wire \count_value_i_reg[3]_i_1_n_4 ;
  wire \count_value_i_reg[3]_i_1_n_5 ;
  wire \count_value_i_reg[3]_i_1_n_6 ;
  wire \count_value_i_reg[3]_i_1_n_7 ;
  wire \count_value_i_reg[7]_i_1_n_0 ;
  wire \count_value_i_reg[7]_i_1_n_1 ;
  wire \count_value_i_reg[7]_i_1_n_2 ;
  wire \count_value_i_reg[7]_i_1_n_3 ;
  wire \count_value_i_reg[7]_i_1_n_4 ;
  wire \count_value_i_reg[7]_i_1_n_5 ;
  wire \count_value_i_reg[7]_i_1_n_6 ;
  wire \count_value_i_reg[7]_i_1_n_7 ;
  wire [0:0]\count_value_i_reg[9]_0 ;
  wire [0:0]\count_value_i_reg[9]_1 ;
  wire \count_value_i_reg[9]_i_1_n_3 ;
  wire \count_value_i_reg[9]_i_1_n_6 ;
  wire \count_value_i_reg[9]_i_1_n_7 ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire [8:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3 ;
  wire going_empty1;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire wr_clk;
  wire [3:1]\NLW_count_value_i_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_value_i_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1_n_7 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[9]_1 ));
  CARRY4 \count_value_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1_n_0 ,\count_value_i_reg[3]_i_1_n_1 ,\count_value_i_reg[3]_i_1_n_2 ,\count_value_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1_n_4 ,\count_value_i_reg[3]_i_1_n_5 ,\count_value_i_reg[3]_i_1_n_6 ,\count_value_i_reg[3]_i_1_n_7 }),
        .S({Q[3:1],S}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[9]_1 ));
  CARRY4 \count_value_i_reg[7]_i_1 
       (.CI(\count_value_i_reg[3]_i_1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1_n_0 ,\count_value_i_reg[7]_i_1_n_1 ,\count_value_i_reg[7]_i_1_n_2 ,\count_value_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1_n_4 ,\count_value_i_reg[7]_i_1_n_5 ,\count_value_i_reg[7]_i_1_n_6 ,\count_value_i_reg[7]_i_1_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[9]_i_1_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[9]_i_1_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[9]_1 ));
  CARRY4 \count_value_i_reg[9]_i_1 
       (.CI(\count_value_i_reg[7]_i_1_n_0 ),
        .CO({\NLW_count_value_i_reg[9]_i_1_CO_UNCONNECTED [3:1],\count_value_i_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[9]_i_1_O_UNCONNECTED [3:2],\count_value_i_reg[9]_i_1_n_6 ,\count_value_i_reg[9]_i_1_n_7 }),
        .S({1'b0,1'b0,Q[9:8]}));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2 ),
        .O(\count_value_i_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(CO),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ));
  CARRY4 \gen_pntr_flags_cc.ram_empty_i_reg_i_2 
       (.CI(1'b0),
        .CO({going_empty1,\gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.ram_empty_i_reg_0 ,\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 }));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001011100010111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "4096" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "151552" *) (* FIFO_WRITE_DEPTH = "4096" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "4091" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "4091" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "13" *) 
(* RD_DC_WIDTH_EXT = "13" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "12" *) (* READ_DATA_WIDTH = "37" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1717" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "37" *) 
(* WR_DATA_COUNT_WIDTH = "13" *) (* WR_DC_WIDTH_EXT = "13" *) (* WR_DEPTH_LOG = "12" *) 
(* WR_PNTR_WIDTH = "12" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "6" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_axi_vdma_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [36:0]din;
  output full;
  output full_n;
  output prog_full;
  output [12:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [36:0]dout;
  output empty;
  output prog_empty;
  output [12:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [36:0]din;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [11:0]rd_pntr_ext;
  wire rdp_inst_n_2;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_11;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_2;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [11:0]wr_pntr_ext;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_10;
  wire wrpp1_inst_n_11;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp1_inst_n_8;
  wire wrpp1_inst_n_9;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [36:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "12" *) 
  (* ADDR_WIDTH_B = "12" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "37" *) 
  (* BYTE_WRITE_WIDTH_B = "37" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "36" *) 
  (* \MEM.ADDRESS_SPACE_END  = "4095" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "37" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "151552" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "4096" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "37" *) 
  (* P_MIN_WIDTH_DATA_A = "37" *) 
  (* P_MIN_WIDTH_DATA_B = "37" *) 
  (* P_MIN_WIDTH_DATA_ECC = "37" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "37" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "12" *) 
  (* P_WIDTH_ADDR_READ_B = "12" *) 
  (* P_WIDTH_ADDR_WRITE_A = "12" *) 
  (* P_WIDTH_ADDR_WRITE_B = "12" *) 
  (* P_WIDTH_COL_WRITE_A = "37" *) 
  (* P_WIDTH_COL_WRITE_B = "37" *) 
  (* READ_DATA_WIDTH_A = "37" *) 
  (* READ_DATA_WIDTH_B = "37" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "37" *) 
  (* WRITE_DATA_WIDTH_B = "37" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "40" *) 
  (* rstb_loop_iter = "40" *) 
  design_1_axi_vdma_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [36:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_2),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized0 rdp_inst
       (.CO(leaving_empty0),
        .E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_2),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10,wrpp1_inst_n_11}),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_0 (wr_pntr_ext),
        .ram_empty_i(ram_empty_i),
        .ram_full_i0(ram_full_i0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized1 rdpp1_inst
       (.E(rdp_inst_n_2),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[3]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_fifo_reg_bit_19 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .S(rst_d1_inst_n_1),
        .\count_value_i_reg[3] (full),
        .\count_value_i_reg[3]_0 (wr_pntr_ext[0]),
        .\count_value_i_reg[3]_1 (wrpp1_inst_n_11),
        .d_out_reg_0(rst_d1_inst_n_2),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized0_20 wrp_inst
       (.CO(leaving_empty0),
        .E(ram_wr_en_pf),
        .Q(wr_pntr_ext),
        .S(rst_d1_inst_n_1),
        .\count_value_i_reg[11]_0 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_2),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized1_21 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10,wrpp1_inst_n_11}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[3]_0 (rst_d1_inst_n_2),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_fifo_rst_22 xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[11] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "208" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "13" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "13" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) 
(* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "4" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_axi_vdma_0_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [12:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [12:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [12:0]din;
  wire [12:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire going_full1;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrp_inst_n_7;
  wire wrp_inst_n_8;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [12:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  design_1_axi_vdma_0_0_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(rd_pntr_ext[0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\gwdc.wr_data_count_i_reg[0] (wr_pntr_ext[0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_7),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "13" *) 
  (* BYTE_WRITE_WIDTH_B = "13" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "208" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "13" *) 
  (* P_MIN_WIDTH_DATA_A = "13" *) 
  (* P_MIN_WIDTH_DATA_B = "13" *) 
  (* P_MIN_WIDTH_DATA_ECC = "13" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "13" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "13" *) 
  (* P_WIDTH_COL_WRITE_B = "13" *) 
  (* READ_DATA_WIDTH_A = "13" *) 
  (* READ_DATA_WIDTH_B = "13" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "13" *) 
  (* WRITE_DATA_WIDTH_B = "13" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "16" *) 
  (* rstb_loop_iter = "16" *) 
  design_1_axi_vdma_0_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [12:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized5 rdp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [4:2]),
        .Q(rd_pntr_ext),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .going_full1(going_full1),
        .\gwdc.wr_data_count_i_reg[4] (wrp_inst_n_8),
        .\gwdc.wr_data_count_i_reg[4]_0 ({wrp_inst_n_1,wr_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized6 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .enb(rdp_inst_n_8),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized5_13 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .clr_full(clr_full),
        .count_value_i(count_value_i),
        .\count_value_i_reg[2]_0 (wrp_inst_n_8),
        .\count_value_i_reg[4]_0 ({wrp_inst_n_1,wr_pntr_ext}),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_8),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (wrp_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .going_full1(going_full1),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized6_14 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .full(full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "1024" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "75776" *) (* FIFO_WRITE_DEPTH = "1024" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "1019" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "1019" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "11" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "10" *) (* READ_DATA_WIDTH = "74" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "74" *) 
(* WR_DATA_COUNT_WIDTH = "11" *) (* WR_DC_WIDTH_EXT = "11" *) (* WR_DEPTH_LOG = "10" *) 
(* WR_PNTR_WIDTH = "10" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "7" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_axi_vdma_0_0_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [73:0]din;
  output full;
  output full_n;
  output prog_full;
  output [10:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [73:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [9:0]rd_pntr_ext;
  wire rdp_inst_n_11;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_2;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [9:0]wr_pntr_ext;
  wire wrp_inst_n_11;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp1_inst_n_8;
  wire wrpp1_inst_n_9;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [73:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_11),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "10" *) 
  (* ADDR_WIDTH_B = "10" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "74" *) 
  (* BYTE_WRITE_WIDTH_B = "74" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "73" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "74" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "75776" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "1024" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "74" *) 
  (* P_MIN_WIDTH_DATA_A = "74" *) 
  (* P_MIN_WIDTH_DATA_B = "74" *) 
  (* P_MIN_WIDTH_DATA_ECC = "74" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "74" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "10" *) 
  (* P_WIDTH_ADDR_READ_B = "10" *) 
  (* P_WIDTH_ADDR_WRITE_A = "10" *) 
  (* P_WIDTH_ADDR_WRITE_B = "10" *) 
  (* P_WIDTH_COL_WRITE_A = "74" *) 
  (* P_WIDTH_COL_WRITE_B = "74" *) 
  (* READ_DATA_WIDTH_A = "74" *) 
  (* READ_DATA_WIDTH_B = "74" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "74" *) 
  (* WRITE_DATA_WIDTH_B = "74" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "76" *) 
  (* rstb_loop_iter = "76" *) 
  design_1_axi_vdma_0_0_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [73:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdpp1_inst_n_9),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized9 rdp_inst
       (.CO(leaving_empty0),
        .Q(rd_pntr_ext),
        .S(wrp_inst_n_11),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (rdpp1_inst_n_9),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[3]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wrpp1_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_0 (wr_pntr_ext[8:0]),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8}),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized10 rdpp1_inst
       (.\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdpp1_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8}),
        .S(rdpp1_inst_n_10),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2 (wr_pntr_ext[9]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_fifo_reg_bit_15 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .S(rst_d1_inst_n_2),
        .clr_full(clr_full),
        .\count_value_i_reg[3] (full),
        .\count_value_i_reg[3]_0 (wr_pntr_ext[0]),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized9_16 wrp_inst
       (.CO(leaving_empty0),
        .Q(wr_pntr_ext),
        .S(rst_d1_inst_n_2),
        .\count_value_i_reg[9]_0 (wrp_inst_n_11),
        .\count_value_i_reg[9]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2 (rd_pntr_ext[9]),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rdpp1_inst_n_10),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  design_1_axi_vdma_0_0_xpm_counter_updn__parameterized10_17 wrpp1_inst
       (.Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[9]_0 (wrpp1_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3 (rd_pntr_ext[9]),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_vdma_0_0_xpm_fifo_rst_18 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[9] (full),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axi_vdma_0_0_xpm_fifo_reg_bit
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axi_vdma_0_0_xpm_fifo_reg_bit_15
   (rst_d1,
    clr_full,
    S,
    Q,
    wr_clk,
    rst,
    \count_value_i_reg[3] ,
    wr_en,
    \count_value_i_reg[3]_0 );
  output rst_d1;
  output clr_full;
  output [0:0]S;
  input [0:0]Q;
  input wr_clk;
  input rst;
  input \count_value_i_reg[3] ;
  input wr_en;
  input [0:0]\count_value_i_reg[3]_0 ;

  wire [0:0]Q;
  wire [0:0]S;
  wire clr_full;
  wire \count_value_i_reg[3] ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \count_value_i[3]_i_2 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\count_value_i_reg[3] ),
        .I3(wr_en),
        .I4(\count_value_i_reg[3]_0 ),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axi_vdma_0_0_xpm_fifo_reg_bit_19
   (rst_d1,
    S,
    d_out_reg_0,
    Q,
    wr_clk,
    \count_value_i_reg[3] ,
    wr_en,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 );
  output rst_d1;
  output [0:0]S;
  output [0:0]d_out_reg_0;
  input [0:0]Q;
  input wr_clk;
  input \count_value_i_reg[3] ;
  input wr_en;
  input [0:0]\count_value_i_reg[3]_0 ;
  input [0:0]\count_value_i_reg[3]_1 ;

  wire [0:0]Q;
  wire [0:0]S;
  wire \count_value_i_reg[3] ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire [0:0]\count_value_i_reg[3]_1 ;
  wire [0:0]d_out_reg_0;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \count_value_i[3]_i_2 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\count_value_i_reg[3] ),
        .I3(wr_en),
        .I4(\count_value_i_reg[3]_0 ),
        .O(S));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \count_value_i[3]_i_2__2 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\count_value_i_reg[3] ),
        .I3(wr_en),
        .I4(\count_value_i_reg[3]_1 ),
        .O(d_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axi_vdma_0_0_xpm_fifo_rst
   (E,
    Q,
    rst,
    wr_en,
    full,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input rst;
  input wr_en;
  input full;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire full;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axi_vdma_0_0_xpm_fifo_rst_18
   (ram_wr_en_pf,
    Q,
    rst,
    wr_en,
    \count_value_i_reg[9] ,
    rst_d1,
    wr_clk);
  output ram_wr_en_pf;
  output [0:0]Q;
  input rst;
  input wr_en;
  input \count_value_i_reg[9] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i_reg[9] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_wr_en_pf;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[9] ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axi_vdma_0_0_xpm_fifo_rst_22
   (E,
    Q,
    wr_en,
    \count_value_i_reg[11] ,
    rst_d1,
    rst,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input wr_en;
  input \count_value_i_reg[11] ;
  input rst_d1;
  input rst;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[11] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[11] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001011100010111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "4096" *) (* FULL_RESET_VALUE = "0" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "13" *) (* READ_DATA_WIDTH = "37" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1717" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "37" *) (* WR_DATA_COUNT_WIDTH = "13" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module design_1_axi_vdma_0_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [36:0]din;
  output full;
  output prog_full;
  output [12:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [36:0]dout;
  output empty;
  output prog_empty;
  output [12:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [36:0]din;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [12:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [12:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001011100010111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "4096" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "151552" *) 
  (* FIFO_WRITE_DEPTH = "4096" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "4091" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "4091" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "13" *) 
  (* RD_DC_WIDTH_EXT = "13" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "12" *) 
  (* READ_DATA_WIDTH = "37" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1717" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "37" *) 
  (* WR_DATA_COUNT_WIDTH = "13" *) 
  (* WR_DC_WIDTH_EXT = "13" *) 
  (* WR_DEPTH_LOG = "12" *) 
  (* WR_PNTR_WIDTH = "12" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axi_vdma_0_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[12:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[12:0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "13" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "13" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module design_1_axi_vdma_0_0_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [12:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [12:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [12:0]din;
  wire [12:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "208" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "13" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "13" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axi_vdma_0_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "1024" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "74" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "74" *) (* WR_DATA_COUNT_WIDTH = "11" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module design_1_axi_vdma_0_0_xpm_fifo_sync__parameterized3
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [73:0]din;
  output full;
  output prog_full;
  output [10:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [73:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "1024" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "75776" *) 
  (* FIFO_WRITE_DEPTH = "1024" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "1019" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "1019" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "11" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "10" *) 
  (* READ_DATA_WIDTH = "74" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "74" *) 
  (* WR_DATA_COUNT_WIDTH = "11" *) 
  (* WR_DC_WIDTH_EXT = "11" *) 
  (* WR_DEPTH_LOG = "10" *) 
  (* WR_PNTR_WIDTH = "10" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axi_vdma_0_0_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[10:0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ADDR_WIDTH_A = "12" *) (* ADDR_WIDTH_B = "12" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "37" *) (* BYTE_WRITE_WIDTH_B = "37" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "151552" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "4096" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "37" *) (* P_MIN_WIDTH_DATA_A = "37" *) (* P_MIN_WIDTH_DATA_B = "37" *) 
(* P_MIN_WIDTH_DATA_ECC = "37" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "37" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "12" *) 
(* P_WIDTH_ADDR_READ_B = "12" *) (* P_WIDTH_ADDR_WRITE_A = "12" *) (* P_WIDTH_ADDR_WRITE_B = "12" *) 
(* P_WIDTH_COL_WRITE_A = "37" *) (* P_WIDTH_COL_WRITE_B = "37" *) (* READ_DATA_WIDTH_A = "37" *) 
(* READ_DATA_WIDTH_B = "37" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "37" *) (* WRITE_DATA_WIDTH_B = "37" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "40" *) 
(* rstb_loop_iter = "40" *) 
module design_1_axi_vdma_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [36:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [36:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [36:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [36:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [36:0]dina;
  wire [36:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOADO_UNCONNECTED ;
  wire [15:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "8" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "151552" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED [31:8],doutb[7:0]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED [3:1],doutb[8]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "9" *) 
  (* \MEM.PORTA.DATA_MSB  = "17" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "9" *) 
  (* \MEM.PORTB.DATA_MSB  = "17" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "151552" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [31:8],doutb[16:9]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [3:1],doutb[17]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "18" *) 
  (* \MEM.PORTA.DATA_MSB  = "26" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "18" *) 
  (* \MEM.PORTB.DATA_MSB  = "26" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "151552" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[25:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[26]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED [31:8],doutb[25:18]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED [3:1],doutb[26]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "27" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "27" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "151552" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[34:27]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[35]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOBDO_UNCONNECTED [31:8],doutb[34:27]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPBDOP_UNCONNECTED [3:1],doutb[35]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "36" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "36" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "151552" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "36" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4 
       (.ADDRARDADDR({addra,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[36]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOBDO_UNCONNECTED [15:1],doutb[36]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .WEA({wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "13" *) (* BYTE_WRITE_WIDTH_B = "13" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "208" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "13" *) (* P_MIN_WIDTH_DATA_A = "13" *) (* P_MIN_WIDTH_DATA_B = "13" *) 
(* P_MIN_WIDTH_DATA_ECC = "13" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "13" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "13" *) (* P_WIDTH_COL_WRITE_B = "13" *) (* READ_DATA_WIDTH_A = "13" *) 
(* READ_DATA_WIDTH_B = "13" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "13" *) (* WRITE_DATA_WIDTH_B = "13" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "16" *) 
(* rstb_loop_iter = "16" *) 
module design_1_axi_vdma_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [12:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [12:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [12:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [12:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [12:0]dina;
  wire [12:0]doutb;
  wire enb;
  wire [12:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[12] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_SPO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "208" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "208" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(1'b0),
        .D(dina[12]),
        .DPO(\gen_rd_b.doutb_reg0 [12]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(1'b0),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "208" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB(\gen_rd_b.doutb_reg0 [9:8]),
        .DOC(\gen_rd_b.doutb_reg0 [11:10]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "74" *) (* BYTE_WRITE_WIDTH_B = "74" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "75776" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "1024" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "74" *) (* P_MIN_WIDTH_DATA_A = "74" *) (* P_MIN_WIDTH_DATA_B = "74" *) 
(* P_MIN_WIDTH_DATA_ECC = "74" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "74" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "10" *) 
(* P_WIDTH_ADDR_READ_B = "10" *) (* P_WIDTH_ADDR_WRITE_A = "10" *) (* P_WIDTH_ADDR_WRITE_B = "10" *) 
(* P_WIDTH_COL_WRITE_A = "74" *) (* P_WIDTH_COL_WRITE_B = "74" *) (* READ_DATA_WIDTH_A = "74" *) 
(* READ_DATA_WIDTH_B = "74" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "74" *) (* WRITE_DATA_WIDTH_B = "74" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "76" *) 
(* rstb_loop_iter = "76" *) 
module design_1_axi_vdma_0_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [73:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [73:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [73:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [73:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [73:0]dina;
  wire [73:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "75776" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP(dina[35:32]),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO(doutb[31:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(doutb[35:32]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "75776" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DIADI(dina[67:36]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP(dina[71:68]),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO(doutb[67:36]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "73" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "73" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "75776" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "73" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[73:72]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED [15:2],doutb[73:72]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
