\hypertarget{group__RCCEx__USART3__Clock__Source}{}\doxysection{USART3 Clock Source}
\label{group__RCCEx__USART3__Clock__Source}\index{USART3 Clock Source@{USART3 Clock Source}}
Collaboration diagram for USART3 Clock Source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__USART3__Clock__Source_ga62af493f9ff89147905aa00531380a91}\label{group__RCCEx__USART3__Clock__Source_ga62af493f9ff89147905aa00531380a91}} 
\#define {\bfseries RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__USART3__Clock__Source_ga1275a7c4534a87c8892c5fc795316393}\label{group__RCCEx__USART3__Clock__Source_ga1275a7c4534a87c8892c5fc795316393}} 
\#define {\bfseries RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+SYSCLK}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5f40ee5384baedc9f14ee2f1558286a}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group__RCCEx__USART3__Clock__Source_ga30b33821af3544a53ec417077be17d5a}\label{group__RCCEx__USART3__Clock__Source_ga30b33821af3544a53ec417077be17d5a}} 
\#define {\bfseries RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5d10091587b8184d315def88623e9b6}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}}
\item 
\mbox{\Hypertarget{group__RCCEx__USART3__Clock__Source_ga423ec12947162063f7f460798274793a}\label{group__RCCEx__USART3__Clock__Source_ga423ec12947162063f7f460798274793a}} 
\#define {\bfseries RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+LSE}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5f40ee5384baedc9f14ee2f1558286a}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5d10091587b8184d315def88623e9b6}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
