
SD_FreeRTOS_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d168  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  0800d2f8  0800d2f8  0001d2f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d890  0800d890  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800d890  0800d890  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d890  0800d890  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d890  0800d890  0001d890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d894  0800d894  0001d894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800d898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043e0  20000010  0800d8a8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00001800  200043f0  0800d8a8  000243f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b31a  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005028  00000000  00000000  0004b35a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c40  00000000  00000000  00050388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a28  00000000  00000000  00051fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006341  00000000  00000000  000539f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000229e6  00000000  00000000  00059d31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00100e87  00000000  00000000  0007c717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017d59e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007508  00000000  00000000  0017d5f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d2e0 	.word	0x0800d2e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	0800d2e0 	.word	0x0800d2e0

080001d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d4:	f000 fc87 	bl	8000ae6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d8:	f000 f82a 	bl	8000230 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001dc:	f000 f8ee 	bl	80003bc <MX_GPIO_Init>
  MX_DMA_Init();
 80001e0:	f000 f8ce 	bl	8000380 <MX_DMA_Init>
  MX_SDMMC1_SD_Init();
 80001e4:	f000 f8ac 	bl	8000340 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80001e8:	f005 fd40 	bl	8005c6c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80001ec:	f009 fc0c 	bl	8009a08 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80001f0:	4a09      	ldr	r2, [pc, #36]	; (8000218 <main+0x48>)
 80001f2:	2100      	movs	r1, #0
 80001f4:	4809      	ldr	r0, [pc, #36]	; (800021c <main+0x4c>)
 80001f6:	f009 fc88 	bl	8009b0a <osThreadNew>
 80001fa:	4603      	mov	r3, r0
 80001fc:	4a08      	ldr	r2, [pc, #32]	; (8000220 <main+0x50>)
 80001fe:	6013      	str	r3, [r2, #0]

  /* creation of SDTask */
  SDTaskHandle = osThreadNew(Start_SD_Task, NULL, &SDTask_attributes);
 8000200:	4a08      	ldr	r2, [pc, #32]	; (8000224 <main+0x54>)
 8000202:	2100      	movs	r1, #0
 8000204:	4808      	ldr	r0, [pc, #32]	; (8000228 <main+0x58>)
 8000206:	f009 fc80 	bl	8009b0a <osThreadNew>
 800020a:	4603      	mov	r3, r0
 800020c:	4a07      	ldr	r2, [pc, #28]	; (800022c <main+0x5c>)
 800020e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000210:	f009 fc40 	bl	8009a94 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000214:	e7fe      	b.n	8000214 <main+0x44>
 8000216:	bf00      	nop
 8000218:	0800d3ac 	.word	0x0800d3ac
 800021c:	08000445 	.word	0x08000445
 8000220:	200019bc 	.word	0x200019bc
 8000224:	0800d3d0 	.word	0x0800d3d0
 8000228:	08000455 	.word	0x08000455
 800022c:	20001a44 	.word	0x20001a44

08000230 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b0b8      	sub	sp, #224	; 0xe0
 8000234:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000236:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800023a:	2244      	movs	r2, #68	; 0x44
 800023c:	2100      	movs	r1, #0
 800023e:	4618      	mov	r0, r3
 8000240:	f00d f846 	bl	800d2d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000244:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000248:	2200      	movs	r2, #0
 800024a:	601a      	str	r2, [r3, #0]
 800024c:	605a      	str	r2, [r3, #4]
 800024e:	609a      	str	r2, [r3, #8]
 8000250:	60da      	str	r2, [r3, #12]
 8000252:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000254:	463b      	mov	r3, r7
 8000256:	2288      	movs	r2, #136	; 0x88
 8000258:	2100      	movs	r1, #0
 800025a:	4618      	mov	r0, r3
 800025c:	f00d f838 	bl	800d2d0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000260:	2310      	movs	r3, #16
 8000262:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000266:	2301      	movs	r3, #1
 8000268:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800026c:	2300      	movs	r3, #0
 800026e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000272:	2360      	movs	r3, #96	; 0x60
 8000274:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000278:	2302      	movs	r3, #2
 800027a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800027e:	2301      	movs	r3, #1
 8000280:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000284:	2301      	movs	r3, #1
 8000286:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 16;
 800028a:	2310      	movs	r3, #16
 800028c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000290:	2307      	movs	r3, #7
 8000292:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000296:	2302      	movs	r3, #2
 8000298:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800029c:	2302      	movs	r3, #2
 800029e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80002a6:	4618      	mov	r0, r3
 80002a8:	f001 fa8a 	bl	80017c0 <HAL_RCC_OscConfig>
 80002ac:	4603      	mov	r3, r0
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d001      	beq.n	80002b6 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80002b2:	f000 f935 	bl	8000520 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b6:	230f      	movs	r3, #15
 80002b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002bc:	2303      	movs	r3, #3
 80002be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c2:	2300      	movs	r3, #0
 80002c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002c8:	2300      	movs	r3, #0
 80002ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002d4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80002d8:	2101      	movs	r1, #1
 80002da:	4618      	mov	r0, r3
 80002dc:	f001 fe56 	bl	8001f8c <HAL_RCC_ClockConfig>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0xba>
  {
    Error_Handler();
 80002e6:	f000 f91b 	bl	8000520 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 80002ea:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80002ee:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 80002f0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80002f4:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80002f6:	2301      	movs	r3, #1
 80002f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80002fa:	2301      	movs	r3, #1
 80002fc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80002fe:	2310      	movs	r3, #16
 8000300:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000302:	2307      	movs	r3, #7
 8000304:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8000306:	2304      	movs	r3, #4
 8000308:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800030a:	2302      	movs	r3, #2
 800030c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800030e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000312:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000314:	463b      	mov	r3, r7
 8000316:	4618      	mov	r0, r3
 8000318:	f002 f870 	bl	80023fc <HAL_RCCEx_PeriphCLKConfig>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d001      	beq.n	8000326 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8000322:	f000 f8fd 	bl	8000520 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000326:	f44f 7000 	mov.w	r0, #512	; 0x200
 800032a:	f001 f9f3 	bl	8001714 <HAL_PWREx_ControlVoltageScaling>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <SystemClock_Config+0x108>
  {
    Error_Handler();
 8000334:	f000 f8f4 	bl	8000520 <Error_Handler>
  }
}
 8000338:	bf00      	nop
 800033a:	37e0      	adds	r7, #224	; 0xe0
 800033c:	46bd      	mov	sp, r7
 800033e:	bd80      	pop	{r7, pc}

08000340 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000340:	b480      	push	{r7}
 8000342:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000344:	4b0c      	ldr	r3, [pc, #48]	; (8000378 <MX_SDMMC1_SD_Init+0x38>)
 8000346:	4a0d      	ldr	r2, [pc, #52]	; (800037c <MX_SDMMC1_SD_Init+0x3c>)
 8000348:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800034a:	4b0b      	ldr	r3, [pc, #44]	; (8000378 <MX_SDMMC1_SD_Init+0x38>)
 800034c:	2200      	movs	r2, #0
 800034e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000350:	4b09      	ldr	r3, [pc, #36]	; (8000378 <MX_SDMMC1_SD_Init+0x38>)
 8000352:	2200      	movs	r2, #0
 8000354:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000356:	4b08      	ldr	r3, [pc, #32]	; (8000378 <MX_SDMMC1_SD_Init+0x38>)
 8000358:	2200      	movs	r2, #0
 800035a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800035c:	4b06      	ldr	r3, [pc, #24]	; (8000378 <MX_SDMMC1_SD_Init+0x38>)
 800035e:	2200      	movs	r2, #0
 8000360:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000362:	4b05      	ldr	r3, [pc, #20]	; (8000378 <MX_SDMMC1_SD_Init+0x38>)
 8000364:	2200      	movs	r2, #0
 8000366:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000368:	4b03      	ldr	r3, [pc, #12]	; (8000378 <MX_SDMMC1_SD_Init+0x38>)
 800036a:	2200      	movs	r2, #0
 800036c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800036e:	bf00      	nop
 8000370:	46bd      	mov	sp, r7
 8000372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000376:	4770      	bx	lr
 8000378:	200019c0 	.word	0x200019c0
 800037c:	40012800 	.word	0x40012800

08000380 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000386:	4b0c      	ldr	r3, [pc, #48]	; (80003b8 <MX_DMA_Init+0x38>)
 8000388:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800038a:	4a0b      	ldr	r2, [pc, #44]	; (80003b8 <MX_DMA_Init+0x38>)
 800038c:	f043 0302 	orr.w	r3, r3, #2
 8000390:	6493      	str	r3, [r2, #72]	; 0x48
 8000392:	4b09      	ldr	r3, [pc, #36]	; (80003b8 <MX_DMA_Init+0x38>)
 8000394:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000396:	f003 0302 	and.w	r3, r3, #2
 800039a:	607b      	str	r3, [r7, #4]
 800039c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 5, 0);
 800039e:	2200      	movs	r2, #0
 80003a0:	2105      	movs	r1, #5
 80003a2:	203b      	movs	r0, #59	; 0x3b
 80003a4:	f000 fcb4 	bl	8000d10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 80003a8:	203b      	movs	r0, #59	; 0x3b
 80003aa:	f000 fccd 	bl	8000d48 <HAL_NVIC_EnableIRQ>

}
 80003ae:	bf00      	nop
 80003b0:	3708      	adds	r7, #8
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	40021000 	.word	0x40021000

080003bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b088      	sub	sp, #32
 80003c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c2:	f107 030c 	add.w	r3, r7, #12
 80003c6:	2200      	movs	r2, #0
 80003c8:	601a      	str	r2, [r3, #0]
 80003ca:	605a      	str	r2, [r3, #4]
 80003cc:	609a      	str	r2, [r3, #8]
 80003ce:	60da      	str	r2, [r3, #12]
 80003d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003d2:	4b1b      	ldr	r3, [pc, #108]	; (8000440 <MX_GPIO_Init+0x84>)
 80003d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003d6:	4a1a      	ldr	r2, [pc, #104]	; (8000440 <MX_GPIO_Init+0x84>)
 80003d8:	f043 0304 	orr.w	r3, r3, #4
 80003dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80003de:	4b18      	ldr	r3, [pc, #96]	; (8000440 <MX_GPIO_Init+0x84>)
 80003e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003e2:	f003 0304 	and.w	r3, r3, #4
 80003e6:	60bb      	str	r3, [r7, #8]
 80003e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ea:	4b15      	ldr	r3, [pc, #84]	; (8000440 <MX_GPIO_Init+0x84>)
 80003ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003ee:	4a14      	ldr	r2, [pc, #80]	; (8000440 <MX_GPIO_Init+0x84>)
 80003f0:	f043 0301 	orr.w	r3, r3, #1
 80003f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80003f6:	4b12      	ldr	r3, [pc, #72]	; (8000440 <MX_GPIO_Init+0x84>)
 80003f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003fa:	f003 0301 	and.w	r3, r3, #1
 80003fe:	607b      	str	r3, [r7, #4]
 8000400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000402:	4b0f      	ldr	r3, [pc, #60]	; (8000440 <MX_GPIO_Init+0x84>)
 8000404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000406:	4a0e      	ldr	r2, [pc, #56]	; (8000440 <MX_GPIO_Init+0x84>)
 8000408:	f043 0308 	orr.w	r3, r3, #8
 800040c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800040e:	4b0c      	ldr	r3, [pc, #48]	; (8000440 <MX_GPIO_Init+0x84>)
 8000410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000412:	f003 0308 	and.w	r3, r3, #8
 8000416:	603b      	str	r3, [r7, #0]
 8000418:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : SD_Detected_Pin */
  GPIO_InitStruct.Pin = SD_Detected_Pin;
 800041a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800041e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000420:	2300      	movs	r3, #0
 8000422:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000424:	2302      	movs	r3, #2
 8000426:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_Detected_GPIO_Port, &GPIO_InitStruct);
 8000428:	f107 030c 	add.w	r3, r7, #12
 800042c:	4619      	mov	r1, r3
 800042e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000432:	f000 ff9f 	bl	8001374 <HAL_GPIO_Init>

}
 8000436:	bf00      	nop
 8000438:	3720      	adds	r7, #32
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	40021000 	.word	0x40021000

08000444 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800044c:	2001      	movs	r0, #1
 800044e:	f009 fbee 	bl	8009c2e <osDelay>
 8000452:	e7fb      	b.n	800044c <StartDefaultTask+0x8>

08000454 <Start_SD_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_SD_Task */
void Start_SD_Task(void *argument)
{
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	f6ad 1d74 	subw	sp, sp, #2420	; 0x974
 800045a:	af00      	add	r7, sp, #0
 800045c:	1d3b      	adds	r3, r7, #4
 800045e:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN Start_SD_Task */
  /* Infinite loop */
  SD_CARD sd;
  uint32_t byteswritten, bytesread; //file write/read counts
  uint8_t wtext[] = "Test run"; //file buffer
 8000460:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000464:	4a23      	ldr	r2, [pc, #140]	; (80004f4 <Start_SD_Task+0xa0>)
 8000466:	ca07      	ldmia	r2, {r0, r1, r2}
 8000468:	c303      	stmia	r3!, {r0, r1}
 800046a:	701a      	strb	r2, [r3, #0]
  uint8_t file_path[50] = "/sub_test/stm32.txt";
 800046c:	f107 060c 	add.w	r6, r7, #12
 8000470:	4b21      	ldr	r3, [pc, #132]	; (80004f8 <Start_SD_Task+0xa4>)
 8000472:	4634      	mov	r4, r6
 8000474:	461d      	mov	r5, r3
 8000476:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000478:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800047a:	682b      	ldr	r3, [r5, #0]
 800047c:	6023      	str	r3, [r4, #0]
 800047e:	f106 0314 	add.w	r3, r6, #20
 8000482:	221e      	movs	r2, #30
 8000484:	2100      	movs	r1, #0
 8000486:	4618      	mov	r0, r3
 8000488:	f00c ff22 	bl	800d2d0 <memset>
  for(;;)
  {
	//taskENTER_CRITICAL();
	if(init_sd(&sd) != FR_OK) {
 800048c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000490:	4618      	mov	r0, r3
 8000492:	f000 f84b 	bl	800052c <init_sd>
 8000496:	4603      	mov	r3, r0
 8000498:	2b00      	cmp	r3, #0
 800049a:	d002      	beq.n	80004a2 <Start_SD_Task+0x4e>
	  Error_Handler();
 800049c:	f000 f840 	bl	8000520 <Error_Handler>
 80004a0:	e023      	b.n	80004ea <Start_SD_Task+0x96>
    }
	else { //file system already exists, try to open a file

		bytesread = read_from_file(&sd, file_path, 35);
 80004a2:	f107 010c 	add.w	r1, r7, #12
 80004a6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80004aa:	2223      	movs	r2, #35	; 0x23
 80004ac:	4618      	mov	r0, r3
 80004ae:	f000 f87d 	bl	80005ac <read_from_file>
 80004b2:	4603      	mov	r3, r0
 80004b4:	f8c7 396c 	str.w	r3, [r7, #2412]	; 0x96c

		memcpy(&sd.write_buffer, wtext, sizeof(wtext));
 80004b8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80004bc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80004c0:	f203 531c 	addw	r3, r3, #1308	; 0x51c
 80004c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80004c6:	c303      	stmia	r3!, {r0, r1}
 80004c8:	701a      	strb	r2, [r3, #0]
		byteswritten = write_to_file(&sd, file_path, sizeof(wtext) - 1);
 80004ca:	f107 010c 	add.w	r1, r7, #12
 80004ce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80004d2:	2208      	movs	r2, #8
 80004d4:	4618      	mov	r0, r3
 80004d6:	f000 f8b1 	bl	800063c <write_to_file>
 80004da:	4603      	mov	r3, r0
 80004dc:	f8c7 3968 	str.w	r3, [r7, #2408]	; 0x968

		unmount(&sd);
 80004e0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80004e4:	4618      	mov	r0, r3
 80004e6:	f000 f925 	bl	8000734 <unmount>
	}
	//taskEXIT_CRITICAL();

	osDelay(10000);
 80004ea:	f242 7010 	movw	r0, #10000	; 0x2710
 80004ee:	f009 fb9e 	bl	8009c2e <osDelay>
	if(init_sd(&sd) != FR_OK) {
 80004f2:	e7cb      	b.n	800048c <Start_SD_Task+0x38>
 80004f4:	0800d30c 	.word	0x0800d30c
 80004f8:	0800d318 	.word	0x0800d318

080004fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a04      	ldr	r2, [pc, #16]	; (800051c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800050a:	4293      	cmp	r3, r2
 800050c:	d101      	bne.n	8000512 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800050e:	f000 fb03 	bl	8000b18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	40001000 	.word	0x40001000

08000520 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000524:	b672      	cpsid	i
}
 8000526:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000528:	e7fe      	b.n	8000528 <Error_Handler+0x8>
	...

0800052c <init_sd>:
 */

int8_t
init_sd(SD_CARD *sd //SD Card instance
		)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
  	 //check that SD Card is slotted correctly
  	 if(!BSP_SD_IsDetected()) {
 8000534:	f005 fc53 	bl	8005dde <BSP_SD_IsDetected>
 8000538:	4603      	mov	r3, r0
 800053a:	2b00      	cmp	r3, #0
 800053c:	d102      	bne.n	8000544 <init_sd+0x18>
  		 return -1;
 800053e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000542:	e02b      	b.n	800059c <init_sd+0x70>
  	 }

  	 //instantly mount SD card on startup
  	 sd->res = f_mount(&SDFatFS, (TCHAR const*)SDPath, 1);
 8000544:	2201      	movs	r2, #1
 8000546:	4917      	ldr	r1, [pc, #92]	; (80005a4 <init_sd+0x78>)
 8000548:	4817      	ldr	r0, [pc, #92]	; (80005a8 <init_sd+0x7c>)
 800054a:	f008 f991 	bl	8008870 <f_mount>
 800054e:	4603      	mov	r3, r0
 8000550:	461a      	mov	r2, r3
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	701a      	strb	r2, [r3, #0]
  	 if(sd->res != FR_OK) {
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	2b00      	cmp	r3, #0
 800055c:	d002      	beq.n	8000564 <init_sd+0x38>
  		 return -1;
 800055e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000562:	e01b      	b.n	800059c <init_sd+0x70>
  	 }

  	 //initialize R/W buffers
  	 if(memset(sd->read_buffer, 0, sizeof(sd->read_buffer)) == NULL ||
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800056a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800056e:	2100      	movs	r1, #0
 8000570:	4618      	mov	r0, r3
 8000572:	f00c fead 	bl	800d2d0 <memset>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d00b      	beq.n	8000594 <init_sd+0x68>
  			 memset(sd->write_buffer, 0, sizeof(sd->write_buffer)) == NULL) {
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	f203 531c 	addw	r3, r3, #1308	; 0x51c
 8000582:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000586:	2100      	movs	r1, #0
 8000588:	4618      	mov	r0, r3
 800058a:	f00c fea1 	bl	800d2d0 <memset>
 800058e:	4603      	mov	r3, r0
  	 if(memset(sd->read_buffer, 0, sizeof(sd->read_buffer)) == NULL ||
 8000590:	2b00      	cmp	r3, #0
 8000592:	d102      	bne.n	800059a <init_sd+0x6e>
  		 return -1;
 8000594:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000598:	e000      	b.n	800059c <init_sd+0x70>
  	 }

  	 //return success
  	 return 0;
 800059a:	2300      	movs	r3, #0
}
 800059c:	4618      	mov	r0, r3
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	20002340 	.word	0x20002340
 80005a8:	20003374 	.word	0x20003374

080005ac <read_from_file>:
int32_t
read_from_file(SD_CARD *sd,			//SD card instance
		  uint8_t file_path[50],//path to the file
		  uint16_t read_amount  //amount of bytes to read
		  )
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	4613      	mov	r3, r2
 80005b8:	80fb      	strh	r3, [r7, #6]

	UINT bytes_read;

	//check if file exists
	sd->res = f_stat((TCHAR *)file_path, &sd->finfo);
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	3304      	adds	r3, #4
 80005be:	4619      	mov	r1, r3
 80005c0:	68b8      	ldr	r0, [r7, #8]
 80005c2:	f009 f825 	bl	8009610 <f_stat>
 80005c6:	4603      	mov	r3, r0
 80005c8:	461a      	mov	r2, r3
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	701a      	strb	r2, [r3, #0]
	//file can't be read if it doesn't exist
	if(sd->res != FR_OK) {
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d002      	beq.n	80005dc <read_from_file+0x30>
		return -1;
 80005d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005da:	e028      	b.n	800062e <read_from_file+0x82>
	}

	//open file for reading
	sd->res = f_open(&SDFile, (char*)file_path, FA_READ | FA_OPEN_EXISTING);
 80005dc:	2201      	movs	r2, #1
 80005de:	68b9      	ldr	r1, [r7, #8]
 80005e0:	4815      	ldr	r0, [pc, #84]	; (8000638 <read_from_file+0x8c>)
 80005e2:	f008 f9a9 	bl	8008938 <f_open>
 80005e6:	4603      	mov	r3, r0
 80005e8:	461a      	mov	r2, r3
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	701a      	strb	r2, [r3, #0]
	if(sd->res != FR_OK) {
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d002      	beq.n	80005fc <read_from_file+0x50>
		return -1;
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005fa:	e018      	b.n	800062e <read_from_file+0x82>
	}

	//prevent out of range access
	if(f_size(&SDFile) < read_amount) {
 80005fc:	4b0e      	ldr	r3, [pc, #56]	; (8000638 <read_from_file+0x8c>)
 80005fe:	68da      	ldr	r2, [r3, #12]
 8000600:	88fb      	ldrh	r3, [r7, #6]
 8000602:	429a      	cmp	r2, r3
 8000604:	d202      	bcs.n	800060c <read_from_file+0x60>
		read_amount = f_size(&SDFile);
 8000606:	4b0c      	ldr	r3, [pc, #48]	; (8000638 <read_from_file+0x8c>)
 8000608:	68db      	ldr	r3, [r3, #12]
 800060a:	80fb      	strh	r3, [r7, #6]
	}
	//read bytes from file and store them in read buffer
	sd->res = f_read(&SDFile, &sd->read_buffer, read_amount, &bytes_read);
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	f503 718e 	add.w	r1, r3, #284	; 0x11c
 8000612:	88fa      	ldrh	r2, [r7, #6]
 8000614:	f107 0314 	add.w	r3, r7, #20
 8000618:	4807      	ldr	r0, [pc, #28]	; (8000638 <read_from_file+0x8c>)
 800061a:	f008 fbf0 	bl	8008dfe <f_read>
 800061e:	4603      	mov	r3, r0
 8000620:	461a      	mov	r2, r3
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	701a      	strb	r2, [r3, #0]
	f_close(&SDFile);
 8000626:	4804      	ldr	r0, [pc, #16]	; (8000638 <read_from_file+0x8c>)
 8000628:	f008 ffc3 	bl	80095b2 <f_close>

	return bytes_read;
 800062c:	697b      	ldr	r3, [r7, #20]
}
 800062e:	4618      	mov	r0, r3
 8000630:	3718      	adds	r7, #24
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20002344 	.word	0x20002344

0800063c <write_to_file>:
int32_t
write_to_file(SD_CARD *sd,		 //SD card instance
		   uint8_t file_path[50],//path to the file
		   uint16_t write_amount //amount of bytes to be written
		   )
{
 800063c:	b5b0      	push	{r4, r5, r7, lr}
 800063e:	b088      	sub	sp, #32
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	4613      	mov	r3, r2
 8000648:	80fb      	strh	r3, [r7, #6]
 800064a:	466b      	mov	r3, sp
 800064c:	461d      	mov	r5, r3
	UINT bytes_written;
	uint8_t w_str[write_amount+1];
 800064e:	88fb      	ldrh	r3, [r7, #6]
 8000650:	1c5c      	adds	r4, r3, #1
 8000652:	1e63      	subs	r3, r4, #1
 8000654:	61fb      	str	r3, [r7, #28]
 8000656:	4623      	mov	r3, r4
 8000658:	4618      	mov	r0, r3
 800065a:	f04f 0100 	mov.w	r1, #0
 800065e:	f04f 0200 	mov.w	r2, #0
 8000662:	f04f 0300 	mov.w	r3, #0
 8000666:	00cb      	lsls	r3, r1, #3
 8000668:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800066c:	00c2      	lsls	r2, r0, #3
 800066e:	4623      	mov	r3, r4
 8000670:	4618      	mov	r0, r3
 8000672:	f04f 0100 	mov.w	r1, #0
 8000676:	f04f 0200 	mov.w	r2, #0
 800067a:	f04f 0300 	mov.w	r3, #0
 800067e:	00cb      	lsls	r3, r1, #3
 8000680:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000684:	00c2      	lsls	r2, r0, #3
 8000686:	4623      	mov	r3, r4
 8000688:	3307      	adds	r3, #7
 800068a:	08db      	lsrs	r3, r3, #3
 800068c:	00db      	lsls	r3, r3, #3
 800068e:	ebad 0d03 	sub.w	sp, sp, r3
 8000692:	466b      	mov	r3, sp
 8000694:	3300      	adds	r3, #0
 8000696:	61bb      	str	r3, [r7, #24]
	//copy buffer to local array (may need to improve this later)
	memcpy(w_str, &sd->write_buffer, write_amount);
 8000698:	69b8      	ldr	r0, [r7, #24]
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	f203 531c 	addw	r3, r3, #1308	; 0x51c
 80006a0:	88fa      	ldrh	r2, [r7, #6]
 80006a2:	4619      	mov	r1, r3
 80006a4:	f00c fe06 	bl	800d2b4 <memcpy>

	//check if file exists
	sd->res = f_stat((TCHAR *)file_path, &sd->finfo);
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	3304      	adds	r3, #4
 80006ac:	4619      	mov	r1, r3
 80006ae:	68b8      	ldr	r0, [r7, #8]
 80006b0:	f008 ffae 	bl	8009610 <f_stat>
 80006b4:	4603      	mov	r3, r0
 80006b6:	461a      	mov	r2, r3
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	701a      	strb	r2, [r3, #0]

	//adhere to different cases
	switch(sd->res) {
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d002      	beq.n	80006ca <write_to_file+0x8e>
 80006c4:	2b04      	cmp	r3, #4
 80006c6:	d00a      	beq.n	80006de <write_to_file+0xa2>
 80006c8:	e013      	b.n	80006f2 <write_to_file+0xb6>

	case FR_OK:
		//file exists, append to it
		sd->res = f_open(&SDFile, (char*)file_path, FA_OPEN_APPEND | FA_WRITE);
 80006ca:	2232      	movs	r2, #50	; 0x32
 80006cc:	68b9      	ldr	r1, [r7, #8]
 80006ce:	4818      	ldr	r0, [pc, #96]	; (8000730 <write_to_file+0xf4>)
 80006d0:	f008 f932 	bl	8008938 <f_open>
 80006d4:	4603      	mov	r3, r0
 80006d6:	461a      	mov	r2, r3
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	701a      	strb	r2, [r3, #0]
		break;
 80006dc:	e013      	b.n	8000706 <write_to_file+0xca>
	case FR_NO_FILE:
		//file does not exist, create it
		sd->res = f_open(&SDFile, (char*)file_path, FA_CREATE_NEW | FA_WRITE);
 80006de:	2206      	movs	r2, #6
 80006e0:	68b9      	ldr	r1, [r7, #8]
 80006e2:	4813      	ldr	r0, [pc, #76]	; (8000730 <write_to_file+0xf4>)
 80006e4:	f008 f928 	bl	8008938 <f_open>
 80006e8:	4603      	mov	r3, r0
 80006ea:	461a      	mov	r2, r3
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	701a      	strb	r2, [r3, #0]
		break;
 80006f0:	e009      	b.n	8000706 <write_to_file+0xca>
	default:
		//default case should overwrite to prevent system failure
		sd->res = f_open(&SDFile, (char*)file_path, FA_CREATE_NEW | FA_WRITE);
 80006f2:	2206      	movs	r2, #6
 80006f4:	68b9      	ldr	r1, [r7, #8]
 80006f6:	480e      	ldr	r0, [pc, #56]	; (8000730 <write_to_file+0xf4>)
 80006f8:	f008 f91e 	bl	8008938 <f_open>
 80006fc:	4603      	mov	r3, r0
 80006fe:	461a      	mov	r2, r3
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	701a      	strb	r2, [r3, #0]
		break;
 8000704:	bf00      	nop
	}

	//write to file
	sd->res = f_write(&SDFile, w_str, (UINT)write_amount, (UINT*)&bytes_written);
 8000706:	69b9      	ldr	r1, [r7, #24]
 8000708:	88fa      	ldrh	r2, [r7, #6]
 800070a:	f107 0314 	add.w	r3, r7, #20
 800070e:	4808      	ldr	r0, [pc, #32]	; (8000730 <write_to_file+0xf4>)
 8000710:	f008 fd03 	bl	800911a <f_write>
 8000714:	4603      	mov	r3, r0
 8000716:	461a      	mov	r2, r3
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	701a      	strb	r2, [r3, #0]
	f_close(&SDFile);
 800071c:	4804      	ldr	r0, [pc, #16]	; (8000730 <write_to_file+0xf4>)
 800071e:	f008 ff48 	bl	80095b2 <f_close>

	return bytes_written;
 8000722:	697b      	ldr	r3, [r7, #20]
 8000724:	46ad      	mov	sp, r5
}
 8000726:	4618      	mov	r0, r3
 8000728:	3720      	adds	r7, #32
 800072a:	46bd      	mov	sp, r7
 800072c:	bdb0      	pop	{r4, r5, r7, pc}
 800072e:	bf00      	nop
 8000730:	20002344 	.word	0x20002344

08000734 <unmount>:
 * Unmount SD card
 */
void
unmount(SD_CARD *sd //SD Card instance
		)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	sd->res = f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
 800073c:	2200      	movs	r2, #0
 800073e:	2100      	movs	r1, #0
 8000740:	4805      	ldr	r0, [pc, #20]	; (8000758 <unmount+0x24>)
 8000742:	f008 f895 	bl	8008870 <f_mount>
 8000746:	4603      	mov	r3, r0
 8000748:	461a      	mov	r2, r3
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	701a      	strb	r2, [r3, #0]
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	20003374 	.word	0x20003374

0800075c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000762:	4b11      	ldr	r3, [pc, #68]	; (80007a8 <HAL_MspInit+0x4c>)
 8000764:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000766:	4a10      	ldr	r2, [pc, #64]	; (80007a8 <HAL_MspInit+0x4c>)
 8000768:	f043 0301 	orr.w	r3, r3, #1
 800076c:	6613      	str	r3, [r2, #96]	; 0x60
 800076e:	4b0e      	ldr	r3, [pc, #56]	; (80007a8 <HAL_MspInit+0x4c>)
 8000770:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000772:	f003 0301 	and.w	r3, r3, #1
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800077a:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <HAL_MspInit+0x4c>)
 800077c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800077e:	4a0a      	ldr	r2, [pc, #40]	; (80007a8 <HAL_MspInit+0x4c>)
 8000780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000784:	6593      	str	r3, [r2, #88]	; 0x58
 8000786:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <HAL_MspInit+0x4c>)
 8000788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800078a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800078e:	603b      	str	r3, [r7, #0]
 8000790:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000792:	2200      	movs	r2, #0
 8000794:	210f      	movs	r1, #15
 8000796:	f06f 0001 	mvn.w	r0, #1
 800079a:	f000 fab9 	bl	8000d10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40021000 	.word	0x40021000

080007ac <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08a      	sub	sp, #40	; 0x28
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b4:	f107 0314 	add.w	r3, r7, #20
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
 80007bc:	605a      	str	r2, [r3, #4]
 80007be:	609a      	str	r2, [r3, #8]
 80007c0:	60da      	str	r2, [r3, #12]
 80007c2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a42      	ldr	r2, [pc, #264]	; (80008d4 <HAL_SD_MspInit+0x128>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d17e      	bne.n	80008cc <HAL_SD_MspInit+0x120>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80007ce:	4b42      	ldr	r3, [pc, #264]	; (80008d8 <HAL_SD_MspInit+0x12c>)
 80007d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007d2:	4a41      	ldr	r2, [pc, #260]	; (80008d8 <HAL_SD_MspInit+0x12c>)
 80007d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007d8:	6613      	str	r3, [r2, #96]	; 0x60
 80007da:	4b3f      	ldr	r3, [pc, #252]	; (80008d8 <HAL_SD_MspInit+0x12c>)
 80007dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007e2:	613b      	str	r3, [r7, #16]
 80007e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e6:	4b3c      	ldr	r3, [pc, #240]	; (80008d8 <HAL_SD_MspInit+0x12c>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ea:	4a3b      	ldr	r2, [pc, #236]	; (80008d8 <HAL_SD_MspInit+0x12c>)
 80007ec:	f043 0304 	orr.w	r3, r3, #4
 80007f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007f2:	4b39      	ldr	r3, [pc, #228]	; (80008d8 <HAL_SD_MspInit+0x12c>)
 80007f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007f6:	f003 0304 	and.w	r3, r3, #4
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80007fe:	4b36      	ldr	r3, [pc, #216]	; (80008d8 <HAL_SD_MspInit+0x12c>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000802:	4a35      	ldr	r2, [pc, #212]	; (80008d8 <HAL_SD_MspInit+0x12c>)
 8000804:	f043 0308 	orr.w	r3, r3, #8
 8000808:	64d3      	str	r3, [r2, #76]	; 0x4c
 800080a:	4b33      	ldr	r3, [pc, #204]	; (80008d8 <HAL_SD_MspInit+0x12c>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800080e:	f003 0308 	and.w	r3, r3, #8
 8000812:	60bb      	str	r3, [r7, #8]
 8000814:	68bb      	ldr	r3, [r7, #8]
    /**SDMMC1 GPIO Configuration
    PC8     ------> SDMMC1_D0
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8000816:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 800081a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800081c:	2302      	movs	r3, #2
 800081e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000820:	2301      	movs	r3, #1
 8000822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000824:	2303      	movs	r3, #3
 8000826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000828:	230c      	movs	r3, #12
 800082a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800082c:	f107 0314 	add.w	r3, r7, #20
 8000830:	4619      	mov	r1, r3
 8000832:	482a      	ldr	r0, [pc, #168]	; (80008dc <HAL_SD_MspInit+0x130>)
 8000834:	f000 fd9e 	bl	8001374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000838:	2304      	movs	r3, #4
 800083a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083c:	2302      	movs	r3, #2
 800083e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000840:	2301      	movs	r3, #1
 8000842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000844:	2303      	movs	r3, #3
 8000846:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000848:	230c      	movs	r3, #12
 800084a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800084c:	f107 0314 	add.w	r3, r7, #20
 8000850:	4619      	mov	r1, r3
 8000852:	4823      	ldr	r0, [pc, #140]	; (80008e0 <HAL_SD_MspInit+0x134>)
 8000854:	f000 fd8e 	bl	8001374 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1 Init */
    hdma_sdmmc1.Instance = DMA2_Channel4;
 8000858:	4b22      	ldr	r3, [pc, #136]	; (80008e4 <HAL_SD_MspInit+0x138>)
 800085a:	4a23      	ldr	r2, [pc, #140]	; (80008e8 <HAL_SD_MspInit+0x13c>)
 800085c:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1.Init.Request = DMA_REQUEST_7;
 800085e:	4b21      	ldr	r3, [pc, #132]	; (80008e4 <HAL_SD_MspInit+0x138>)
 8000860:	2207      	movs	r2, #7
 8000862:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000864:	4b1f      	ldr	r3, [pc, #124]	; (80008e4 <HAL_SD_MspInit+0x138>)
 8000866:	2210      	movs	r2, #16
 8000868:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800086a:	4b1e      	ldr	r3, [pc, #120]	; (80008e4 <HAL_SD_MspInit+0x138>)
 800086c:	2200      	movs	r2, #0
 800086e:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1.Init.MemInc = DMA_MINC_ENABLE;
 8000870:	4b1c      	ldr	r3, [pc, #112]	; (80008e4 <HAL_SD_MspInit+0x138>)
 8000872:	2280      	movs	r2, #128	; 0x80
 8000874:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000876:	4b1b      	ldr	r3, [pc, #108]	; (80008e4 <HAL_SD_MspInit+0x138>)
 8000878:	f44f 7200 	mov.w	r2, #512	; 0x200
 800087c:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800087e:	4b19      	ldr	r3, [pc, #100]	; (80008e4 <HAL_SD_MspInit+0x138>)
 8000880:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000884:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1.Init.Mode = DMA_NORMAL;
 8000886:	4b17      	ldr	r3, [pc, #92]	; (80008e4 <HAL_SD_MspInit+0x138>)
 8000888:	2200      	movs	r2, #0
 800088a:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800088c:	4b15      	ldr	r3, [pc, #84]	; (80008e4 <HAL_SD_MspInit+0x138>)
 800088e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000892:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sdmmc1) != HAL_OK)
 8000894:	4813      	ldr	r0, [pc, #76]	; (80008e4 <HAL_SD_MspInit+0x138>)
 8000896:	f000 fa65 	bl	8000d64 <HAL_DMA_Init>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <HAL_SD_MspInit+0xf8>
    {
      Error_Handler();
 80008a0:	f7ff fe3e 	bl	8000520 <Error_Handler>

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    /* Be sure to change transfer direction before calling
     HAL_SD_ReadBlocks_DMA or HAL_SD_WriteBlocks_DMA. */
    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	4a0f      	ldr	r2, [pc, #60]	; (80008e4 <HAL_SD_MspInit+0x138>)
 80008a8:	641a      	str	r2, [r3, #64]	; 0x40
 80008aa:	4a0e      	ldr	r2, [pc, #56]	; (80008e4 <HAL_SD_MspInit+0x138>)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1);
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	4a0c      	ldr	r2, [pc, #48]	; (80008e4 <HAL_SD_MspInit+0x138>)
 80008b4:	63da      	str	r2, [r3, #60]	; 0x3c
 80008b6:	4a0b      	ldr	r2, [pc, #44]	; (80008e4 <HAL_SD_MspInit+0x138>)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	6293      	str	r3, [r2, #40]	; 0x28

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 80008bc:	2200      	movs	r2, #0
 80008be:	2105      	movs	r1, #5
 80008c0:	2031      	movs	r0, #49	; 0x31
 80008c2:	f000 fa25 	bl	8000d10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80008c6:	2031      	movs	r0, #49	; 0x31
 80008c8:	f000 fa3e 	bl	8000d48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 80008cc:	bf00      	nop
 80008ce:	3728      	adds	r7, #40	; 0x28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	40012800 	.word	0x40012800
 80008d8:	40021000 	.word	0x40021000
 80008dc:	48000800 	.word	0x48000800
 80008e0:	48000c00 	.word	0x48000c00
 80008e4:	200022a4 	.word	0x200022a4
 80008e8:	40020444 	.word	0x40020444

080008ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08c      	sub	sp, #48	; 0x30
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80008fc:	2200      	movs	r2, #0
 80008fe:	6879      	ldr	r1, [r7, #4]
 8000900:	2036      	movs	r0, #54	; 0x36
 8000902:	f000 fa05 	bl	8000d10 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000906:	2036      	movs	r0, #54	; 0x36
 8000908:	f000 fa1e 	bl	8000d48 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800090c:	4b1e      	ldr	r3, [pc, #120]	; (8000988 <HAL_InitTick+0x9c>)
 800090e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000910:	4a1d      	ldr	r2, [pc, #116]	; (8000988 <HAL_InitTick+0x9c>)
 8000912:	f043 0310 	orr.w	r3, r3, #16
 8000916:	6593      	str	r3, [r2, #88]	; 0x58
 8000918:	4b1b      	ldr	r3, [pc, #108]	; (8000988 <HAL_InitTick+0x9c>)
 800091a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800091c:	f003 0310 	and.w	r3, r3, #16
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000924:	f107 0210 	add.w	r2, r7, #16
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	4611      	mov	r1, r2
 800092e:	4618      	mov	r0, r3
 8000930:	f001 fcd2 	bl	80022d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000934:	f001 fca4 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 8000938:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800093a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800093c:	4a13      	ldr	r2, [pc, #76]	; (800098c <HAL_InitTick+0xa0>)
 800093e:	fba2 2303 	umull	r2, r3, r2, r3
 8000942:	0c9b      	lsrs	r3, r3, #18
 8000944:	3b01      	subs	r3, #1
 8000946:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000948:	4b11      	ldr	r3, [pc, #68]	; (8000990 <HAL_InitTick+0xa4>)
 800094a:	4a12      	ldr	r2, [pc, #72]	; (8000994 <HAL_InitTick+0xa8>)
 800094c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800094e:	4b10      	ldr	r3, [pc, #64]	; (8000990 <HAL_InitTick+0xa4>)
 8000950:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000954:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000956:	4a0e      	ldr	r2, [pc, #56]	; (8000990 <HAL_InitTick+0xa4>)
 8000958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800095a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800095c:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <HAL_InitTick+0xa4>)
 800095e:	2200      	movs	r2, #0
 8000960:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000962:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <HAL_InitTick+0xa4>)
 8000964:	2200      	movs	r2, #0
 8000966:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000968:	4809      	ldr	r0, [pc, #36]	; (8000990 <HAL_InitTick+0xa4>)
 800096a:	f004 f979 	bl	8004c60 <HAL_TIM_Base_Init>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d104      	bne.n	800097e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000974:	4806      	ldr	r0, [pc, #24]	; (8000990 <HAL_InitTick+0xa4>)
 8000976:	f004 f9d5 	bl	8004d24 <HAL_TIM_Base_Start_IT>
 800097a:	4603      	mov	r3, r0
 800097c:	e000      	b.n	8000980 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800097e:	2301      	movs	r3, #1
}
 8000980:	4618      	mov	r0, r3
 8000982:	3730      	adds	r7, #48	; 0x30
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40021000 	.word	0x40021000
 800098c:	431bde83 	.word	0x431bde83
 8000990:	200022ec 	.word	0x200022ec
 8000994:	40001000 	.word	0x40001000

08000998 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800099c:	e7fe      	b.n	800099c <NMI_Handler+0x4>

0800099e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800099e:	b480      	push	{r7}
 80009a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009a2:	e7fe      	b.n	80009a2 <HardFault_Handler+0x4>

080009a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <MemManage_Handler+0x4>

080009aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009ae:	e7fe      	b.n	80009ae <BusFault_Handler+0x4>

080009b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009b4:	e7fe      	b.n	80009b4 <UsageFault_Handler+0x4>

080009b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009b6:	b480      	push	{r7}
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80009c8:	4802      	ldr	r0, [pc, #8]	; (80009d4 <SDMMC1_IRQHandler+0x10>)
 80009ca:	f003 faa9 	bl	8003f20 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	200019c0 	.word	0x200019c0

080009d8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80009dc:	4802      	ldr	r0, [pc, #8]	; (80009e8 <TIM6_DAC_IRQHandler+0x10>)
 80009de:	f004 fa11 	bl	8004e04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	200022ec 	.word	0x200022ec

080009ec <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
#ifndef CODE_CORRECTION_SD
  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1);
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */
#else
  if((hsd1.Context == (SD_CONTEXT_DMA | SD_CONTEXT_READ_SINGLE_BLOCK)) ||
 80009f0:	4b0e      	ldr	r3, [pc, #56]	; (8000a2c <DMA2_Channel4_IRQHandler+0x40>)
 80009f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f4:	2b81      	cmp	r3, #129	; 0x81
 80009f6:	d003      	beq.n	8000a00 <DMA2_Channel4_IRQHandler+0x14>
		  (hsd1.Context == (SD_CONTEXT_DMA | SD_CONTEXT_READ_MULTIPLE_BLOCK)))
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <DMA2_Channel4_IRQHandler+0x40>)
 80009fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  if((hsd1.Context == (SD_CONTEXT_DMA | SD_CONTEXT_READ_SINGLE_BLOCK)) ||
 80009fc:	2b82      	cmp	r3, #130	; 0x82
 80009fe:	d105      	bne.n	8000a0c <DMA2_Channel4_IRQHandler+0x20>
  {
	  HAL_DMA_IRQHandler(hsd1.hdmarx);
 8000a00:	4b0a      	ldr	r3, [pc, #40]	; (8000a2c <DMA2_Channel4_IRQHandler+0x40>)
 8000a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a04:	4618      	mov	r0, r3
 8000a06:	f000 fbd6 	bl	80011b6 <HAL_DMA_IRQHandler>
  {
	  HAL_DMA_IRQHandler(hsd1.hdmatx);
  }
#endif
  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8000a0a:	e00c      	b.n	8000a26 <DMA2_Channel4_IRQHandler+0x3a>
  else if((hsd1.Context == (SD_CONTEXT_DMA | SD_CONTEXT_WRITE_SINGLE_BLOCK)) ||
 8000a0c:	4b07      	ldr	r3, [pc, #28]	; (8000a2c <DMA2_Channel4_IRQHandler+0x40>)
 8000a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a10:	2b90      	cmp	r3, #144	; 0x90
 8000a12:	d003      	beq.n	8000a1c <DMA2_Channel4_IRQHandler+0x30>
		  (hsd1.Context == (SD_CONTEXT_DMA | SD_CONTEXT_WRITE_MULTIPLE_BLOCK)))
 8000a14:	4b05      	ldr	r3, [pc, #20]	; (8000a2c <DMA2_Channel4_IRQHandler+0x40>)
 8000a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hsd1.Context == (SD_CONTEXT_DMA | SD_CONTEXT_WRITE_SINGLE_BLOCK)) ||
 8000a18:	2ba0      	cmp	r3, #160	; 0xa0
 8000a1a:	d104      	bne.n	8000a26 <DMA2_Channel4_IRQHandler+0x3a>
	  HAL_DMA_IRQHandler(hsd1.hdmatx);
 8000a1c:	4b03      	ldr	r3, [pc, #12]	; (8000a2c <DMA2_Channel4_IRQHandler+0x40>)
 8000a1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a20:	4618      	mov	r0, r3
 8000a22:	f000 fbc8 	bl	80011b6 <HAL_DMA_IRQHandler>
}
 8000a26:	bf00      	nop
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	200019c0 	.word	0x200019c0

08000a30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a34:	4b15      	ldr	r3, [pc, #84]	; (8000a8c <SystemInit+0x5c>)
 8000a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a3a:	4a14      	ldr	r2, [pc, #80]	; (8000a8c <SystemInit+0x5c>)
 8000a3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000a44:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <SystemInit+0x60>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a11      	ldr	r2, [pc, #68]	; (8000a90 <SystemInit+0x60>)
 8000a4a:	f043 0301 	orr.w	r3, r3, #1
 8000a4e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000a50:	4b0f      	ldr	r3, [pc, #60]	; (8000a90 <SystemInit+0x60>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000a56:	4b0e      	ldr	r3, [pc, #56]	; (8000a90 <SystemInit+0x60>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a0d      	ldr	r2, [pc, #52]	; (8000a90 <SystemInit+0x60>)
 8000a5c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000a60:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000a64:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000a66:	4b0a      	ldr	r3, [pc, #40]	; (8000a90 <SystemInit+0x60>)
 8000a68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a6c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a6e:	4b08      	ldr	r3, [pc, #32]	; (8000a90 <SystemInit+0x60>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a07      	ldr	r2, [pc, #28]	; (8000a90 <SystemInit+0x60>)
 8000a74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a78:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000a7a:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <SystemInit+0x60>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	619a      	str	r2, [r3, #24]
}
 8000a80:	bf00      	nop
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	e000ed00 	.word	0xe000ed00
 8000a90:	40021000 	.word	0x40021000

08000a94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000acc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a98:	f7ff ffca 	bl	8000a30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000a9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000a9e:	e003      	b.n	8000aa8 <LoopCopyDataInit>

08000aa0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000aa0:	4b0b      	ldr	r3, [pc, #44]	; (8000ad0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000aa2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000aa4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000aa6:	3104      	adds	r1, #4

08000aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000aa8:	480a      	ldr	r0, [pc, #40]	; (8000ad4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000aaa:	4b0b      	ldr	r3, [pc, #44]	; (8000ad8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000aac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000aae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000ab0:	d3f6      	bcc.n	8000aa0 <CopyDataInit>
	ldr	r2, =_sbss
 8000ab2:	4a0a      	ldr	r2, [pc, #40]	; (8000adc <LoopForever+0x12>)
	b	LoopFillZerobss
 8000ab4:	e002      	b.n	8000abc <LoopFillZerobss>

08000ab6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000ab6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000ab8:	f842 3b04 	str.w	r3, [r2], #4

08000abc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000abc:	4b08      	ldr	r3, [pc, #32]	; (8000ae0 <LoopForever+0x16>)
	cmp	r2, r3
 8000abe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000ac0:	d3f9      	bcc.n	8000ab6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ac2:	f00c fbd3 	bl	800d26c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ac6:	f7ff fb83 	bl	80001d0 <main>

08000aca <LoopForever>:

LoopForever:
    b LoopForever
 8000aca:	e7fe      	b.n	8000aca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000acc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000ad0:	0800d898 	.word	0x0800d898
	ldr	r0, =_sdata
 8000ad4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000ad8:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8000adc:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8000ae0:	200043f0 	.word	0x200043f0

08000ae4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ae4:	e7fe      	b.n	8000ae4 <ADC1_2_IRQHandler>

08000ae6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	b082      	sub	sp, #8
 8000aea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000aec:	2300      	movs	r3, #0
 8000aee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000af0:	2003      	movs	r0, #3
 8000af2:	f000 f902 	bl	8000cfa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000af6:	2000      	movs	r0, #0
 8000af8:	f7ff fef8 	bl	80008ec <HAL_InitTick>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d002      	beq.n	8000b08 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b02:	2301      	movs	r3, #1
 8000b04:	71fb      	strb	r3, [r7, #7]
 8000b06:	e001      	b.n	8000b0c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b08:	f7ff fe28 	bl	800075c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b0c:	79fb      	ldrb	r3, [r7, #7]
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
	...

08000b18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <HAL_IncTick+0x20>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	461a      	mov	r2, r3
 8000b22:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <HAL_IncTick+0x24>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4413      	add	r3, r2
 8000b28:	4a04      	ldr	r2, [pc, #16]	; (8000b3c <HAL_IncTick+0x24>)
 8000b2a:	6013      	str	r3, [r2, #0]
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	20000008 	.word	0x20000008
 8000b3c:	20002338 	.word	0x20002338

08000b40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  return uwTick;
 8000b44:	4b03      	ldr	r3, [pc, #12]	; (8000b54 <HAL_GetTick+0x14>)
 8000b46:	681b      	ldr	r3, [r3, #0]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	20002338 	.word	0x20002338

08000b58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b60:	f7ff ffee 	bl	8000b40 <HAL_GetTick>
 8000b64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b70:	d005      	beq.n	8000b7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b72:	4b0a      	ldr	r3, [pc, #40]	; (8000b9c <HAL_Delay+0x44>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	461a      	mov	r2, r3
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b7e:	bf00      	nop
 8000b80:	f7ff ffde 	bl	8000b40 <HAL_GetTick>
 8000b84:	4602      	mov	r2, r0
 8000b86:	68bb      	ldr	r3, [r7, #8]
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	68fa      	ldr	r2, [r7, #12]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d8f7      	bhi.n	8000b80 <HAL_Delay+0x28>
  {
  }
}
 8000b90:	bf00      	nop
 8000b92:	bf00      	nop
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000008 	.word	0x20000008

08000ba0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bb6:	68ba      	ldr	r2, [r7, #8]
 8000bb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bd2:	4a04      	ldr	r2, [pc, #16]	; (8000be4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	60d3      	str	r3, [r2, #12]
}
 8000bd8:	bf00      	nop
 8000bda:	3714      	adds	r7, #20
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bec:	4b04      	ldr	r3, [pc, #16]	; (8000c00 <__NVIC_GetPriorityGrouping+0x18>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
 8000bf2:	f003 0307 	and.w	r3, r3, #7
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	db0b      	blt.n	8000c2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	f003 021f 	and.w	r2, r3, #31
 8000c1c:	4907      	ldr	r1, [pc, #28]	; (8000c3c <__NVIC_EnableIRQ+0x38>)
 8000c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c22:	095b      	lsrs	r3, r3, #5
 8000c24:	2001      	movs	r0, #1
 8000c26:	fa00 f202 	lsl.w	r2, r0, r2
 8000c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	e000e100 	.word	0xe000e100

08000c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	6039      	str	r1, [r7, #0]
 8000c4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	db0a      	blt.n	8000c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	490c      	ldr	r1, [pc, #48]	; (8000c8c <__NVIC_SetPriority+0x4c>)
 8000c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5e:	0112      	lsls	r2, r2, #4
 8000c60:	b2d2      	uxtb	r2, r2
 8000c62:	440b      	add	r3, r1
 8000c64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c68:	e00a      	b.n	8000c80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	b2da      	uxtb	r2, r3
 8000c6e:	4908      	ldr	r1, [pc, #32]	; (8000c90 <__NVIC_SetPriority+0x50>)
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	f003 030f 	and.w	r3, r3, #15
 8000c76:	3b04      	subs	r3, #4
 8000c78:	0112      	lsls	r2, r2, #4
 8000c7a:	b2d2      	uxtb	r2, r2
 8000c7c:	440b      	add	r3, r1
 8000c7e:	761a      	strb	r2, [r3, #24]
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	e000e100 	.word	0xe000e100
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b089      	sub	sp, #36	; 0x24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	f003 0307 	and.w	r3, r3, #7
 8000ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	f1c3 0307 	rsb	r3, r3, #7
 8000cae:	2b04      	cmp	r3, #4
 8000cb0:	bf28      	it	cs
 8000cb2:	2304      	movcs	r3, #4
 8000cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	3304      	adds	r3, #4
 8000cba:	2b06      	cmp	r3, #6
 8000cbc:	d902      	bls.n	8000cc4 <NVIC_EncodePriority+0x30>
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	3b03      	subs	r3, #3
 8000cc2:	e000      	b.n	8000cc6 <NVIC_EncodePriority+0x32>
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	43da      	mvns	r2, r3
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	401a      	ands	r2, r3
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cdc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce6:	43d9      	mvns	r1, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cec:	4313      	orrs	r3, r2
         );
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3724      	adds	r7, #36	; 0x24
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr

08000cfa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	b082      	sub	sp, #8
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f7ff ff4c 	bl	8000ba0 <__NVIC_SetPriorityGrouping>
}
 8000d08:	bf00      	nop
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
 8000d1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d22:	f7ff ff61 	bl	8000be8 <__NVIC_GetPriorityGrouping>
 8000d26:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d28:	687a      	ldr	r2, [r7, #4]
 8000d2a:	68b9      	ldr	r1, [r7, #8]
 8000d2c:	6978      	ldr	r0, [r7, #20]
 8000d2e:	f7ff ffb1 	bl	8000c94 <NVIC_EncodePriority>
 8000d32:	4602      	mov	r2, r0
 8000d34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d38:	4611      	mov	r1, r2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff ff80 	bl	8000c40 <__NVIC_SetPriority>
}
 8000d40:	bf00      	nop
 8000d42:	3718      	adds	r7, #24
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}

08000d48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff ff54 	bl	8000c04 <__NVIC_EnableIRQ>
}
 8000d5c:	bf00      	nop
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b085      	sub	sp, #20
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d101      	bne.n	8000d76 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e098      	b.n	8000ea8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	4b4d      	ldr	r3, [pc, #308]	; (8000eb4 <HAL_DMA_Init+0x150>)
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d80f      	bhi.n	8000da2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	461a      	mov	r2, r3
 8000d88:	4b4b      	ldr	r3, [pc, #300]	; (8000eb8 <HAL_DMA_Init+0x154>)
 8000d8a:	4413      	add	r3, r2
 8000d8c:	4a4b      	ldr	r2, [pc, #300]	; (8000ebc <HAL_DMA_Init+0x158>)
 8000d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d92:	091b      	lsrs	r3, r3, #4
 8000d94:	009a      	lsls	r2, r3, #2
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a48      	ldr	r2, [pc, #288]	; (8000ec0 <HAL_DMA_Init+0x15c>)
 8000d9e:	641a      	str	r2, [r3, #64]	; 0x40
 8000da0:	e00e      	b.n	8000dc0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	461a      	mov	r2, r3
 8000da8:	4b46      	ldr	r3, [pc, #280]	; (8000ec4 <HAL_DMA_Init+0x160>)
 8000daa:	4413      	add	r3, r2
 8000dac:	4a43      	ldr	r2, [pc, #268]	; (8000ebc <HAL_DMA_Init+0x158>)
 8000dae:	fba2 2303 	umull	r2, r3, r2, r3
 8000db2:	091b      	lsrs	r3, r3, #4
 8000db4:	009a      	lsls	r2, r3, #2
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a42      	ldr	r2, [pc, #264]	; (8000ec8 <HAL_DMA_Init+0x164>)
 8000dbe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2202      	movs	r2, #2
 8000dc4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000dda:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000de4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	691b      	ldr	r3, [r3, #16]
 8000dea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000df0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	699b      	ldr	r3, [r3, #24]
 8000df6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dfc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6a1b      	ldr	r3, [r3, #32]
 8000e02:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e04:	68fa      	ldr	r2, [r7, #12]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	68fa      	ldr	r2, [r7, #12]
 8000e10:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	689b      	ldr	r3, [r3, #8]
 8000e16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000e1a:	d039      	beq.n	8000e90 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e20:	4a27      	ldr	r2, [pc, #156]	; (8000ec0 <HAL_DMA_Init+0x15c>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d11a      	bne.n	8000e5c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000e26:	4b29      	ldr	r3, [pc, #164]	; (8000ecc <HAL_DMA_Init+0x168>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e2e:	f003 031c 	and.w	r3, r3, #28
 8000e32:	210f      	movs	r1, #15
 8000e34:	fa01 f303 	lsl.w	r3, r1, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	4924      	ldr	r1, [pc, #144]	; (8000ecc <HAL_DMA_Init+0x168>)
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000e40:	4b22      	ldr	r3, [pc, #136]	; (8000ecc <HAL_DMA_Init+0x168>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6859      	ldr	r1, [r3, #4]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4c:	f003 031c 	and.w	r3, r3, #28
 8000e50:	fa01 f303 	lsl.w	r3, r1, r3
 8000e54:	491d      	ldr	r1, [pc, #116]	; (8000ecc <HAL_DMA_Init+0x168>)
 8000e56:	4313      	orrs	r3, r2
 8000e58:	600b      	str	r3, [r1, #0]
 8000e5a:	e019      	b.n	8000e90 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000e5c:	4b1c      	ldr	r3, [pc, #112]	; (8000ed0 <HAL_DMA_Init+0x16c>)
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e64:	f003 031c 	and.w	r3, r3, #28
 8000e68:	210f      	movs	r1, #15
 8000e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	4917      	ldr	r1, [pc, #92]	; (8000ed0 <HAL_DMA_Init+0x16c>)
 8000e72:	4013      	ands	r3, r2
 8000e74:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000e76:	4b16      	ldr	r3, [pc, #88]	; (8000ed0 <HAL_DMA_Init+0x16c>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6859      	ldr	r1, [r3, #4]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e82:	f003 031c 	and.w	r3, r3, #28
 8000e86:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8a:	4911      	ldr	r1, [pc, #68]	; (8000ed0 <HAL_DMA_Init+0x16c>)
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2200      	movs	r2, #0
 8000e94:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2201      	movs	r2, #1
 8000e9a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8000ea6:	2300      	movs	r3, #0
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	40020407 	.word	0x40020407
 8000eb8:	bffdfff8 	.word	0xbffdfff8
 8000ebc:	cccccccd 	.word	0xcccccccd
 8000ec0:	40020000 	.word	0x40020000
 8000ec4:	bffdfbf8 	.word	0xbffdfbf8
 8000ec8:	40020400 	.word	0x40020400
 8000ecc:	400200a8 	.word	0x400200a8
 8000ed0:	400204a8 	.word	0x400204a8

08000ed4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d101      	bne.n	8000ee6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e072      	b.n	8000fcc <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f022 0201 	bic.w	r2, r2, #1
 8000ef4:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	461a      	mov	r2, r3
 8000efc:	4b36      	ldr	r3, [pc, #216]	; (8000fd8 <HAL_DMA_DeInit+0x104>)
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d80f      	bhi.n	8000f22 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	461a      	mov	r2, r3
 8000f08:	4b34      	ldr	r3, [pc, #208]	; (8000fdc <HAL_DMA_DeInit+0x108>)
 8000f0a:	4413      	add	r3, r2
 8000f0c:	4a34      	ldr	r2, [pc, #208]	; (8000fe0 <HAL_DMA_DeInit+0x10c>)
 8000f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f12:	091b      	lsrs	r3, r3, #4
 8000f14:	009a      	lsls	r2, r3, #2
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a31      	ldr	r2, [pc, #196]	; (8000fe4 <HAL_DMA_DeInit+0x110>)
 8000f1e:	641a      	str	r2, [r3, #64]	; 0x40
 8000f20:	e00e      	b.n	8000f40 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	461a      	mov	r2, r3
 8000f28:	4b2f      	ldr	r3, [pc, #188]	; (8000fe8 <HAL_DMA_DeInit+0x114>)
 8000f2a:	4413      	add	r3, r2
 8000f2c:	4a2c      	ldr	r2, [pc, #176]	; (8000fe0 <HAL_DMA_DeInit+0x10c>)
 8000f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f32:	091b      	lsrs	r3, r3, #4
 8000f34:	009a      	lsls	r2, r3, #2
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a2b      	ldr	r2, [pc, #172]	; (8000fec <HAL_DMA_DeInit+0x118>)
 8000f3e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f4c:	f003 021c 	and.w	r2, r3, #28
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f54:	2101      	movs	r1, #1
 8000f56:	fa01 f202 	lsl.w	r2, r1, r2
 8000f5a:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f60:	4a20      	ldr	r2, [pc, #128]	; (8000fe4 <HAL_DMA_DeInit+0x110>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d10d      	bne.n	8000f82 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000f66:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <HAL_DMA_DeInit+0x11c>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f6e:	f003 031c 	and.w	r3, r3, #28
 8000f72:	210f      	movs	r1, #15
 8000f74:	fa01 f303 	lsl.w	r3, r1, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	491d      	ldr	r1, [pc, #116]	; (8000ff0 <HAL_DMA_DeInit+0x11c>)
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	600b      	str	r3, [r1, #0]
 8000f80:	e00c      	b.n	8000f9c <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000f82:	4b1c      	ldr	r3, [pc, #112]	; (8000ff4 <HAL_DMA_DeInit+0x120>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8a:	f003 031c 	and.w	r3, r3, #28
 8000f8e:	210f      	movs	r1, #15
 8000f90:	fa01 f303 	lsl.w	r3, r1, r3
 8000f94:	43db      	mvns	r3, r3
 8000f96:	4917      	ldr	r1, [pc, #92]	; (8000ff4 <HAL_DMA_DeInit+0x120>)
 8000f98:	4013      	ands	r3, r2
 8000f9a:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2200      	movs	r2, #0
 8000fac:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8000fca:	2300      	movs	r3, #0
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	40020407 	.word	0x40020407
 8000fdc:	bffdfff8 	.word	0xbffdfff8
 8000fe0:	cccccccd 	.word	0xcccccccd
 8000fe4:	40020000 	.word	0x40020000
 8000fe8:	bffdfbf8 	.word	0xbffdfbf8
 8000fec:	40020400 	.word	0x40020400
 8000ff0:	400200a8 	.word	0x400200a8
 8000ff4:	400204a8 	.word	0x400204a8

08000ff8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
 8001004:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001006:	2300      	movs	r3, #0
 8001008:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001010:	2b01      	cmp	r3, #1
 8001012:	d101      	bne.n	8001018 <HAL_DMA_Start_IT+0x20>
 8001014:	2302      	movs	r3, #2
 8001016:	e04b      	b.n	80010b0 <HAL_DMA_Start_IT+0xb8>
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	2201      	movs	r2, #1
 800101c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001026:	b2db      	uxtb	r3, r3
 8001028:	2b01      	cmp	r3, #1
 800102a:	d13a      	bne.n	80010a2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	2202      	movs	r2, #2
 8001030:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2200      	movs	r2, #0
 8001038:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f022 0201 	bic.w	r2, r2, #1
 8001048:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	68b9      	ldr	r1, [r7, #8]
 8001050:	68f8      	ldr	r0, [r7, #12]
 8001052:	f000 f95f 	bl	8001314 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	2b00      	cmp	r3, #0
 800105c:	d008      	beq.n	8001070 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f042 020e 	orr.w	r2, r2, #14
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	e00f      	b.n	8001090 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f022 0204 	bic.w	r2, r2, #4
 800107e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f042 020a 	orr.w	r2, r2, #10
 800108e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f042 0201 	orr.w	r2, r2, #1
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	e005      	b.n	80010ae <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	2200      	movs	r2, #0
 80010a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80010aa:	2302      	movs	r3, #2
 80010ac:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80010ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010c0:	2300      	movs	r3, #0
 80010c2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d008      	beq.n	80010e2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2204      	movs	r2, #4
 80010d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2200      	movs	r2, #0
 80010da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e022      	b.n	8001128 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f022 020e 	bic.w	r2, r2, #14
 80010f0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f022 0201 	bic.w	r2, r2, #1
 8001100:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001106:	f003 021c 	and.w	r2, r3, #28
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110e:	2101      	movs	r1, #1
 8001110:	fa01 f202 	lsl.w	r2, r1, r2
 8001114:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2201      	movs	r2, #1
 800111a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2200      	movs	r2, #0
 8001122:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001126:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001128:	4618      	mov	r0, r3
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800113c:	2300      	movs	r3, #0
 800113e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2b02      	cmp	r3, #2
 800114a:	d005      	beq.n	8001158 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2204      	movs	r2, #4
 8001150:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	73fb      	strb	r3, [r7, #15]
 8001156:	e029      	b.n	80011ac <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f022 020e 	bic.w	r2, r2, #14
 8001166:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f022 0201 	bic.w	r2, r2, #1
 8001176:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800117c:	f003 021c 	and.w	r2, r3, #28
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001184:	2101      	movs	r1, #1
 8001186:	fa01 f202 	lsl.w	r2, r1, r2
 800118a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2201      	movs	r2, #1
 8001190:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2200      	movs	r2, #0
 8001198:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d003      	beq.n	80011ac <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	4798      	blx	r3
    }
  }
  return status;
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b084      	sub	sp, #16
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d2:	f003 031c 	and.w	r3, r3, #28
 80011d6:	2204      	movs	r2, #4
 80011d8:	409a      	lsls	r2, r3
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	4013      	ands	r3, r2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d026      	beq.n	8001230 <HAL_DMA_IRQHandler+0x7a>
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	f003 0304 	and.w	r3, r3, #4
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d021      	beq.n	8001230 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0320 	and.w	r3, r3, #32
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d107      	bne.n	800120a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f022 0204 	bic.w	r2, r2, #4
 8001208:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120e:	f003 021c 	and.w	r2, r3, #28
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001216:	2104      	movs	r1, #4
 8001218:	fa01 f202 	lsl.w	r2, r1, r2
 800121c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001222:	2b00      	cmp	r3, #0
 8001224:	d071      	beq.n	800130a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800122e:	e06c      	b.n	800130a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001234:	f003 031c 	and.w	r3, r3, #28
 8001238:	2202      	movs	r2, #2
 800123a:	409a      	lsls	r2, r3
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	4013      	ands	r3, r2
 8001240:	2b00      	cmp	r3, #0
 8001242:	d02e      	beq.n	80012a2 <HAL_DMA_IRQHandler+0xec>
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	2b00      	cmp	r3, #0
 800124c:	d029      	beq.n	80012a2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0320 	and.w	r3, r3, #32
 8001258:	2b00      	cmp	r3, #0
 800125a:	d10b      	bne.n	8001274 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f022 020a 	bic.w	r2, r2, #10
 800126a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2201      	movs	r2, #1
 8001270:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001278:	f003 021c 	and.w	r2, r3, #28
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001280:	2102      	movs	r1, #2
 8001282:	fa01 f202 	lsl.w	r2, r1, r2
 8001286:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2200      	movs	r2, #0
 800128c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001294:	2b00      	cmp	r3, #0
 8001296:	d038      	beq.n	800130a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80012a0:	e033      	b.n	800130a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a6:	f003 031c 	and.w	r3, r3, #28
 80012aa:	2208      	movs	r2, #8
 80012ac:	409a      	lsls	r2, r3
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	4013      	ands	r3, r2
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d02a      	beq.n	800130c <HAL_DMA_IRQHandler+0x156>
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	f003 0308 	and.w	r3, r3, #8
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d025      	beq.n	800130c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f022 020e 	bic.w	r2, r2, #14
 80012ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d4:	f003 021c 	and.w	r2, r3, #28
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012dc:	2101      	movs	r1, #1
 80012de:	fa01 f202 	lsl.w	r2, r1, r2
 80012e2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2201      	movs	r2, #1
 80012e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2201      	movs	r2, #1
 80012ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2200      	movs	r2, #0
 80012f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d004      	beq.n	800130c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800130a:	bf00      	nop
 800130c:	bf00      	nop
}
 800130e:	3710      	adds	r7, #16
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
 8001320:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001326:	f003 021c 	and.w	r2, r3, #28
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	2101      	movs	r1, #1
 8001330:	fa01 f202 	lsl.w	r2, r1, r2
 8001334:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	2b10      	cmp	r3, #16
 8001344:	d108      	bne.n	8001358 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	68ba      	ldr	r2, [r7, #8]
 8001354:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001356:	e007      	b.n	8001368 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	68ba      	ldr	r2, [r7, #8]
 800135e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	60da      	str	r2, [r3, #12]
}
 8001368:	bf00      	nop
 800136a:	3714      	adds	r7, #20
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr

08001374 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001374:	b480      	push	{r7}
 8001376:	b087      	sub	sp, #28
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800137e:	2300      	movs	r3, #0
 8001380:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001382:	e17f      	b.n	8001684 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	2101      	movs	r1, #1
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	fa01 f303 	lsl.w	r3, r1, r3
 8001390:	4013      	ands	r3, r2
 8001392:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	2b00      	cmp	r3, #0
 8001398:	f000 8171 	beq.w	800167e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d00b      	beq.n	80013bc <HAL_GPIO_Init+0x48>
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d007      	beq.n	80013bc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013b0:	2b11      	cmp	r3, #17
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2b12      	cmp	r3, #18
 80013ba:	d130      	bne.n	800141e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	2203      	movs	r2, #3
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	43db      	mvns	r3, r3
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	4013      	ands	r3, r2
 80013d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	68da      	ldr	r2, [r3, #12]
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	693a      	ldr	r2, [r7, #16]
 80013ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013f2:	2201      	movs	r2, #1
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	fa02 f303 	lsl.w	r3, r2, r3
 80013fa:	43db      	mvns	r3, r3
 80013fc:	693a      	ldr	r2, [r7, #16]
 80013fe:	4013      	ands	r3, r2
 8001400:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	091b      	lsrs	r3, r3, #4
 8001408:	f003 0201 	and.w	r2, r3, #1
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	4313      	orrs	r3, r2
 8001416:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f003 0303 	and.w	r3, r3, #3
 8001426:	2b03      	cmp	r3, #3
 8001428:	d118      	bne.n	800145c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800142e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001430:	2201      	movs	r2, #1
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	fa02 f303 	lsl.w	r3, r2, r3
 8001438:	43db      	mvns	r3, r3
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	4013      	ands	r3, r2
 800143e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	08db      	lsrs	r3, r3, #3
 8001446:	f003 0201 	and.w	r2, r3, #1
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	693a      	ldr	r2, [r7, #16]
 8001452:	4313      	orrs	r3, r2
 8001454:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	2203      	movs	r2, #3
 8001468:	fa02 f303 	lsl.w	r3, r2, r3
 800146c:	43db      	mvns	r3, r3
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	4013      	ands	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	689a      	ldr	r2, [r3, #8]
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	fa02 f303 	lsl.w	r3, r2, r3
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	4313      	orrs	r3, r2
 8001484:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	693a      	ldr	r2, [r7, #16]
 800148a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	2b02      	cmp	r3, #2
 8001492:	d003      	beq.n	800149c <HAL_GPIO_Init+0x128>
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	2b12      	cmp	r3, #18
 800149a:	d123      	bne.n	80014e4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	08da      	lsrs	r2, r3, #3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	3208      	adds	r2, #8
 80014a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	f003 0307 	and.w	r3, r3, #7
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	220f      	movs	r2, #15
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	43db      	mvns	r3, r3
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	691a      	ldr	r2, [r3, #16]
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	f003 0307 	and.w	r3, r3, #7
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	08da      	lsrs	r2, r3, #3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	3208      	adds	r2, #8
 80014de:	6939      	ldr	r1, [r7, #16]
 80014e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	2203      	movs	r2, #3
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f003 0203 	and.w	r2, r3, #3
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	fa02 f303 	lsl.w	r3, r2, r3
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	4313      	orrs	r3, r2
 8001510:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001520:	2b00      	cmp	r3, #0
 8001522:	f000 80ac 	beq.w	800167e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001526:	4b5f      	ldr	r3, [pc, #380]	; (80016a4 <HAL_GPIO_Init+0x330>)
 8001528:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800152a:	4a5e      	ldr	r2, [pc, #376]	; (80016a4 <HAL_GPIO_Init+0x330>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6613      	str	r3, [r2, #96]	; 0x60
 8001532:	4b5c      	ldr	r3, [pc, #368]	; (80016a4 <HAL_GPIO_Init+0x330>)
 8001534:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	60bb      	str	r3, [r7, #8]
 800153c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800153e:	4a5a      	ldr	r2, [pc, #360]	; (80016a8 <HAL_GPIO_Init+0x334>)
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	089b      	lsrs	r3, r3, #2
 8001544:	3302      	adds	r3, #2
 8001546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800154a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	f003 0303 	and.w	r3, r3, #3
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	220f      	movs	r2, #15
 8001556:	fa02 f303 	lsl.w	r3, r2, r3
 800155a:	43db      	mvns	r3, r3
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	4013      	ands	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001568:	d025      	beq.n	80015b6 <HAL_GPIO_Init+0x242>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4a4f      	ldr	r2, [pc, #316]	; (80016ac <HAL_GPIO_Init+0x338>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d01f      	beq.n	80015b2 <HAL_GPIO_Init+0x23e>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4a4e      	ldr	r2, [pc, #312]	; (80016b0 <HAL_GPIO_Init+0x33c>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d019      	beq.n	80015ae <HAL_GPIO_Init+0x23a>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a4d      	ldr	r2, [pc, #308]	; (80016b4 <HAL_GPIO_Init+0x340>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d013      	beq.n	80015aa <HAL_GPIO_Init+0x236>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a4c      	ldr	r2, [pc, #304]	; (80016b8 <HAL_GPIO_Init+0x344>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d00d      	beq.n	80015a6 <HAL_GPIO_Init+0x232>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4a4b      	ldr	r2, [pc, #300]	; (80016bc <HAL_GPIO_Init+0x348>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d007      	beq.n	80015a2 <HAL_GPIO_Init+0x22e>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a4a      	ldr	r2, [pc, #296]	; (80016c0 <HAL_GPIO_Init+0x34c>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d101      	bne.n	800159e <HAL_GPIO_Init+0x22a>
 800159a:	2306      	movs	r3, #6
 800159c:	e00c      	b.n	80015b8 <HAL_GPIO_Init+0x244>
 800159e:	2307      	movs	r3, #7
 80015a0:	e00a      	b.n	80015b8 <HAL_GPIO_Init+0x244>
 80015a2:	2305      	movs	r3, #5
 80015a4:	e008      	b.n	80015b8 <HAL_GPIO_Init+0x244>
 80015a6:	2304      	movs	r3, #4
 80015a8:	e006      	b.n	80015b8 <HAL_GPIO_Init+0x244>
 80015aa:	2303      	movs	r3, #3
 80015ac:	e004      	b.n	80015b8 <HAL_GPIO_Init+0x244>
 80015ae:	2302      	movs	r3, #2
 80015b0:	e002      	b.n	80015b8 <HAL_GPIO_Init+0x244>
 80015b2:	2301      	movs	r3, #1
 80015b4:	e000      	b.n	80015b8 <HAL_GPIO_Init+0x244>
 80015b6:	2300      	movs	r3, #0
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	f002 0203 	and.w	r2, r2, #3
 80015be:	0092      	lsls	r2, r2, #2
 80015c0:	4093      	lsls	r3, r2
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015c8:	4937      	ldr	r1, [pc, #220]	; (80016a8 <HAL_GPIO_Init+0x334>)
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	089b      	lsrs	r3, r3, #2
 80015ce:	3302      	adds	r3, #2
 80015d0:	693a      	ldr	r2, [r7, #16]
 80015d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80015d6:	4b3b      	ldr	r3, [pc, #236]	; (80016c4 <HAL_GPIO_Init+0x350>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	43db      	mvns	r3, r3
 80015e0:	693a      	ldr	r2, [r7, #16]
 80015e2:	4013      	ands	r3, r2
 80015e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d003      	beq.n	80015fa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015fa:	4a32      	ldr	r2, [pc, #200]	; (80016c4 <HAL_GPIO_Init+0x350>)
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001600:	4b30      	ldr	r3, [pc, #192]	; (80016c4 <HAL_GPIO_Init+0x350>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	43db      	mvns	r3, r3
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	4013      	ands	r3, r2
 800160e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d003      	beq.n	8001624 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	4313      	orrs	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001624:	4a27      	ldr	r2, [pc, #156]	; (80016c4 <HAL_GPIO_Init+0x350>)
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800162a:	4b26      	ldr	r3, [pc, #152]	; (80016c4 <HAL_GPIO_Init+0x350>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	43db      	mvns	r3, r3
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	4013      	ands	r3, r2
 8001638:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d003      	beq.n	800164e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	4313      	orrs	r3, r2
 800164c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800164e:	4a1d      	ldr	r2, [pc, #116]	; (80016c4 <HAL_GPIO_Init+0x350>)
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001654:	4b1b      	ldr	r3, [pc, #108]	; (80016c4 <HAL_GPIO_Init+0x350>)
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	43db      	mvns	r3, r3
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	4013      	ands	r3, r2
 8001662:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d003      	beq.n	8001678 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	4313      	orrs	r3, r2
 8001676:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001678:	4a12      	ldr	r2, [pc, #72]	; (80016c4 <HAL_GPIO_Init+0x350>)
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	3301      	adds	r3, #1
 8001682:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	fa22 f303 	lsr.w	r3, r2, r3
 800168e:	2b00      	cmp	r3, #0
 8001690:	f47f ae78 	bne.w	8001384 <HAL_GPIO_Init+0x10>
  }
}
 8001694:	bf00      	nop
 8001696:	bf00      	nop
 8001698:	371c      	adds	r7, #28
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40010000 	.word	0x40010000
 80016ac:	48000400 	.word	0x48000400
 80016b0:	48000800 	.word	0x48000800
 80016b4:	48000c00 	.word	0x48000c00
 80016b8:	48001000 	.word	0x48001000
 80016bc:	48001400 	.word	0x48001400
 80016c0:	48001800 	.word	0x48001800
 80016c4:	40010400 	.word	0x40010400

080016c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	460b      	mov	r3, r1
 80016d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	691a      	ldr	r2, [r3, #16]
 80016d8:	887b      	ldrh	r3, [r7, #2]
 80016da:	4013      	ands	r3, r2
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d002      	beq.n	80016e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016e0:	2301      	movs	r3, #1
 80016e2:	73fb      	strb	r3, [r7, #15]
 80016e4:	e001      	b.n	80016ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016e6:	2300      	movs	r3, #0
 80016e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3714      	adds	r7, #20
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80016fc:	4b04      	ldr	r3, [pc, #16]	; (8001710 <HAL_PWREx_GetVoltageRange+0x18>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001704:	4618      	mov	r0, r3
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	40007000 	.word	0x40007000

08001714 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001722:	d130      	bne.n	8001786 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001724:	4b23      	ldr	r3, [pc, #140]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800172c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001730:	d038      	beq.n	80017a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001732:	4b20      	ldr	r3, [pc, #128]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800173a:	4a1e      	ldr	r2, [pc, #120]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800173c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001740:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001742:	4b1d      	ldr	r3, [pc, #116]	; (80017b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2232      	movs	r2, #50	; 0x32
 8001748:	fb02 f303 	mul.w	r3, r2, r3
 800174c:	4a1b      	ldr	r2, [pc, #108]	; (80017bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800174e:	fba2 2303 	umull	r2, r3, r2, r3
 8001752:	0c9b      	lsrs	r3, r3, #18
 8001754:	3301      	adds	r3, #1
 8001756:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001758:	e002      	b.n	8001760 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	3b01      	subs	r3, #1
 800175e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001760:	4b14      	ldr	r3, [pc, #80]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001762:	695b      	ldr	r3, [r3, #20]
 8001764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001768:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800176c:	d102      	bne.n	8001774 <HAL_PWREx_ControlVoltageScaling+0x60>
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d1f2      	bne.n	800175a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001774:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001776:	695b      	ldr	r3, [r3, #20]
 8001778:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800177c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001780:	d110      	bne.n	80017a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e00f      	b.n	80017a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001786:	4b0b      	ldr	r3, [pc, #44]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800178e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001792:	d007      	beq.n	80017a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001794:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800179c:	4a05      	ldr	r2, [pc, #20]	; (80017b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800179e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40007000 	.word	0x40007000
 80017b8:	20000000 	.word	0x20000000
 80017bc:	431bde83 	.word	0x431bde83

080017c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b088      	sub	sp, #32
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d101      	bne.n	80017d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e3d4      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017d2:	4ba1      	ldr	r3, [pc, #644]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	f003 030c 	and.w	r3, r3, #12
 80017da:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017dc:	4b9e      	ldr	r3, [pc, #632]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	f003 0303 	and.w	r3, r3, #3
 80017e4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 0310 	and.w	r3, r3, #16
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	f000 80e4 	beq.w	80019bc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d007      	beq.n	800180a <HAL_RCC_OscConfig+0x4a>
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	2b0c      	cmp	r3, #12
 80017fe:	f040 808b 	bne.w	8001918 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	2b01      	cmp	r3, #1
 8001806:	f040 8087 	bne.w	8001918 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800180a:	4b93      	ldr	r3, [pc, #588]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d005      	beq.n	8001822 <HAL_RCC_OscConfig+0x62>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	699b      	ldr	r3, [r3, #24]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d101      	bne.n	8001822 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e3ac      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a1a      	ldr	r2, [r3, #32]
 8001826:	4b8c      	ldr	r3, [pc, #560]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	2b00      	cmp	r3, #0
 8001830:	d004      	beq.n	800183c <HAL_RCC_OscConfig+0x7c>
 8001832:	4b89      	ldr	r3, [pc, #548]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800183a:	e005      	b.n	8001848 <HAL_RCC_OscConfig+0x88>
 800183c:	4b86      	ldr	r3, [pc, #536]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 800183e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001842:	091b      	lsrs	r3, r3, #4
 8001844:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001848:	4293      	cmp	r3, r2
 800184a:	d223      	bcs.n	8001894 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6a1b      	ldr	r3, [r3, #32]
 8001850:	4618      	mov	r0, r3
 8001852:	f000 fd73 	bl	800233c <RCC_SetFlashLatencyFromMSIRange>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e38d      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001860:	4b7d      	ldr	r3, [pc, #500]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a7c      	ldr	r2, [pc, #496]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001866:	f043 0308 	orr.w	r3, r3, #8
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	4b7a      	ldr	r3, [pc, #488]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a1b      	ldr	r3, [r3, #32]
 8001878:	4977      	ldr	r1, [pc, #476]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 800187a:	4313      	orrs	r3, r2
 800187c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800187e:	4b76      	ldr	r3, [pc, #472]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	69db      	ldr	r3, [r3, #28]
 800188a:	021b      	lsls	r3, r3, #8
 800188c:	4972      	ldr	r1, [pc, #456]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 800188e:	4313      	orrs	r3, r2
 8001890:	604b      	str	r3, [r1, #4]
 8001892:	e025      	b.n	80018e0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001894:	4b70      	ldr	r3, [pc, #448]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a6f      	ldr	r2, [pc, #444]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 800189a:	f043 0308 	orr.w	r3, r3, #8
 800189e:	6013      	str	r3, [r2, #0]
 80018a0:	4b6d      	ldr	r3, [pc, #436]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6a1b      	ldr	r3, [r3, #32]
 80018ac:	496a      	ldr	r1, [pc, #424]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018b2:	4b69      	ldr	r3, [pc, #420]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	021b      	lsls	r3, r3, #8
 80018c0:	4965      	ldr	r1, [pc, #404]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d109      	bne.n	80018e0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6a1b      	ldr	r3, [r3, #32]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f000 fd33 	bl	800233c <RCC_SetFlashLatencyFromMSIRange>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e34d      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018e0:	f000 fc36 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 80018e4:	4602      	mov	r2, r0
 80018e6:	4b5c      	ldr	r3, [pc, #368]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	091b      	lsrs	r3, r3, #4
 80018ec:	f003 030f 	and.w	r3, r3, #15
 80018f0:	495a      	ldr	r1, [pc, #360]	; (8001a5c <HAL_RCC_OscConfig+0x29c>)
 80018f2:	5ccb      	ldrb	r3, [r1, r3]
 80018f4:	f003 031f 	and.w	r3, r3, #31
 80018f8:	fa22 f303 	lsr.w	r3, r2, r3
 80018fc:	4a58      	ldr	r2, [pc, #352]	; (8001a60 <HAL_RCC_OscConfig+0x2a0>)
 80018fe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001900:	4b58      	ldr	r3, [pc, #352]	; (8001a64 <HAL_RCC_OscConfig+0x2a4>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4618      	mov	r0, r3
 8001906:	f7fe fff1 	bl	80008ec <HAL_InitTick>
 800190a:	4603      	mov	r3, r0
 800190c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800190e:	7bfb      	ldrb	r3, [r7, #15]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d052      	beq.n	80019ba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001914:	7bfb      	ldrb	r3, [r7, #15]
 8001916:	e331      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d032      	beq.n	8001986 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001920:	4b4d      	ldr	r3, [pc, #308]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a4c      	ldr	r2, [pc, #304]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001926:	f043 0301 	orr.w	r3, r3, #1
 800192a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800192c:	f7ff f908 	bl	8000b40 <HAL_GetTick>
 8001930:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001932:	e008      	b.n	8001946 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001934:	f7ff f904 	bl	8000b40 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	2b02      	cmp	r3, #2
 8001940:	d901      	bls.n	8001946 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e31a      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001946:	4b44      	ldr	r3, [pc, #272]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0f0      	beq.n	8001934 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001952:	4b41      	ldr	r3, [pc, #260]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a40      	ldr	r2, [pc, #256]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001958:	f043 0308 	orr.w	r3, r3, #8
 800195c:	6013      	str	r3, [r2, #0]
 800195e:	4b3e      	ldr	r3, [pc, #248]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	493b      	ldr	r1, [pc, #236]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 800196c:	4313      	orrs	r3, r2
 800196e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001970:	4b39      	ldr	r3, [pc, #228]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	69db      	ldr	r3, [r3, #28]
 800197c:	021b      	lsls	r3, r3, #8
 800197e:	4936      	ldr	r1, [pc, #216]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001980:	4313      	orrs	r3, r2
 8001982:	604b      	str	r3, [r1, #4]
 8001984:	e01a      	b.n	80019bc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001986:	4b34      	ldr	r3, [pc, #208]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a33      	ldr	r2, [pc, #204]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 800198c:	f023 0301 	bic.w	r3, r3, #1
 8001990:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001992:	f7ff f8d5 	bl	8000b40 <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800199a:	f7ff f8d1 	bl	8000b40 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e2e7      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019ac:	4b2a      	ldr	r3, [pc, #168]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1f0      	bne.n	800199a <HAL_RCC_OscConfig+0x1da>
 80019b8:	e000      	b.n	80019bc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019ba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0301 	and.w	r3, r3, #1
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d074      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	2b08      	cmp	r3, #8
 80019cc:	d005      	beq.n	80019da <HAL_RCC_OscConfig+0x21a>
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	2b0c      	cmp	r3, #12
 80019d2:	d10e      	bne.n	80019f2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	2b03      	cmp	r3, #3
 80019d8:	d10b      	bne.n	80019f2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019da:	4b1f      	ldr	r3, [pc, #124]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d064      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x2f0>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d160      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e2c4      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019fa:	d106      	bne.n	8001a0a <HAL_RCC_OscConfig+0x24a>
 80019fc:	4b16      	ldr	r3, [pc, #88]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a15      	ldr	r2, [pc, #84]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001a02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a06:	6013      	str	r3, [r2, #0]
 8001a08:	e01d      	b.n	8001a46 <HAL_RCC_OscConfig+0x286>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a12:	d10c      	bne.n	8001a2e <HAL_RCC_OscConfig+0x26e>
 8001a14:	4b10      	ldr	r3, [pc, #64]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a0f      	ldr	r2, [pc, #60]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001a1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a1e:	6013      	str	r3, [r2, #0]
 8001a20:	4b0d      	ldr	r3, [pc, #52]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a0c      	ldr	r2, [pc, #48]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001a26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a2a:	6013      	str	r3, [r2, #0]
 8001a2c:	e00b      	b.n	8001a46 <HAL_RCC_OscConfig+0x286>
 8001a2e:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a09      	ldr	r2, [pc, #36]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001a34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a38:	6013      	str	r3, [r2, #0]
 8001a3a:	4b07      	ldr	r3, [pc, #28]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a06      	ldr	r2, [pc, #24]	; (8001a58 <HAL_RCC_OscConfig+0x298>)
 8001a40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a44:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d01c      	beq.n	8001a88 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a4e:	f7ff f877 	bl	8000b40 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a54:	e011      	b.n	8001a7a <HAL_RCC_OscConfig+0x2ba>
 8001a56:	bf00      	nop
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	0800d3f4 	.word	0x0800d3f4
 8001a60:	20000000 	.word	0x20000000
 8001a64:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a68:	f7ff f86a 	bl	8000b40 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b64      	cmp	r3, #100	; 0x64
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e280      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a7a:	4baf      	ldr	r3, [pc, #700]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d0f0      	beq.n	8001a68 <HAL_RCC_OscConfig+0x2a8>
 8001a86:	e014      	b.n	8001ab2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a88:	f7ff f85a 	bl	8000b40 <HAL_GetTick>
 8001a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a8e:	e008      	b.n	8001aa2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a90:	f7ff f856 	bl	8000b40 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b64      	cmp	r3, #100	; 0x64
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e26c      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001aa2:	4ba5      	ldr	r3, [pc, #660]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d1f0      	bne.n	8001a90 <HAL_RCC_OscConfig+0x2d0>
 8001aae:	e000      	b.n	8001ab2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ab0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d060      	beq.n	8001b80 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001abe:	69bb      	ldr	r3, [r7, #24]
 8001ac0:	2b04      	cmp	r3, #4
 8001ac2:	d005      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x310>
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	2b0c      	cmp	r3, #12
 8001ac8:	d119      	bne.n	8001afe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d116      	bne.n	8001afe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ad0:	4b99      	ldr	r3, [pc, #612]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d005      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x328>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e249      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae8:	4b93      	ldr	r3, [pc, #588]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	691b      	ldr	r3, [r3, #16]
 8001af4:	061b      	lsls	r3, r3, #24
 8001af6:	4990      	ldr	r1, [pc, #576]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001af8:	4313      	orrs	r3, r2
 8001afa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001afc:	e040      	b.n	8001b80 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d023      	beq.n	8001b4e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b06:	4b8c      	ldr	r3, [pc, #560]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a8b      	ldr	r2, [pc, #556]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001b0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b12:	f7ff f815 	bl	8000b40 <HAL_GetTick>
 8001b16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b18:	e008      	b.n	8001b2c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b1a:	f7ff f811 	bl	8000b40 <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d901      	bls.n	8001b2c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e227      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b2c:	4b82      	ldr	r3, [pc, #520]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d0f0      	beq.n	8001b1a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b38:	4b7f      	ldr	r3, [pc, #508]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	061b      	lsls	r3, r3, #24
 8001b46:	497c      	ldr	r1, [pc, #496]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	604b      	str	r3, [r1, #4]
 8001b4c:	e018      	b.n	8001b80 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b4e:	4b7a      	ldr	r3, [pc, #488]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a79      	ldr	r2, [pc, #484]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001b54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b5a:	f7fe fff1 	bl	8000b40 <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b60:	e008      	b.n	8001b74 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b62:	f7fe ffed 	bl	8000b40 <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e203      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b74:	4b70      	ldr	r3, [pc, #448]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d1f0      	bne.n	8001b62 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0308 	and.w	r3, r3, #8
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d03c      	beq.n	8001c06 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	695b      	ldr	r3, [r3, #20]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d01c      	beq.n	8001bce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b94:	4b68      	ldr	r3, [pc, #416]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001b96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b9a:	4a67      	ldr	r2, [pc, #412]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba4:	f7fe ffcc 	bl	8000b40 <HAL_GetTick>
 8001ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001baa:	e008      	b.n	8001bbe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bac:	f7fe ffc8 	bl	8000b40 <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e1de      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bbe:	4b5e      	ldr	r3, [pc, #376]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001bc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d0ef      	beq.n	8001bac <HAL_RCC_OscConfig+0x3ec>
 8001bcc:	e01b      	b.n	8001c06 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bce:	4b5a      	ldr	r3, [pc, #360]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001bd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bd4:	4a58      	ldr	r2, [pc, #352]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001bd6:	f023 0301 	bic.w	r3, r3, #1
 8001bda:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bde:	f7fe ffaf 	bl	8000b40 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001be6:	f7fe ffab 	bl	8000b40 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e1c1      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bf8:	4b4f      	ldr	r3, [pc, #316]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d1ef      	bne.n	8001be6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0304 	and.w	r3, r3, #4
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	f000 80a6 	beq.w	8001d60 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c14:	2300      	movs	r3, #0
 8001c16:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c18:	4b47      	ldr	r3, [pc, #284]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001c1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d10d      	bne.n	8001c40 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c24:	4b44      	ldr	r3, [pc, #272]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c28:	4a43      	ldr	r2, [pc, #268]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001c2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c2e:	6593      	str	r3, [r2, #88]	; 0x58
 8001c30:	4b41      	ldr	r3, [pc, #260]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c38:	60bb      	str	r3, [r7, #8]
 8001c3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c40:	4b3e      	ldr	r3, [pc, #248]	; (8001d3c <HAL_RCC_OscConfig+0x57c>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d118      	bne.n	8001c7e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c4c:	4b3b      	ldr	r3, [pc, #236]	; (8001d3c <HAL_RCC_OscConfig+0x57c>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a3a      	ldr	r2, [pc, #232]	; (8001d3c <HAL_RCC_OscConfig+0x57c>)
 8001c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c56:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c58:	f7fe ff72 	bl	8000b40 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c60:	f7fe ff6e 	bl	8000b40 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e184      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c72:	4b32      	ldr	r3, [pc, #200]	; (8001d3c <HAL_RCC_OscConfig+0x57c>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d0f0      	beq.n	8001c60 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d108      	bne.n	8001c98 <HAL_RCC_OscConfig+0x4d8>
 8001c86:	4b2c      	ldr	r3, [pc, #176]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c8c:	4a2a      	ldr	r2, [pc, #168]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001c8e:	f043 0301 	orr.w	r3, r3, #1
 8001c92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c96:	e024      	b.n	8001ce2 <HAL_RCC_OscConfig+0x522>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	2b05      	cmp	r3, #5
 8001c9e:	d110      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x502>
 8001ca0:	4b25      	ldr	r3, [pc, #148]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ca6:	4a24      	ldr	r2, [pc, #144]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001ca8:	f043 0304 	orr.w	r3, r3, #4
 8001cac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cb0:	4b21      	ldr	r3, [pc, #132]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cb6:	4a20      	ldr	r2, [pc, #128]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cc0:	e00f      	b.n	8001ce2 <HAL_RCC_OscConfig+0x522>
 8001cc2:	4b1d      	ldr	r3, [pc, #116]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cc8:	4a1b      	ldr	r2, [pc, #108]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001cca:	f023 0301 	bic.w	r3, r3, #1
 8001cce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cd2:	4b19      	ldr	r3, [pc, #100]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cd8:	4a17      	ldr	r2, [pc, #92]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001cda:	f023 0304 	bic.w	r3, r3, #4
 8001cde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d016      	beq.n	8001d18 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cea:	f7fe ff29 	bl	8000b40 <HAL_GetTick>
 8001cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cf0:	e00a      	b.n	8001d08 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf2:	f7fe ff25 	bl	8000b40 <HAL_GetTick>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d901      	bls.n	8001d08 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	e139      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d08:	4b0b      	ldr	r3, [pc, #44]	; (8001d38 <HAL_RCC_OscConfig+0x578>)
 8001d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d0ed      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x532>
 8001d16:	e01a      	b.n	8001d4e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d18:	f7fe ff12 	bl	8000b40 <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d1e:	e00f      	b.n	8001d40 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d20:	f7fe ff0e 	bl	8000b40 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d906      	bls.n	8001d40 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e122      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
 8001d36:	bf00      	nop
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d40:	4b90      	ldr	r3, [pc, #576]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d1e8      	bne.n	8001d20 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d4e:	7ffb      	ldrb	r3, [r7, #31]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d105      	bne.n	8001d60 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d54:	4b8b      	ldr	r3, [pc, #556]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d58:	4a8a      	ldr	r2, [pc, #552]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001d5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d5e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	f000 8108 	beq.w	8001f7a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	f040 80d0 	bne.w	8001f14 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001d74:	4b83      	ldr	r3, [pc, #524]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	f003 0203 	and.w	r2, r3, #3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d130      	bne.n	8001dea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	3b01      	subs	r3, #1
 8001d94:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d127      	bne.n	8001dea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001da4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d11f      	bne.n	8001dea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001db4:	2a07      	cmp	r2, #7
 8001db6:	bf14      	ite	ne
 8001db8:	2201      	movne	r2, #1
 8001dba:	2200      	moveq	r2, #0
 8001dbc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d113      	bne.n	8001dea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dcc:	085b      	lsrs	r3, r3, #1
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d109      	bne.n	8001dea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de0:	085b      	lsrs	r3, r3, #1
 8001de2:	3b01      	subs	r3, #1
 8001de4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d06e      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	2b0c      	cmp	r3, #12
 8001dee:	d069      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001df0:	4b64      	ldr	r3, [pc, #400]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d105      	bne.n	8001e08 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001dfc:	4b61      	ldr	r3, [pc, #388]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e0b7      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001e0c:	4b5d      	ldr	r3, [pc, #372]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a5c      	ldr	r2, [pc, #368]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001e12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e16:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001e18:	f7fe fe92 	bl	8000b40 <HAL_GetTick>
 8001e1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e20:	f7fe fe8e 	bl	8000b40 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e0a4      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e32:	4b54      	ldr	r3, [pc, #336]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f0      	bne.n	8001e20 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e3e:	4b51      	ldr	r3, [pc, #324]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001e40:	68da      	ldr	r2, [r3, #12]
 8001e42:	4b51      	ldr	r3, [pc, #324]	; (8001f88 <HAL_RCC_OscConfig+0x7c8>)
 8001e44:	4013      	ands	r3, r2
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e4e:	3a01      	subs	r2, #1
 8001e50:	0112      	lsls	r2, r2, #4
 8001e52:	4311      	orrs	r1, r2
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e58:	0212      	lsls	r2, r2, #8
 8001e5a:	4311      	orrs	r1, r2
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001e60:	0852      	lsrs	r2, r2, #1
 8001e62:	3a01      	subs	r2, #1
 8001e64:	0552      	lsls	r2, r2, #21
 8001e66:	4311      	orrs	r1, r2
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e6c:	0852      	lsrs	r2, r2, #1
 8001e6e:	3a01      	subs	r2, #1
 8001e70:	0652      	lsls	r2, r2, #25
 8001e72:	4311      	orrs	r1, r2
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001e78:	0912      	lsrs	r2, r2, #4
 8001e7a:	0452      	lsls	r2, r2, #17
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	4941      	ldr	r1, [pc, #260]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001e84:	4b3f      	ldr	r3, [pc, #252]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a3e      	ldr	r2, [pc, #248]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001e8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e8e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e90:	4b3c      	ldr	r3, [pc, #240]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	4a3b      	ldr	r2, [pc, #236]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001e96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e9a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001e9c:	f7fe fe50 	bl	8000b40 <HAL_GetTick>
 8001ea0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea4:	f7fe fe4c 	bl	8000b40 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e062      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001eb6:	4b33      	ldr	r3, [pc, #204]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d0f0      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ec2:	e05a      	b.n	8001f7a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e059      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ec8:	4b2e      	ldr	r3, [pc, #184]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d152      	bne.n	8001f7a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001ed4:	4b2b      	ldr	r3, [pc, #172]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a2a      	ldr	r2, [pc, #168]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001eda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ede:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ee0:	4b28      	ldr	r3, [pc, #160]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	4a27      	ldr	r2, [pc, #156]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001ee6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001eea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001eec:	f7fe fe28 	bl	8000b40 <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ef4:	f7fe fe24 	bl	8000b40 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e03a      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f06:	4b1f      	ldr	r3, [pc, #124]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d0f0      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x734>
 8001f12:	e032      	b.n	8001f7a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	2b0c      	cmp	r3, #12
 8001f18:	d02d      	beq.n	8001f76 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f1a:	4b1a      	ldr	r3, [pc, #104]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a19      	ldr	r2, [pc, #100]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001f20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f24:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001f26:	4b17      	ldr	r3, [pc, #92]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d105      	bne.n	8001f3e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001f32:	4b14      	ldr	r3, [pc, #80]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	4a13      	ldr	r2, [pc, #76]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001f38:	f023 0303 	bic.w	r3, r3, #3
 8001f3c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001f3e:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	4a10      	ldr	r2, [pc, #64]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001f44:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001f48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f4c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f4e:	f7fe fdf7 	bl	8000b40 <HAL_GetTick>
 8001f52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f54:	e008      	b.n	8001f68 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f56:	f7fe fdf3 	bl	8000b40 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d901      	bls.n	8001f68 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e009      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f68:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <HAL_RCC_OscConfig+0x7c4>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1f0      	bne.n	8001f56 <HAL_RCC_OscConfig+0x796>
 8001f74:	e001      	b.n	8001f7a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e000      	b.n	8001f7c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3720      	adds	r7, #32
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40021000 	.word	0x40021000
 8001f88:	f99d808c 	.word	0xf99d808c

08001f8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d101      	bne.n	8001fa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e0c8      	b.n	8002132 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fa0:	4b66      	ldr	r3, [pc, #408]	; (800213c <HAL_RCC_ClockConfig+0x1b0>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0307 	and.w	r3, r3, #7
 8001fa8:	683a      	ldr	r2, [r7, #0]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d910      	bls.n	8001fd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fae:	4b63      	ldr	r3, [pc, #396]	; (800213c <HAL_RCC_ClockConfig+0x1b0>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f023 0207 	bic.w	r2, r3, #7
 8001fb6:	4961      	ldr	r1, [pc, #388]	; (800213c <HAL_RCC_ClockConfig+0x1b0>)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fbe:	4b5f      	ldr	r3, [pc, #380]	; (800213c <HAL_RCC_ClockConfig+0x1b0>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d001      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e0b0      	b.n	8002132 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d04c      	beq.n	8002076 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	d107      	bne.n	8001ff4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fe4:	4b56      	ldr	r3, [pc, #344]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d121      	bne.n	8002034 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e09e      	b.n	8002132 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d107      	bne.n	800200c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ffc:	4b50      	ldr	r3, [pc, #320]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d115      	bne.n	8002034 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e092      	b.n	8002132 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d107      	bne.n	8002024 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002014:	4b4a      	ldr	r3, [pc, #296]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0302 	and.w	r3, r3, #2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d109      	bne.n	8002034 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e086      	b.n	8002132 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002024:	4b46      	ldr	r3, [pc, #280]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e07e      	b.n	8002132 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002034:	4b42      	ldr	r3, [pc, #264]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f023 0203 	bic.w	r2, r3, #3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	493f      	ldr	r1, [pc, #252]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 8002042:	4313      	orrs	r3, r2
 8002044:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002046:	f7fe fd7b 	bl	8000b40 <HAL_GetTick>
 800204a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204c:	e00a      	b.n	8002064 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800204e:	f7fe fd77 	bl	8000b40 <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	f241 3288 	movw	r2, #5000	; 0x1388
 800205c:	4293      	cmp	r3, r2
 800205e:	d901      	bls.n	8002064 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e066      	b.n	8002132 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002064:	4b36      	ldr	r3, [pc, #216]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f003 020c 	and.w	r2, r3, #12
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	429a      	cmp	r2, r3
 8002074:	d1eb      	bne.n	800204e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	2b00      	cmp	r3, #0
 8002080:	d008      	beq.n	8002094 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002082:	4b2f      	ldr	r3, [pc, #188]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	492c      	ldr	r1, [pc, #176]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 8002090:	4313      	orrs	r3, r2
 8002092:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002094:	4b29      	ldr	r3, [pc, #164]	; (800213c <HAL_RCC_ClockConfig+0x1b0>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0307 	and.w	r3, r3, #7
 800209c:	683a      	ldr	r2, [r7, #0]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d210      	bcs.n	80020c4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020a2:	4b26      	ldr	r3, [pc, #152]	; (800213c <HAL_RCC_ClockConfig+0x1b0>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f023 0207 	bic.w	r2, r3, #7
 80020aa:	4924      	ldr	r1, [pc, #144]	; (800213c <HAL_RCC_ClockConfig+0x1b0>)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020b2:	4b22      	ldr	r3, [pc, #136]	; (800213c <HAL_RCC_ClockConfig+0x1b0>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0307 	and.w	r3, r3, #7
 80020ba:	683a      	ldr	r2, [r7, #0]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d001      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e036      	b.n	8002132 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0304 	and.w	r3, r3, #4
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d008      	beq.n	80020e2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020d0:	4b1b      	ldr	r3, [pc, #108]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	4918      	ldr	r1, [pc, #96]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 80020de:	4313      	orrs	r3, r2
 80020e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0308 	and.w	r3, r3, #8
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d009      	beq.n	8002102 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020ee:	4b14      	ldr	r3, [pc, #80]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	00db      	lsls	r3, r3, #3
 80020fc:	4910      	ldr	r1, [pc, #64]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 80020fe:	4313      	orrs	r3, r2
 8002100:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002102:	f000 f825 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 8002106:	4602      	mov	r2, r0
 8002108:	4b0d      	ldr	r3, [pc, #52]	; (8002140 <HAL_RCC_ClockConfig+0x1b4>)
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	091b      	lsrs	r3, r3, #4
 800210e:	f003 030f 	and.w	r3, r3, #15
 8002112:	490c      	ldr	r1, [pc, #48]	; (8002144 <HAL_RCC_ClockConfig+0x1b8>)
 8002114:	5ccb      	ldrb	r3, [r1, r3]
 8002116:	f003 031f 	and.w	r3, r3, #31
 800211a:	fa22 f303 	lsr.w	r3, r2, r3
 800211e:	4a0a      	ldr	r2, [pc, #40]	; (8002148 <HAL_RCC_ClockConfig+0x1bc>)
 8002120:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002122:	4b0a      	ldr	r3, [pc, #40]	; (800214c <HAL_RCC_ClockConfig+0x1c0>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f7fe fbe0 	bl	80008ec <HAL_InitTick>
 800212c:	4603      	mov	r3, r0
 800212e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002130:	7afb      	ldrb	r3, [r7, #11]
}
 8002132:	4618      	mov	r0, r3
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40022000 	.word	0x40022000
 8002140:	40021000 	.word	0x40021000
 8002144:	0800d3f4 	.word	0x0800d3f4
 8002148:	20000000 	.word	0x20000000
 800214c:	20000004 	.word	0x20000004

08002150 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002150:	b480      	push	{r7}
 8002152:	b089      	sub	sp, #36	; 0x24
 8002154:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002156:	2300      	movs	r3, #0
 8002158:	61fb      	str	r3, [r7, #28]
 800215a:	2300      	movs	r3, #0
 800215c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800215e:	4b3e      	ldr	r3, [pc, #248]	; (8002258 <HAL_RCC_GetSysClockFreq+0x108>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f003 030c 	and.w	r3, r3, #12
 8002166:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002168:	4b3b      	ldr	r3, [pc, #236]	; (8002258 <HAL_RCC_GetSysClockFreq+0x108>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	f003 0303 	and.w	r3, r3, #3
 8002170:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d005      	beq.n	8002184 <HAL_RCC_GetSysClockFreq+0x34>
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	2b0c      	cmp	r3, #12
 800217c:	d121      	bne.n	80021c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d11e      	bne.n	80021c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002184:	4b34      	ldr	r3, [pc, #208]	; (8002258 <HAL_RCC_GetSysClockFreq+0x108>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0308 	and.w	r3, r3, #8
 800218c:	2b00      	cmp	r3, #0
 800218e:	d107      	bne.n	80021a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002190:	4b31      	ldr	r3, [pc, #196]	; (8002258 <HAL_RCC_GetSysClockFreq+0x108>)
 8002192:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002196:	0a1b      	lsrs	r3, r3, #8
 8002198:	f003 030f 	and.w	r3, r3, #15
 800219c:	61fb      	str	r3, [r7, #28]
 800219e:	e005      	b.n	80021ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80021a0:	4b2d      	ldr	r3, [pc, #180]	; (8002258 <HAL_RCC_GetSysClockFreq+0x108>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	091b      	lsrs	r3, r3, #4
 80021a6:	f003 030f 	and.w	r3, r3, #15
 80021aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80021ac:	4a2b      	ldr	r2, [pc, #172]	; (800225c <HAL_RCC_GetSysClockFreq+0x10c>)
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d10d      	bne.n	80021d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021c0:	e00a      	b.n	80021d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	2b04      	cmp	r3, #4
 80021c6:	d102      	bne.n	80021ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80021c8:	4b25      	ldr	r3, [pc, #148]	; (8002260 <HAL_RCC_GetSysClockFreq+0x110>)
 80021ca:	61bb      	str	r3, [r7, #24]
 80021cc:	e004      	b.n	80021d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	2b08      	cmp	r3, #8
 80021d2:	d101      	bne.n	80021d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80021d4:	4b23      	ldr	r3, [pc, #140]	; (8002264 <HAL_RCC_GetSysClockFreq+0x114>)
 80021d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	2b0c      	cmp	r3, #12
 80021dc:	d134      	bne.n	8002248 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80021de:	4b1e      	ldr	r3, [pc, #120]	; (8002258 <HAL_RCC_GetSysClockFreq+0x108>)
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	f003 0303 	and.w	r3, r3, #3
 80021e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d003      	beq.n	80021f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	2b03      	cmp	r3, #3
 80021f2:	d003      	beq.n	80021fc <HAL_RCC_GetSysClockFreq+0xac>
 80021f4:	e005      	b.n	8002202 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80021f6:	4b1a      	ldr	r3, [pc, #104]	; (8002260 <HAL_RCC_GetSysClockFreq+0x110>)
 80021f8:	617b      	str	r3, [r7, #20]
      break;
 80021fa:	e005      	b.n	8002208 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80021fc:	4b19      	ldr	r3, [pc, #100]	; (8002264 <HAL_RCC_GetSysClockFreq+0x114>)
 80021fe:	617b      	str	r3, [r7, #20]
      break;
 8002200:	e002      	b.n	8002208 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	617b      	str	r3, [r7, #20]
      break;
 8002206:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002208:	4b13      	ldr	r3, [pc, #76]	; (8002258 <HAL_RCC_GetSysClockFreq+0x108>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	091b      	lsrs	r3, r3, #4
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	3301      	adds	r3, #1
 8002214:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002216:	4b10      	ldr	r3, [pc, #64]	; (8002258 <HAL_RCC_GetSysClockFreq+0x108>)
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	0a1b      	lsrs	r3, r3, #8
 800221c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002220:	697a      	ldr	r2, [r7, #20]
 8002222:	fb02 f203 	mul.w	r2, r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	fbb2 f3f3 	udiv	r3, r2, r3
 800222c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800222e:	4b0a      	ldr	r3, [pc, #40]	; (8002258 <HAL_RCC_GetSysClockFreq+0x108>)
 8002230:	68db      	ldr	r3, [r3, #12]
 8002232:	0e5b      	lsrs	r3, r3, #25
 8002234:	f003 0303 	and.w	r3, r3, #3
 8002238:	3301      	adds	r3, #1
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800223e:	697a      	ldr	r2, [r7, #20]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	fbb2 f3f3 	udiv	r3, r2, r3
 8002246:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002248:	69bb      	ldr	r3, [r7, #24]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3724      	adds	r7, #36	; 0x24
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000
 800225c:	0800d40c 	.word	0x0800d40c
 8002260:	00f42400 	.word	0x00f42400
 8002264:	007a1200 	.word	0x007a1200

08002268 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800226c:	4b03      	ldr	r3, [pc, #12]	; (800227c <HAL_RCC_GetHCLKFreq+0x14>)
 800226e:	681b      	ldr	r3, [r3, #0]
}
 8002270:	4618      	mov	r0, r3
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	20000000 	.word	0x20000000

08002280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002284:	f7ff fff0 	bl	8002268 <HAL_RCC_GetHCLKFreq>
 8002288:	4602      	mov	r2, r0
 800228a:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	0a1b      	lsrs	r3, r3, #8
 8002290:	f003 0307 	and.w	r3, r3, #7
 8002294:	4904      	ldr	r1, [pc, #16]	; (80022a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002296:	5ccb      	ldrb	r3, [r1, r3]
 8002298:	f003 031f 	and.w	r3, r3, #31
 800229c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40021000 	.word	0x40021000
 80022a8:	0800d404 	.word	0x0800d404

080022ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80022b0:	f7ff ffda 	bl	8002268 <HAL_RCC_GetHCLKFreq>
 80022b4:	4602      	mov	r2, r0
 80022b6:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	0adb      	lsrs	r3, r3, #11
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	4904      	ldr	r1, [pc, #16]	; (80022d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80022c2:	5ccb      	ldrb	r3, [r1, r3]
 80022c4:	f003 031f 	and.w	r3, r3, #31
 80022c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40021000 	.word	0x40021000
 80022d4:	0800d404 	.word	0x0800d404

080022d8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	220f      	movs	r2, #15
 80022e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80022e8:	4b12      	ldr	r3, [pc, #72]	; (8002334 <HAL_RCC_GetClockConfig+0x5c>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 0203 	and.w	r2, r3, #3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80022f4:	4b0f      	ldr	r3, [pc, #60]	; (8002334 <HAL_RCC_GetClockConfig+0x5c>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002300:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <HAL_RCC_GetClockConfig+0x5c>)
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800230c:	4b09      	ldr	r3, [pc, #36]	; (8002334 <HAL_RCC_GetClockConfig+0x5c>)
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	08db      	lsrs	r3, r3, #3
 8002312:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800231a:	4b07      	ldr	r3, [pc, #28]	; (8002338 <HAL_RCC_GetClockConfig+0x60>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0207 	and.w	r2, r3, #7
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	601a      	str	r2, [r3, #0]
}
 8002326:	bf00      	nop
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	40021000 	.word	0x40021000
 8002338:	40022000 	.word	0x40022000

0800233c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002344:	2300      	movs	r3, #0
 8002346:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002348:	4b2a      	ldr	r3, [pc, #168]	; (80023f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800234a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800234c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d003      	beq.n	800235c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002354:	f7ff f9d0 	bl	80016f8 <HAL_PWREx_GetVoltageRange>
 8002358:	6178      	str	r0, [r7, #20]
 800235a:	e014      	b.n	8002386 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800235c:	4b25      	ldr	r3, [pc, #148]	; (80023f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800235e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002360:	4a24      	ldr	r2, [pc, #144]	; (80023f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002362:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002366:	6593      	str	r3, [r2, #88]	; 0x58
 8002368:	4b22      	ldr	r3, [pc, #136]	; (80023f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800236a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800236c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002374:	f7ff f9c0 	bl	80016f8 <HAL_PWREx_GetVoltageRange>
 8002378:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800237a:	4b1e      	ldr	r3, [pc, #120]	; (80023f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800237c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237e:	4a1d      	ldr	r2, [pc, #116]	; (80023f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002380:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002384:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800238c:	d10b      	bne.n	80023a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b80      	cmp	r3, #128	; 0x80
 8002392:	d919      	bls.n	80023c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2ba0      	cmp	r3, #160	; 0xa0
 8002398:	d902      	bls.n	80023a0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800239a:	2302      	movs	r3, #2
 800239c:	613b      	str	r3, [r7, #16]
 800239e:	e013      	b.n	80023c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023a0:	2301      	movs	r3, #1
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	e010      	b.n	80023c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2b80      	cmp	r3, #128	; 0x80
 80023aa:	d902      	bls.n	80023b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80023ac:	2303      	movs	r3, #3
 80023ae:	613b      	str	r3, [r7, #16]
 80023b0:	e00a      	b.n	80023c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2b80      	cmp	r3, #128	; 0x80
 80023b6:	d102      	bne.n	80023be <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023b8:	2302      	movs	r3, #2
 80023ba:	613b      	str	r3, [r7, #16]
 80023bc:	e004      	b.n	80023c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b70      	cmp	r3, #112	; 0x70
 80023c2:	d101      	bne.n	80023c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023c4:	2301      	movs	r3, #1
 80023c6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023c8:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f023 0207 	bic.w	r2, r3, #7
 80023d0:	4909      	ldr	r1, [pc, #36]	; (80023f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80023d8:	4b07      	ldr	r3, [pc, #28]	; (80023f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0307 	and.w	r3, r3, #7
 80023e0:	693a      	ldr	r2, [r7, #16]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d001      	beq.n	80023ea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e000      	b.n	80023ec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3718      	adds	r7, #24
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40021000 	.word	0x40021000
 80023f8:	40022000 	.word	0x40022000

080023fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002404:	2300      	movs	r3, #0
 8002406:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002408:	2300      	movs	r3, #0
 800240a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002414:	2b00      	cmp	r3, #0
 8002416:	d041      	beq.n	800249c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800241c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002420:	d02a      	beq.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002422:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002426:	d824      	bhi.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002428:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800242c:	d008      	beq.n	8002440 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800242e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002432:	d81e      	bhi.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002434:	2b00      	cmp	r3, #0
 8002436:	d00a      	beq.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002438:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800243c:	d010      	beq.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800243e:	e018      	b.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002440:	4b86      	ldr	r3, [pc, #536]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	4a85      	ldr	r2, [pc, #532]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002446:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800244a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800244c:	e015      	b.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3304      	adds	r3, #4
 8002452:	2100      	movs	r1, #0
 8002454:	4618      	mov	r0, r3
 8002456:	f001 f825 	bl	80034a4 <RCCEx_PLLSAI1_Config>
 800245a:	4603      	mov	r3, r0
 800245c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800245e:	e00c      	b.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3320      	adds	r3, #32
 8002464:	2100      	movs	r1, #0
 8002466:	4618      	mov	r0, r3
 8002468:	f001 f910 	bl	800368c <RCCEx_PLLSAI2_Config>
 800246c:	4603      	mov	r3, r0
 800246e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002470:	e003      	b.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	74fb      	strb	r3, [r7, #19]
      break;
 8002476:	e000      	b.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002478:	bf00      	nop
    }

    if(ret == HAL_OK)
 800247a:	7cfb      	ldrb	r3, [r7, #19]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d10b      	bne.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002480:	4b76      	ldr	r3, [pc, #472]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002486:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800248e:	4973      	ldr	r1, [pc, #460]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002490:	4313      	orrs	r3, r2
 8002492:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002496:	e001      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002498:	7cfb      	ldrb	r3, [r7, #19]
 800249a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d041      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80024ac:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80024b0:	d02a      	beq.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80024b2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80024b6:	d824      	bhi.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80024b8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80024bc:	d008      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80024be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80024c2:	d81e      	bhi.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00a      	beq.n	80024de <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80024c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024cc:	d010      	beq.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80024ce:	e018      	b.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024d0:	4b62      	ldr	r3, [pc, #392]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	4a61      	ldr	r2, [pc, #388]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024da:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024dc:	e015      	b.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3304      	adds	r3, #4
 80024e2:	2100      	movs	r1, #0
 80024e4:	4618      	mov	r0, r3
 80024e6:	f000 ffdd 	bl	80034a4 <RCCEx_PLLSAI1_Config>
 80024ea:	4603      	mov	r3, r0
 80024ec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024ee:	e00c      	b.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3320      	adds	r3, #32
 80024f4:	2100      	movs	r1, #0
 80024f6:	4618      	mov	r0, r3
 80024f8:	f001 f8c8 	bl	800368c <RCCEx_PLLSAI2_Config>
 80024fc:	4603      	mov	r3, r0
 80024fe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002500:	e003      	b.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	74fb      	strb	r3, [r7, #19]
      break;
 8002506:	e000      	b.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002508:	bf00      	nop
    }

    if(ret == HAL_OK)
 800250a:	7cfb      	ldrb	r3, [r7, #19]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d10b      	bne.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002510:	4b52      	ldr	r3, [pc, #328]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002516:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800251e:	494f      	ldr	r1, [pc, #316]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002520:	4313      	orrs	r3, r2
 8002522:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002526:	e001      	b.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002528:	7cfb      	ldrb	r3, [r7, #19]
 800252a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002534:	2b00      	cmp	r3, #0
 8002536:	f000 80a0 	beq.w	800267a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800253a:	2300      	movs	r3, #0
 800253c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800253e:	4b47      	ldr	r3, [pc, #284]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d101      	bne.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800254a:	2301      	movs	r3, #1
 800254c:	e000      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800254e:	2300      	movs	r3, #0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d00d      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002554:	4b41      	ldr	r3, [pc, #260]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002558:	4a40      	ldr	r2, [pc, #256]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800255a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800255e:	6593      	str	r3, [r2, #88]	; 0x58
 8002560:	4b3e      	ldr	r3, [pc, #248]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002568:	60bb      	str	r3, [r7, #8]
 800256a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800256c:	2301      	movs	r3, #1
 800256e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002570:	4b3b      	ldr	r3, [pc, #236]	; (8002660 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a3a      	ldr	r2, [pc, #232]	; (8002660 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002576:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800257a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800257c:	f7fe fae0 	bl	8000b40 <HAL_GetTick>
 8002580:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002582:	e009      	b.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002584:	f7fe fadc 	bl	8000b40 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d902      	bls.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	74fb      	strb	r3, [r7, #19]
        break;
 8002596:	e005      	b.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002598:	4b31      	ldr	r3, [pc, #196]	; (8002660 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d0ef      	beq.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80025a4:	7cfb      	ldrb	r3, [r7, #19]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d15c      	bne.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80025aa:	4b2c      	ldr	r3, [pc, #176]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d01f      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x200>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d019      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80025c8:	4b24      	ldr	r3, [pc, #144]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80025d4:	4b21      	ldr	r3, [pc, #132]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025da:	4a20      	ldr	r2, [pc, #128]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025e4:	4b1d      	ldr	r3, [pc, #116]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ea:	4a1c      	ldr	r2, [pc, #112]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80025f4:	4a19      	ldr	r2, [pc, #100]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d016      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002606:	f7fe fa9b 	bl	8000b40 <HAL_GetTick>
 800260a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800260c:	e00b      	b.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800260e:	f7fe fa97 	bl	8000b40 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	f241 3288 	movw	r2, #5000	; 0x1388
 800261c:	4293      	cmp	r3, r2
 800261e:	d902      	bls.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	74fb      	strb	r3, [r7, #19]
            break;
 8002624:	e006      	b.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002626:	4b0d      	ldr	r3, [pc, #52]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002628:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0ec      	beq.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002634:	7cfb      	ldrb	r3, [r7, #19]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10c      	bne.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800263a:	4b08      	ldr	r3, [pc, #32]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800263c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002640:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800264a:	4904      	ldr	r1, [pc, #16]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800264c:	4313      	orrs	r3, r2
 800264e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002652:	e009      	b.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002654:	7cfb      	ldrb	r3, [r7, #19]
 8002656:	74bb      	strb	r3, [r7, #18]
 8002658:	e006      	b.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800265a:	bf00      	nop
 800265c:	40021000 	.word	0x40021000
 8002660:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002664:	7cfb      	ldrb	r3, [r7, #19]
 8002666:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002668:	7c7b      	ldrb	r3, [r7, #17]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d105      	bne.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800266e:	4b9e      	ldr	r3, [pc, #632]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002672:	4a9d      	ldr	r2, [pc, #628]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002674:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002678:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00a      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002686:	4b98      	ldr	r3, [pc, #608]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800268c:	f023 0203 	bic.w	r2, r3, #3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002694:	4994      	ldr	r1, [pc, #592]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002696:	4313      	orrs	r3, r2
 8002698:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00a      	beq.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026a8:	4b8f      	ldr	r3, [pc, #572]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ae:	f023 020c 	bic.w	r2, r3, #12
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026b6:	498c      	ldr	r1, [pc, #560]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026b8:	4313      	orrs	r3, r2
 80026ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0304 	and.w	r3, r3, #4
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d00a      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80026ca:	4b87      	ldr	r3, [pc, #540]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026d0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d8:	4983      	ldr	r1, [pc, #524]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0308 	and.w	r3, r3, #8
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d00a      	beq.n	8002702 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026ec:	4b7e      	ldr	r3, [pc, #504]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026f2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fa:	497b      	ldr	r1, [pc, #492]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026fc:	4313      	orrs	r3, r2
 80026fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0310 	and.w	r3, r3, #16
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00a      	beq.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800270e:	4b76      	ldr	r3, [pc, #472]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002714:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800271c:	4972      	ldr	r1, [pc, #456]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800271e:	4313      	orrs	r3, r2
 8002720:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0320 	and.w	r3, r3, #32
 800272c:	2b00      	cmp	r3, #0
 800272e:	d00a      	beq.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002730:	4b6d      	ldr	r3, [pc, #436]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002736:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800273e:	496a      	ldr	r1, [pc, #424]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002740:	4313      	orrs	r3, r2
 8002742:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00a      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002752:	4b65      	ldr	r3, [pc, #404]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002758:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002760:	4961      	ldr	r1, [pc, #388]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002762:	4313      	orrs	r3, r2
 8002764:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00a      	beq.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002774:	4b5c      	ldr	r3, [pc, #368]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800277a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002782:	4959      	ldr	r1, [pc, #356]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002784:	4313      	orrs	r3, r2
 8002786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00a      	beq.n	80027ac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002796:	4b54      	ldr	r3, [pc, #336]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800279c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027a4:	4950      	ldr	r1, [pc, #320]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d00a      	beq.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80027b8:	4b4b      	ldr	r3, [pc, #300]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027be:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c6:	4948      	ldr	r1, [pc, #288]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00a      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80027da:	4b43      	ldr	r3, [pc, #268]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e8:	493f      	ldr	r1, [pc, #252]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d028      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027fc:	4b3a      	ldr	r3, [pc, #232]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002802:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800280a:	4937      	ldr	r1, [pc, #220]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800280c:	4313      	orrs	r3, r2
 800280e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002816:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800281a:	d106      	bne.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800281c:	4b32      	ldr	r3, [pc, #200]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	4a31      	ldr	r2, [pc, #196]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002822:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002826:	60d3      	str	r3, [r2, #12]
 8002828:	e011      	b.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800282e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002832:	d10c      	bne.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3304      	adds	r3, #4
 8002838:	2101      	movs	r1, #1
 800283a:	4618      	mov	r0, r3
 800283c:	f000 fe32 	bl	80034a4 <RCCEx_PLLSAI1_Config>
 8002840:	4603      	mov	r3, r0
 8002842:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002844:	7cfb      	ldrb	r3, [r7, #19]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800284a:	7cfb      	ldrb	r3, [r7, #19]
 800284c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d028      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800285a:	4b23      	ldr	r3, [pc, #140]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800285c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002860:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002868:	491f      	ldr	r1, [pc, #124]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800286a:	4313      	orrs	r3, r2
 800286c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002874:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002878:	d106      	bne.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800287a:	4b1b      	ldr	r3, [pc, #108]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	4a1a      	ldr	r2, [pc, #104]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002880:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002884:	60d3      	str	r3, [r2, #12]
 8002886:	e011      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800288c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002890:	d10c      	bne.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	3304      	adds	r3, #4
 8002896:	2101      	movs	r1, #1
 8002898:	4618      	mov	r0, r3
 800289a:	f000 fe03 	bl	80034a4 <RCCEx_PLLSAI1_Config>
 800289e:	4603      	mov	r3, r0
 80028a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028a2:	7cfb      	ldrb	r3, [r7, #19]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80028a8:	7cfb      	ldrb	r3, [r7, #19]
 80028aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d02b      	beq.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028b8:	4b0b      	ldr	r3, [pc, #44]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028c6:	4908      	ldr	r1, [pc, #32]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028d6:	d109      	bne.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028d8:	4b03      	ldr	r3, [pc, #12]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	4a02      	ldr	r2, [pc, #8]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028e2:	60d3      	str	r3, [r2, #12]
 80028e4:	e014      	b.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80028e6:	bf00      	nop
 80028e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028f4:	d10c      	bne.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	3304      	adds	r3, #4
 80028fa:	2101      	movs	r1, #1
 80028fc:	4618      	mov	r0, r3
 80028fe:	f000 fdd1 	bl	80034a4 <RCCEx_PLLSAI1_Config>
 8002902:	4603      	mov	r3, r0
 8002904:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002906:	7cfb      	ldrb	r3, [r7, #19]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800290c:	7cfb      	ldrb	r3, [r7, #19]
 800290e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d02f      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800291c:	4b2b      	ldr	r3, [pc, #172]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800291e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002922:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800292a:	4928      	ldr	r1, [pc, #160]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800292c:	4313      	orrs	r3, r2
 800292e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002936:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800293a:	d10d      	bne.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	3304      	adds	r3, #4
 8002940:	2102      	movs	r1, #2
 8002942:	4618      	mov	r0, r3
 8002944:	f000 fdae 	bl	80034a4 <RCCEx_PLLSAI1_Config>
 8002948:	4603      	mov	r3, r0
 800294a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800294c:	7cfb      	ldrb	r3, [r7, #19]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d014      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002952:	7cfb      	ldrb	r3, [r7, #19]
 8002954:	74bb      	strb	r3, [r7, #18]
 8002956:	e011      	b.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800295c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002960:	d10c      	bne.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3320      	adds	r3, #32
 8002966:	2102      	movs	r1, #2
 8002968:	4618      	mov	r0, r3
 800296a:	f000 fe8f 	bl	800368c <RCCEx_PLLSAI2_Config>
 800296e:	4603      	mov	r3, r0
 8002970:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002972:	7cfb      	ldrb	r3, [r7, #19]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002978:	7cfb      	ldrb	r3, [r7, #19]
 800297a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00a      	beq.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002988:	4b10      	ldr	r3, [pc, #64]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800298a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002996:	490d      	ldr	r1, [pc, #52]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002998:	4313      	orrs	r3, r2
 800299a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00b      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80029aa:	4b08      	ldr	r3, [pc, #32]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80029ba:	4904      	ldr	r1, [pc, #16]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80029c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3718      	adds	r7, #24
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40021000 	.word	0x40021000

080029d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b088      	sub	sp, #32
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80029d8:	2300      	movs	r3, #0
 80029da:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80029e2:	d13e      	bne.n	8002a62 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80029e4:	4bbe      	ldr	r3, [pc, #760]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 80029e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029ee:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029f6:	d028      	beq.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029fe:	f200 853e 	bhi.w	800347e <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a08:	d005      	beq.n	8002a16 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a10:	d00e      	beq.n	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8002a12:	f000 bd34 	b.w	800347e <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002a16:	4bb2      	ldr	r3, [pc, #712]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	f040 852e 	bne.w	8003482 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
        frequency = LSE_VALUE;
 8002a26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a2a:	61fb      	str	r3, [r7, #28]
      break;
 8002a2c:	f000 bd29 	b.w	8003482 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002a30:	4bab      	ldr	r3, [pc, #684]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002a32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	f040 8523 	bne.w	8003486 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
          frequency = LSI_VALUE;
 8002a40:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002a44:	61fb      	str	r3, [r7, #28]
      break;
 8002a46:	f000 bd1e 	b.w	8003486 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002a4a:	4ba5      	ldr	r3, [pc, #660]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a52:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a56:	f040 8518 	bne.w	800348a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = HSE_VALUE / 32U;
 8002a5a:	4ba2      	ldr	r3, [pc, #648]	; (8002ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 8002a5c:	61fb      	str	r3, [r7, #28]
      break;
 8002a5e:	f000 bd14 	b.w	800348a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a62:	4b9f      	ldr	r3, [pc, #636]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	2b03      	cmp	r3, #3
 8002a70:	d036      	beq.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	2b03      	cmp	r3, #3
 8002a76:	d840      	bhi.n	8002afa <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d003      	beq.n	8002a86 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d020      	beq.n	8002ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002a84:	e039      	b.n	8002afa <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002a86:	4b96      	ldr	r3, [pc, #600]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0302 	and.w	r3, r3, #2
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d116      	bne.n	8002ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002a92:	4b93      	ldr	r3, [pc, #588]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0308 	and.w	r3, r3, #8
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d005      	beq.n	8002aaa <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8002a9e:	4b90      	ldr	r3, [pc, #576]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	091b      	lsrs	r3, r3, #4
 8002aa4:	f003 030f 	and.w	r3, r3, #15
 8002aa8:	e005      	b.n	8002ab6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8002aaa:	4b8d      	ldr	r3, [pc, #564]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002aac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ab0:	0a1b      	lsrs	r3, r3, #8
 8002ab2:	f003 030f 	and.w	r3, r3, #15
 8002ab6:	4a8c      	ldr	r2, [pc, #560]	; (8002ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x318>)
 8002ab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002abc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002abe:	e01f      	b.n	8002b00 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	61bb      	str	r3, [r7, #24]
      break;
 8002ac4:	e01c      	b.n	8002b00 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002ac6:	4b86      	ldr	r3, [pc, #536]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ace:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ad2:	d102      	bne.n	8002ada <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8002ad4:	4b85      	ldr	r3, [pc, #532]	; (8002cec <HAL_RCCEx_GetPeriphCLKFreq+0x31c>)
 8002ad6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002ad8:	e012      	b.n	8002b00 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002ada:	2300      	movs	r3, #0
 8002adc:	61bb      	str	r3, [r7, #24]
      break;
 8002ade:	e00f      	b.n	8002b00 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002ae0:	4b7f      	ldr	r3, [pc, #508]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002aec:	d102      	bne.n	8002af4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8002aee:	4b80      	ldr	r3, [pc, #512]	; (8002cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x320>)
 8002af0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002af2:	e005      	b.n	8002b00 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002af4:	2300      	movs	r3, #0
 8002af6:	61bb      	str	r3, [r7, #24]
      break;
 8002af8:	e002      	b.n	8002b00 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8002afa:	2300      	movs	r3, #0
 8002afc:	61bb      	str	r3, [r7, #24]
      break;
 8002afe:	bf00      	nop
    }

    switch(PeriphClk)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002b06:	f000 80d2 	beq.w	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002b10:	f200 84bd 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b1a:	f000 80c8 	beq.w	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b24:	f200 84b3 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b2e:	f000 835b 	beq.w	80031e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b38:	f200 84a9 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b42:	f000 847f 	beq.w	8003444 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b4c:	f200 849f 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b56:	f000 82ce 	beq.w	80030f6 <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b60:	f200 8495 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b6a:	f000 80a0 	beq.w	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b74:	f200 848b 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b7e:	f000 808f 	beq.w	8002ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b88:	f200 8481 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b92:	d07e      	beq.n	8002c92 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b9a:	f200 8478 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ba4:	f000 8404 	beq.w	80033b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bae:	f200 846e 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bb8:	f000 83b0 	beq.w	800331c <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bc2:	f200 8464 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bcc:	f000 837a 	beq.w	80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bd6:	f200 845a 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b80      	cmp	r3, #128	; 0x80
 8002bde:	f000 8345 	beq.w	800326c <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2b80      	cmp	r3, #128	; 0x80
 8002be6:	f200 8452 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b20      	cmp	r3, #32
 8002bee:	d84b      	bhi.n	8002c88 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	f000 844b 	beq.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	2b1f      	cmp	r3, #31
 8002bfe:	f200 8446 	bhi.w	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002c02:	a201      	add	r2, pc, #4	; (adr r2, 8002c08 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8002c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c08:	08002df3 	.word	0x08002df3
 8002c0c:	08002e63 	.word	0x08002e63
 8002c10:	0800348f 	.word	0x0800348f
 8002c14:	08002ef7 	.word	0x08002ef7
 8002c18:	0800348f 	.word	0x0800348f
 8002c1c:	0800348f 	.word	0x0800348f
 8002c20:	0800348f 	.word	0x0800348f
 8002c24:	08002f6f 	.word	0x08002f6f
 8002c28:	0800348f 	.word	0x0800348f
 8002c2c:	0800348f 	.word	0x0800348f
 8002c30:	0800348f 	.word	0x0800348f
 8002c34:	0800348f 	.word	0x0800348f
 8002c38:	0800348f 	.word	0x0800348f
 8002c3c:	0800348f 	.word	0x0800348f
 8002c40:	0800348f 	.word	0x0800348f
 8002c44:	08002ff3 	.word	0x08002ff3
 8002c48:	0800348f 	.word	0x0800348f
 8002c4c:	0800348f 	.word	0x0800348f
 8002c50:	0800348f 	.word	0x0800348f
 8002c54:	0800348f 	.word	0x0800348f
 8002c58:	0800348f 	.word	0x0800348f
 8002c5c:	0800348f 	.word	0x0800348f
 8002c60:	0800348f 	.word	0x0800348f
 8002c64:	0800348f 	.word	0x0800348f
 8002c68:	0800348f 	.word	0x0800348f
 8002c6c:	0800348f 	.word	0x0800348f
 8002c70:	0800348f 	.word	0x0800348f
 8002c74:	0800348f 	.word	0x0800348f
 8002c78:	0800348f 	.word	0x0800348f
 8002c7c:	0800348f 	.word	0x0800348f
 8002c80:	0800348f 	.word	0x0800348f
 8002c84:	08003075 	.word	0x08003075
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b40      	cmp	r3, #64	; 0x40
 8002c8c:	f000 82bd 	beq.w	800320a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8002c90:	e3fd      	b.n	800348e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002c92:	69b9      	ldr	r1, [r7, #24]
 8002c94:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002c98:	f000 fdd6 	bl	8003848 <RCCEx_GetSAIxPeriphCLKFreq>
 8002c9c:	61f8      	str	r0, [r7, #28]
      break;
 8002c9e:	e3f7      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8002ca0:	69b9      	ldr	r1, [r7, #24]
 8002ca2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002ca6:	f000 fdcf 	bl	8003848 <RCCEx_GetSAIxPeriphCLKFreq>
 8002caa:	61f8      	str	r0, [r7, #28]
      break;
 8002cac:	e3f0      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002cae:	4b0c      	ldr	r3, [pc, #48]	; (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cb4:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8002cb8:	613b      	str	r3, [r7, #16]
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002cc0:	d018      	beq.n	8002cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002cc8:	f200 808b 	bhi.w	8002de2 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002cd2:	d059      	beq.n	8002d88 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002cda:	d028      	beq.n	8002d2e <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
 8002cdc:	e081      	b.n	8002de2 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 8002cde:	bf00      	nop
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	0003d090 	.word	0x0003d090
 8002ce8:	0800d40c 	.word	0x0800d40c
 8002cec:	00f42400 	.word	0x00f42400
 8002cf0:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002cf4:	4bae      	ldr	r3, [pc, #696]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d172      	bne.n	8002de6 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002d00:	4bab      	ldr	r3, [pc, #684]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0308 	and.w	r3, r3, #8
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d005      	beq.n	8002d18 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
 8002d0c:	4ba8      	ldr	r3, [pc, #672]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	091b      	lsrs	r3, r3, #4
 8002d12:	f003 030f 	and.w	r3, r3, #15
 8002d16:	e005      	b.n	8002d24 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8002d18:	4ba5      	ldr	r3, [pc, #660]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d1e:	0a1b      	lsrs	r3, r3, #8
 8002d20:	f003 030f 	and.w	r3, r3, #15
 8002d24:	4aa3      	ldr	r2, [pc, #652]	; (8002fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>)
 8002d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d2a:	61fb      	str	r3, [r7, #28]
          break;
 8002d2c:	e05b      	b.n	8002de6 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002d2e:	4ba0      	ldr	r3, [pc, #640]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d36:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d3a:	d156      	bne.n	8002dea <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002d3c:	4b9c      	ldr	r3, [pc, #624]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d48:	d14f      	bne.n	8002dea <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002d4a:	4b99      	ldr	r3, [pc, #612]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	0a1b      	lsrs	r3, r3, #8
 8002d50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d54:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	fb02 f203 	mul.w	r2, r2, r3
 8002d5e:	4b94      	ldr	r3, [pc, #592]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	091b      	lsrs	r3, r3, #4
 8002d64:	f003 0307 	and.w	r3, r3, #7
 8002d68:	3301      	adds	r3, #1
 8002d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d6e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002d70:	4b8f      	ldr	r3, [pc, #572]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	0d5b      	lsrs	r3, r3, #21
 8002d76:	f003 0303 	and.w	r3, r3, #3
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d84:	61fb      	str	r3, [r7, #28]
          break;
 8002d86:	e030      	b.n	8002dea <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002d88:	4b89      	ldr	r3, [pc, #548]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d90:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d94:	d12b      	bne.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002d96:	4b86      	ldr	r3, [pc, #536]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002da2:	d124      	bne.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002da4:	4b82      	ldr	r3, [pc, #520]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	0a1b      	lsrs	r3, r3, #8
 8002daa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002dae:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	fb02 f203 	mul.w	r2, r2, r3
 8002db8:	4b7d      	ldr	r3, [pc, #500]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	091b      	lsrs	r3, r3, #4
 8002dbe:	f003 0307 	and.w	r3, r3, #7
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002dca:	4b79      	ldr	r3, [pc, #484]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	0d5b      	lsrs	r3, r3, #21
 8002dd0:	f003 0303 	and.w	r3, r3, #3
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dde:	61fb      	str	r3, [r7, #28]
          break;
 8002de0:	e005      	b.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
          break;
 8002de2:	bf00      	nop
 8002de4:	e354      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002de6:	bf00      	nop
 8002de8:	e352      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002dea:	bf00      	nop
 8002dec:	e350      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002dee:	bf00      	nop
        break;
 8002df0:	e34e      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002df2:	4b6f      	ldr	r3, [pc, #444]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002df8:	f003 0303 	and.w	r3, r3, #3
 8002dfc:	613b      	str	r3, [r7, #16]
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	2b03      	cmp	r3, #3
 8002e02:	d828      	bhi.n	8002e56 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 8002e04:	a201      	add	r2, pc, #4	; (adr r2, 8002e0c <HAL_RCCEx_GetPeriphCLKFreq+0x43c>)
 8002e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e0a:	bf00      	nop
 8002e0c:	08002e1d 	.word	0x08002e1d
 8002e10:	08002e25 	.word	0x08002e25
 8002e14:	08002e2d 	.word	0x08002e2d
 8002e18:	08002e41 	.word	0x08002e41
          frequency = HAL_RCC_GetPCLK2Freq();
 8002e1c:	f7ff fa46 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 8002e20:	61f8      	str	r0, [r7, #28]
          break;
 8002e22:	e01d      	b.n	8002e60 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e24:	f7ff f994 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 8002e28:	61f8      	str	r0, [r7, #28]
          break;
 8002e2a:	e019      	b.n	8002e60 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e2c:	4b60      	ldr	r3, [pc, #384]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e38:	d10f      	bne.n	8002e5a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = HSI_VALUE;
 8002e3a:	4b5f      	ldr	r3, [pc, #380]	; (8002fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 8002e3c:	61fb      	str	r3, [r7, #28]
          break;
 8002e3e:	e00c      	b.n	8002e5a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e40:	4b5b      	ldr	r3, [pc, #364]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d107      	bne.n	8002e5e <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
            frequency = LSE_VALUE;
 8002e4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e52:	61fb      	str	r3, [r7, #28]
          break;
 8002e54:	e003      	b.n	8002e5e <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
          break;
 8002e56:	bf00      	nop
 8002e58:	e31a      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002e5a:	bf00      	nop
 8002e5c:	e318      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002e5e:	bf00      	nop
        break;
 8002e60:	e316      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002e62:	4b53      	ldr	r3, [pc, #332]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e68:	f003 030c 	and.w	r3, r3, #12
 8002e6c:	613b      	str	r3, [r7, #16]
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	2b0c      	cmp	r3, #12
 8002e72:	d83a      	bhi.n	8002eea <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
 8002e74:	a201      	add	r2, pc, #4	; (adr r2, 8002e7c <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 8002e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e7a:	bf00      	nop
 8002e7c:	08002eb1 	.word	0x08002eb1
 8002e80:	08002eeb 	.word	0x08002eeb
 8002e84:	08002eeb 	.word	0x08002eeb
 8002e88:	08002eeb 	.word	0x08002eeb
 8002e8c:	08002eb9 	.word	0x08002eb9
 8002e90:	08002eeb 	.word	0x08002eeb
 8002e94:	08002eeb 	.word	0x08002eeb
 8002e98:	08002eeb 	.word	0x08002eeb
 8002e9c:	08002ec1 	.word	0x08002ec1
 8002ea0:	08002eeb 	.word	0x08002eeb
 8002ea4:	08002eeb 	.word	0x08002eeb
 8002ea8:	08002eeb 	.word	0x08002eeb
 8002eac:	08002ed5 	.word	0x08002ed5
          frequency = HAL_RCC_GetPCLK1Freq();
 8002eb0:	f7ff f9e6 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 8002eb4:	61f8      	str	r0, [r7, #28]
          break;
 8002eb6:	e01d      	b.n	8002ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>
          frequency = HAL_RCC_GetSysClockFreq();
 8002eb8:	f7ff f94a 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 8002ebc:	61f8      	str	r0, [r7, #28]
          break;
 8002ebe:	e019      	b.n	8002ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002ec0:	4b3b      	ldr	r3, [pc, #236]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ec8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ecc:	d10f      	bne.n	8002eee <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = HSI_VALUE;
 8002ece:	4b3a      	ldr	r3, [pc, #232]	; (8002fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 8002ed0:	61fb      	str	r3, [r7, #28]
          break;
 8002ed2:	e00c      	b.n	8002eee <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002ed4:	4b36      	ldr	r3, [pc, #216]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d107      	bne.n	8002ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
            frequency = LSE_VALUE;
 8002ee2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ee6:	61fb      	str	r3, [r7, #28]
          break;
 8002ee8:	e003      	b.n	8002ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
          break;
 8002eea:	bf00      	nop
 8002eec:	e2d0      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002eee:	bf00      	nop
 8002ef0:	e2ce      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002ef2:	bf00      	nop
        break;
 8002ef4:	e2cc      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8002ef6:	4b2e      	ldr	r3, [pc, #184]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	2b30      	cmp	r3, #48	; 0x30
 8002f06:	d021      	beq.n	8002f4c <HAL_RCCEx_GetPeriphCLKFreq+0x57c>
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	2b30      	cmp	r3, #48	; 0x30
 8002f0c:	d829      	bhi.n	8002f62 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	2b20      	cmp	r3, #32
 8002f12:	d011      	beq.n	8002f38 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	2b20      	cmp	r3, #32
 8002f18:	d823      	bhi.n	8002f62 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d003      	beq.n	8002f28 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	2b10      	cmp	r3, #16
 8002f24:	d004      	beq.n	8002f30 <HAL_RCCEx_GetPeriphCLKFreq+0x560>
          break;
 8002f26:	e01c      	b.n	8002f62 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002f28:	f7ff f9aa 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 8002f2c:	61f8      	str	r0, [r7, #28]
          break;
 8002f2e:	e01d      	b.n	8002f6c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002f30:	f7ff f90e 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 8002f34:	61f8      	str	r0, [r7, #28]
          break;
 8002f36:	e019      	b.n	8002f6c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002f38:	4b1d      	ldr	r3, [pc, #116]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f44:	d10f      	bne.n	8002f66 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = HSI_VALUE;
 8002f46:	4b1c      	ldr	r3, [pc, #112]	; (8002fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 8002f48:	61fb      	str	r3, [r7, #28]
          break;
 8002f4a:	e00c      	b.n	8002f66 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002f4c:	4b18      	ldr	r3, [pc, #96]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d107      	bne.n	8002f6a <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
            frequency = LSE_VALUE;
 8002f5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f5e:	61fb      	str	r3, [r7, #28]
          break;
 8002f60:	e003      	b.n	8002f6a <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
          break;
 8002f62:	bf00      	nop
 8002f64:	e294      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002f66:	bf00      	nop
 8002f68:	e292      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002f6a:	bf00      	nop
        break;
 8002f6c:	e290      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002f6e:	4b10      	ldr	r3, [pc, #64]	; (8002fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f74:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002f78:	613b      	str	r3, [r7, #16]
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	2bc0      	cmp	r3, #192	; 0xc0
 8002f7e:	d027      	beq.n	8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	2bc0      	cmp	r3, #192	; 0xc0
 8002f84:	d82f      	bhi.n	8002fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	2b80      	cmp	r3, #128	; 0x80
 8002f8a:	d017      	beq.n	8002fbc <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	2b80      	cmp	r3, #128	; 0x80
 8002f90:	d829      	bhi.n	8002fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d003      	beq.n	8002fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	2b40      	cmp	r3, #64	; 0x40
 8002f9c:	d004      	beq.n	8002fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
          break;
 8002f9e:	e022      	b.n	8002fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002fa0:	f7ff f96e 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 8002fa4:	61f8      	str	r0, [r7, #28]
          break;
 8002fa6:	e023      	b.n	8002ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
          frequency = HAL_RCC_GetSysClockFreq();
 8002fa8:	f7ff f8d2 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 8002fac:	61f8      	str	r0, [r7, #28]
          break;
 8002fae:	e01f      	b.n	8002ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	0800d40c 	.word	0x0800d40c
 8002fb8:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002fbc:	4ba9      	ldr	r3, [pc, #676]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fc8:	d10f      	bne.n	8002fea <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
            frequency = HSI_VALUE;
 8002fca:	4ba7      	ldr	r3, [pc, #668]	; (8003268 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 8002fcc:	61fb      	str	r3, [r7, #28]
          break;
 8002fce:	e00c      	b.n	8002fea <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002fd0:	4ba4      	ldr	r3, [pc, #656]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d107      	bne.n	8002fee <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
            frequency = LSE_VALUE;
 8002fde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fe2:	61fb      	str	r3, [r7, #28]
          break;
 8002fe4:	e003      	b.n	8002fee <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          break;
 8002fe6:	bf00      	nop
 8002fe8:	e252      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002fea:	bf00      	nop
 8002fec:	e250      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002fee:	bf00      	nop
        break;
 8002ff0:	e24e      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002ff2:	4b9c      	ldr	r3, [pc, #624]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ff8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ffc:	613b      	str	r3, [r7, #16]
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003004:	d025      	beq.n	8003052 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800300c:	d82c      	bhi.n	8003068 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003014:	d013      	beq.n	800303e <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800301c:	d824      	bhi.n	8003068 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d004      	beq.n	800302e <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800302a:	d004      	beq.n	8003036 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          break;
 800302c:	e01c      	b.n	8003068 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetPCLK1Freq();
 800302e:	f7ff f927 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 8003032:	61f8      	str	r0, [r7, #28]
          break;
 8003034:	e01d      	b.n	8003072 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
          frequency = HAL_RCC_GetSysClockFreq();
 8003036:	f7ff f88b 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 800303a:	61f8      	str	r0, [r7, #28]
          break;
 800303c:	e019      	b.n	8003072 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800303e:	4b89      	ldr	r3, [pc, #548]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003046:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800304a:	d10f      	bne.n	800306c <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
            frequency = HSI_VALUE;
 800304c:	4b86      	ldr	r3, [pc, #536]	; (8003268 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800304e:	61fb      	str	r3, [r7, #28]
          break;
 8003050:	e00c      	b.n	800306c <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003052:	4b84      	ldr	r3, [pc, #528]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8003054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b02      	cmp	r3, #2
 800305e:	d107      	bne.n	8003070 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
            frequency = LSE_VALUE;
 8003060:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003064:	61fb      	str	r3, [r7, #28]
          break;
 8003066:	e003      	b.n	8003070 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          break;
 8003068:	bf00      	nop
 800306a:	e211      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800306c:	bf00      	nop
 800306e:	e20f      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8003070:	bf00      	nop
        break;
 8003072:	e20d      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003074:	4b7b      	ldr	r3, [pc, #492]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8003076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800307a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800307e:	613b      	str	r3, [r7, #16]
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003086:	d025      	beq.n	80030d4 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800308e:	d82c      	bhi.n	80030ea <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003096:	d013      	beq.n	80030c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800309e:	d824      	bhi.n	80030ea <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d004      	beq.n	80030b0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030ac:	d004      	beq.n	80030b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
          break;
 80030ae:	e01c      	b.n	80030ea <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80030b0:	f7ff f8e6 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 80030b4:	61f8      	str	r0, [r7, #28]
          break;
 80030b6:	e01d      	b.n	80030f4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
          frequency = HAL_RCC_GetSysClockFreq();
 80030b8:	f7ff f84a 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 80030bc:	61f8      	str	r0, [r7, #28]
          break;
 80030be:	e019      	b.n	80030f4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80030c0:	4b68      	ldr	r3, [pc, #416]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030cc:	d10f      	bne.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
            frequency = HSI_VALUE;
 80030ce:	4b66      	ldr	r3, [pc, #408]	; (8003268 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 80030d0:	61fb      	str	r3, [r7, #28]
          break;
 80030d2:	e00c      	b.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80030d4:	4b63      	ldr	r3, [pc, #396]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80030d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d107      	bne.n	80030f2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
            frequency = LSE_VALUE;
 80030e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030e6:	61fb      	str	r3, [r7, #28]
          break;
 80030e8:	e003      	b.n	80030f2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 80030ea:	bf00      	nop
 80030ec:	e1d0      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80030ee:	bf00      	nop
 80030f0:	e1ce      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80030f2:	bf00      	nop
        break;
 80030f4:	e1cc      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80030f6:	4b5b      	ldr	r3, [pc, #364]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80030f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003100:	613b      	str	r3, [r7, #16]
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003108:	d00c      	beq.n	8003124 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003110:	d864      	bhi.n	80031dc <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003118:	d008      	beq.n	800312c <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003120:	d030      	beq.n	8003184 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 8003122:	e05b      	b.n	80031dc <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003124:	f7ff f814 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 8003128:	61f8      	str	r0, [r7, #28]
          break;
 800312a:	e05c      	b.n	80031e6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800312c:	4b4d      	ldr	r3, [pc, #308]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003134:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003138:	d152      	bne.n	80031e0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
 800313a:	4b4a      	ldr	r3, [pc, #296]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d04c      	beq.n	80031e0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003146:	4b47      	ldr	r3, [pc, #284]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	0a1b      	lsrs	r3, r3, #8
 800314c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003150:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	68fa      	ldr	r2, [r7, #12]
 8003156:	fb02 f203 	mul.w	r2, r2, r3
 800315a:	4b42      	ldr	r3, [pc, #264]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	091b      	lsrs	r3, r3, #4
 8003160:	f003 0307 	and.w	r3, r3, #7
 8003164:	3301      	adds	r3, #1
 8003166:	fbb2 f3f3 	udiv	r3, r2, r3
 800316a:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800316c:	4b3d      	ldr	r3, [pc, #244]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	0e5b      	lsrs	r3, r3, #25
 8003172:	f003 0303 	and.w	r3, r3, #3
 8003176:	3301      	adds	r3, #1
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003180:	61fb      	str	r3, [r7, #28]
          break;
 8003182:	e02d      	b.n	80031e0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8003184:	4b37      	ldr	r3, [pc, #220]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800318c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003190:	d128      	bne.n	80031e4 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 8003192:	4b34      	ldr	r3, [pc, #208]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d022      	beq.n	80031e4 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800319e:	4b31      	ldr	r3, [pc, #196]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	0a1b      	lsrs	r3, r3, #8
 80031a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031a8:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	fb02 f203 	mul.w	r2, r2, r3
 80031b2:	4b2c      	ldr	r3, [pc, #176]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	091b      	lsrs	r3, r3, #4
 80031b8:	f003 0307 	and.w	r3, r3, #7
 80031bc:	3301      	adds	r3, #1
 80031be:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c2:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80031c4:	4b27      	ldr	r3, [pc, #156]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80031c6:	695b      	ldr	r3, [r3, #20]
 80031c8:	0e5b      	lsrs	r3, r3, #25
 80031ca:	f003 0303 	and.w	r3, r3, #3
 80031ce:	3301      	adds	r3, #1
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d8:	61fb      	str	r3, [r7, #28]
          break;
 80031da:	e003      	b.n	80031e4 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          break;
 80031dc:	bf00      	nop
 80031de:	e157      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80031e0:	bf00      	nop
 80031e2:	e155      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80031e4:	bf00      	nop
        break;
 80031e6:	e153      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80031e8:	4b1e      	ldr	r3, [pc, #120]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80031ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80031f2:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d103      	bne.n	8003202 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
          frequency = HAL_RCC_GetPCLK2Freq();
 80031fa:	f7ff f857 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 80031fe:	61f8      	str	r0, [r7, #28]
        break;
 8003200:	e146      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003202:	f7fe ffa5 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 8003206:	61f8      	str	r0, [r7, #28]
        break;
 8003208:	e142      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800320a:	4b16      	ldr	r3, [pc, #88]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800320c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003210:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003214:	613b      	str	r3, [r7, #16]
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800321c:	d013      	beq.n	8003246 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003224:	d819      	bhi.n	800325a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d004      	beq.n	8003236 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003232:	d004      	beq.n	800323e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 8003234:	e011      	b.n	800325a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003236:	f7ff f823 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 800323a:	61f8      	str	r0, [r7, #28]
          break;
 800323c:	e010      	b.n	8003260 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          frequency = HAL_RCC_GetSysClockFreq();
 800323e:	f7fe ff87 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 8003242:	61f8      	str	r0, [r7, #28]
          break;
 8003244:	e00c      	b.n	8003260 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003246:	4b07      	ldr	r3, [pc, #28]	; (8003264 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800324e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003252:	d104      	bne.n	800325e <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
            frequency = HSI_VALUE;
 8003254:	4b04      	ldr	r3, [pc, #16]	; (8003268 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 8003256:	61fb      	str	r3, [r7, #28]
          break;
 8003258:	e001      	b.n	800325e <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
          break;
 800325a:	bf00      	nop
 800325c:	e118      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800325e:	bf00      	nop
        break;
 8003260:	e116      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8003262:	bf00      	nop
 8003264:	40021000 	.word	0x40021000
 8003268:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800326c:	4b8b      	ldr	r3, [pc, #556]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800326e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003272:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003276:	613b      	str	r3, [r7, #16]
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800327e:	d013      	beq.n	80032a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003286:	d819      	bhi.n	80032bc <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d004      	beq.n	8003298 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003294:	d004      	beq.n	80032a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
          break;
 8003296:	e011      	b.n	80032bc <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003298:	f7fe fff2 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 800329c:	61f8      	str	r0, [r7, #28]
          break;
 800329e:	e010      	b.n	80032c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 80032a0:	f7fe ff56 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 80032a4:	61f8      	str	r0, [r7, #28]
          break;
 80032a6:	e00c      	b.n	80032c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80032a8:	4b7c      	ldr	r3, [pc, #496]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032b4:	d104      	bne.n	80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 80032b6:	4b7a      	ldr	r3, [pc, #488]	; (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80032b8:	61fb      	str	r3, [r7, #28]
          break;
 80032ba:	e001      	b.n	80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 80032bc:	bf00      	nop
 80032be:	e0e7      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80032c0:	bf00      	nop
        break;
 80032c2:	e0e5      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80032c4:	4b75      	ldr	r3, [pc, #468]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80032c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80032ce:	613b      	str	r3, [r7, #16]
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80032d6:	d013      	beq.n	8003300 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80032de:	d819      	bhi.n	8003314 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d004      	beq.n	80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0x920>
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032ec:	d004      	beq.n	80032f8 <HAL_RCCEx_GetPeriphCLKFreq+0x928>
          break;
 80032ee:	e011      	b.n	8003314 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
          frequency = HAL_RCC_GetPCLK1Freq();
 80032f0:	f7fe ffc6 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 80032f4:	61f8      	str	r0, [r7, #28]
          break;
 80032f6:	e010      	b.n	800331a <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          frequency = HAL_RCC_GetSysClockFreq();
 80032f8:	f7fe ff2a 	bl	8002150 <HAL_RCC_GetSysClockFreq>
 80032fc:	61f8      	str	r0, [r7, #28]
          break;
 80032fe:	e00c      	b.n	800331a <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003300:	4b66      	ldr	r3, [pc, #408]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003308:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800330c:	d104      	bne.n	8003318 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
            frequency = HSI_VALUE;
 800330e:	4b64      	ldr	r3, [pc, #400]	; (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8003310:	61fb      	str	r3, [r7, #28]
          break;
 8003312:	e001      	b.n	8003318 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          break;
 8003314:	bf00      	nop
 8003316:	e0bb      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8003318:	bf00      	nop
        break;
 800331a:	e0b9      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800331c:	4b5f      	ldr	r3, [pc, #380]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800331e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003322:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003326:	613b      	str	r3, [r7, #16]
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800332e:	d02c      	beq.n	800338a <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003336:	d833      	bhi.n	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800333e:	d01a      	beq.n	8003376 <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003346:	d82b      	bhi.n	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d004      	beq.n	8003358 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003354:	d004      	beq.n	8003360 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
          break;
 8003356:	e023      	b.n	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003358:	f7fe ff92 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 800335c:	61f8      	str	r0, [r7, #28]
          break;
 800335e:	e026      	b.n	80033ae <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003360:	4b4e      	ldr	r3, [pc, #312]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8003362:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b02      	cmp	r3, #2
 800336c:	d11a      	bne.n	80033a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
              frequency = LSI_VALUE;
 800336e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003372:	61fb      	str	r3, [r7, #28]
          break;
 8003374:	e016      	b.n	80033a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003376:	4b49      	ldr	r3, [pc, #292]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800337e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003382:	d111      	bne.n	80033a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
            frequency = HSI_VALUE;
 8003384:	4b46      	ldr	r3, [pc, #280]	; (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8003386:	61fb      	str	r3, [r7, #28]
          break;
 8003388:	e00e      	b.n	80033a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800338a:	4b44      	ldr	r3, [pc, #272]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800338c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b02      	cmp	r3, #2
 8003396:	d109      	bne.n	80033ac <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
            frequency = LSE_VALUE;
 8003398:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800339c:	61fb      	str	r3, [r7, #28]
          break;
 800339e:	e005      	b.n	80033ac <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          break;
 80033a0:	bf00      	nop
 80033a2:	e075      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80033a4:	bf00      	nop
 80033a6:	e073      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80033a8:	bf00      	nop
 80033aa:	e071      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80033ac:	bf00      	nop
        break;
 80033ae:	e06f      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80033b0:	4b3a      	ldr	r3, [pc, #232]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80033b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033b6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80033ba:	613b      	str	r3, [r7, #16]
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80033c2:	d02c      	beq.n	800341e <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80033ca:	d833      	bhi.n	8003434 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80033d2:	d01a      	beq.n	800340a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80033da:	d82b      	bhi.n	8003434 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d004      	beq.n	80033ec <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033e8:	d004      	beq.n	80033f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 80033ea:	e023      	b.n	8003434 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
          frequency = HAL_RCC_GetPCLK1Freq();
 80033ec:	f7fe ff48 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 80033f0:	61f8      	str	r0, [r7, #28]
          break;
 80033f2:	e026      	b.n	8003442 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80033f4:	4b29      	ldr	r3, [pc, #164]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80033f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d11a      	bne.n	8003438 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
              frequency = LSI_VALUE;
 8003402:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003406:	61fb      	str	r3, [r7, #28]
          break;
 8003408:	e016      	b.n	8003438 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800340a:	4b24      	ldr	r3, [pc, #144]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003412:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003416:	d111      	bne.n	800343c <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            frequency = HSI_VALUE;
 8003418:	4b21      	ldr	r3, [pc, #132]	; (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800341a:	61fb      	str	r3, [r7, #28]
          break;
 800341c:	e00e      	b.n	800343c <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800341e:	4b1f      	ldr	r3, [pc, #124]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8003420:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b02      	cmp	r3, #2
 800342a:	d109      	bne.n	8003440 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
            frequency = LSE_VALUE;
 800342c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003430:	61fb      	str	r3, [r7, #28]
          break;
 8003432:	e005      	b.n	8003440 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          break;
 8003434:	bf00      	nop
 8003436:	e02b      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8003438:	bf00      	nop
 800343a:	e029      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800343c:	bf00      	nop
 800343e:	e027      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8003440:	bf00      	nop
        break;
 8003442:	e025      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8003444:	4b15      	ldr	r3, [pc, #84]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8003446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800344a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800344e:	613b      	str	r3, [r7, #16]
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d004      	beq.n	8003460 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800345c:	d004      	beq.n	8003468 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          break;
 800345e:	e00d      	b.n	800347c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003460:	f7fe ff0e 	bl	8002280 <HAL_RCC_GetPCLK1Freq>
 8003464:	61f8      	str	r0, [r7, #28]
          break;
 8003466:	e009      	b.n	800347c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003468:	4b0c      	ldr	r3, [pc, #48]	; (800349c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003470:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003474:	d101      	bne.n	800347a <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 8003476:	4b0a      	ldr	r3, [pc, #40]	; (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8003478:	61fb      	str	r3, [r7, #28]
          break;
 800347a:	bf00      	nop
        break;
 800347c:	e008      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800347e:	bf00      	nop
 8003480:	e006      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 8003482:	bf00      	nop
 8003484:	e004      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 8003486:	bf00      	nop
 8003488:	e002      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800348a:	bf00      	nop
 800348c:	e000      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800348e:	bf00      	nop
    }
  }

  return(frequency);
 8003490:	69fb      	ldr	r3, [r7, #28]
}
 8003492:	4618      	mov	r0, r3
 8003494:	3720      	adds	r7, #32
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	40021000 	.word	0x40021000
 80034a0:	00f42400 	.word	0x00f42400

080034a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034ae:	2300      	movs	r3, #0
 80034b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034b2:	4b75      	ldr	r3, [pc, #468]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	f003 0303 	and.w	r3, r3, #3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d018      	beq.n	80034f0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80034be:	4b72      	ldr	r3, [pc, #456]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	f003 0203 	and.w	r2, r3, #3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d10d      	bne.n	80034ea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
       ||
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d009      	beq.n	80034ea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80034d6:	4b6c      	ldr	r3, [pc, #432]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	091b      	lsrs	r3, r3, #4
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	1c5a      	adds	r2, r3, #1
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
       ||
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d047      	beq.n	800357a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	73fb      	strb	r3, [r7, #15]
 80034ee:	e044      	b.n	800357a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2b03      	cmp	r3, #3
 80034f6:	d018      	beq.n	800352a <RCCEx_PLLSAI1_Config+0x86>
 80034f8:	2b03      	cmp	r3, #3
 80034fa:	d825      	bhi.n	8003548 <RCCEx_PLLSAI1_Config+0xa4>
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d002      	beq.n	8003506 <RCCEx_PLLSAI1_Config+0x62>
 8003500:	2b02      	cmp	r3, #2
 8003502:	d009      	beq.n	8003518 <RCCEx_PLLSAI1_Config+0x74>
 8003504:	e020      	b.n	8003548 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003506:	4b60      	ldr	r3, [pc, #384]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d11d      	bne.n	800354e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003516:	e01a      	b.n	800354e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003518:	4b5b      	ldr	r3, [pc, #364]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003520:	2b00      	cmp	r3, #0
 8003522:	d116      	bne.n	8003552 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003528:	e013      	b.n	8003552 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800352a:	4b57      	ldr	r3, [pc, #348]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d10f      	bne.n	8003556 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003536:	4b54      	ldr	r3, [pc, #336]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d109      	bne.n	8003556 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003546:	e006      	b.n	8003556 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	73fb      	strb	r3, [r7, #15]
      break;
 800354c:	e004      	b.n	8003558 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800354e:	bf00      	nop
 8003550:	e002      	b.n	8003558 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003552:	bf00      	nop
 8003554:	e000      	b.n	8003558 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003556:	bf00      	nop
    }

    if(status == HAL_OK)
 8003558:	7bfb      	ldrb	r3, [r7, #15]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10d      	bne.n	800357a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800355e:	4b4a      	ldr	r3, [pc, #296]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6819      	ldr	r1, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	3b01      	subs	r3, #1
 8003570:	011b      	lsls	r3, r3, #4
 8003572:	430b      	orrs	r3, r1
 8003574:	4944      	ldr	r1, [pc, #272]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003576:	4313      	orrs	r3, r2
 8003578:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800357a:	7bfb      	ldrb	r3, [r7, #15]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d17d      	bne.n	800367c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003580:	4b41      	ldr	r3, [pc, #260]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a40      	ldr	r2, [pc, #256]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003586:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800358a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800358c:	f7fd fad8 	bl	8000b40 <HAL_GetTick>
 8003590:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003592:	e009      	b.n	80035a8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003594:	f7fd fad4 	bl	8000b40 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d902      	bls.n	80035a8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	73fb      	strb	r3, [r7, #15]
        break;
 80035a6:	e005      	b.n	80035b4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80035a8:	4b37      	ldr	r3, [pc, #220]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d1ef      	bne.n	8003594 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035b4:	7bfb      	ldrb	r3, [r7, #15]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d160      	bne.n	800367c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d111      	bne.n	80035e4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035c0:	4b31      	ldr	r3, [pc, #196]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80035c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6892      	ldr	r2, [r2, #8]
 80035d0:	0211      	lsls	r1, r2, #8
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	68d2      	ldr	r2, [r2, #12]
 80035d6:	0912      	lsrs	r2, r2, #4
 80035d8:	0452      	lsls	r2, r2, #17
 80035da:	430a      	orrs	r2, r1
 80035dc:	492a      	ldr	r1, [pc, #168]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	610b      	str	r3, [r1, #16]
 80035e2:	e027      	b.n	8003634 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d112      	bne.n	8003610 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035ea:	4b27      	ldr	r3, [pc, #156]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80035f2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	6892      	ldr	r2, [r2, #8]
 80035fa:	0211      	lsls	r1, r2, #8
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	6912      	ldr	r2, [r2, #16]
 8003600:	0852      	lsrs	r2, r2, #1
 8003602:	3a01      	subs	r2, #1
 8003604:	0552      	lsls	r2, r2, #21
 8003606:	430a      	orrs	r2, r1
 8003608:	491f      	ldr	r1, [pc, #124]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 800360a:	4313      	orrs	r3, r2
 800360c:	610b      	str	r3, [r1, #16]
 800360e:	e011      	b.n	8003634 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003610:	4b1d      	ldr	r3, [pc, #116]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003618:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	6892      	ldr	r2, [r2, #8]
 8003620:	0211      	lsls	r1, r2, #8
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	6952      	ldr	r2, [r2, #20]
 8003626:	0852      	lsrs	r2, r2, #1
 8003628:	3a01      	subs	r2, #1
 800362a:	0652      	lsls	r2, r2, #25
 800362c:	430a      	orrs	r2, r1
 800362e:	4916      	ldr	r1, [pc, #88]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003630:	4313      	orrs	r3, r2
 8003632:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003634:	4b14      	ldr	r3, [pc, #80]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a13      	ldr	r2, [pc, #76]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 800363a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800363e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003640:	f7fd fa7e 	bl	8000b40 <HAL_GetTick>
 8003644:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003646:	e009      	b.n	800365c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003648:	f7fd fa7a 	bl	8000b40 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d902      	bls.n	800365c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	73fb      	strb	r3, [r7, #15]
          break;
 800365a:	e005      	b.n	8003668 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800365c:	4b0a      	ldr	r3, [pc, #40]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0ef      	beq.n	8003648 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003668:	7bfb      	ldrb	r3, [r7, #15]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d106      	bne.n	800367c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800366e:	4b06      	ldr	r3, [pc, #24]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003670:	691a      	ldr	r2, [r3, #16]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	699b      	ldr	r3, [r3, #24]
 8003676:	4904      	ldr	r1, [pc, #16]	; (8003688 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003678:	4313      	orrs	r3, r2
 800367a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800367c:	7bfb      	ldrb	r3, [r7, #15]
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	40021000 	.word	0x40021000

0800368c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003696:	2300      	movs	r3, #0
 8003698:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800369a:	4b6a      	ldr	r3, [pc, #424]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	f003 0303 	and.w	r3, r3, #3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d018      	beq.n	80036d8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80036a6:	4b67      	ldr	r3, [pc, #412]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	f003 0203 	and.w	r2, r3, #3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d10d      	bne.n	80036d2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
       ||
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d009      	beq.n	80036d2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80036be:	4b61      	ldr	r3, [pc, #388]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	091b      	lsrs	r3, r3, #4
 80036c4:	f003 0307 	and.w	r3, r3, #7
 80036c8:	1c5a      	adds	r2, r3, #1
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
       ||
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d047      	beq.n	8003762 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	73fb      	strb	r3, [r7, #15]
 80036d6:	e044      	b.n	8003762 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2b03      	cmp	r3, #3
 80036de:	d018      	beq.n	8003712 <RCCEx_PLLSAI2_Config+0x86>
 80036e0:	2b03      	cmp	r3, #3
 80036e2:	d825      	bhi.n	8003730 <RCCEx_PLLSAI2_Config+0xa4>
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d002      	beq.n	80036ee <RCCEx_PLLSAI2_Config+0x62>
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d009      	beq.n	8003700 <RCCEx_PLLSAI2_Config+0x74>
 80036ec:	e020      	b.n	8003730 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80036ee:	4b55      	ldr	r3, [pc, #340]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d11d      	bne.n	8003736 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036fe:	e01a      	b.n	8003736 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003700:	4b50      	ldr	r3, [pc, #320]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003708:	2b00      	cmp	r3, #0
 800370a:	d116      	bne.n	800373a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003710:	e013      	b.n	800373a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003712:	4b4c      	ldr	r3, [pc, #304]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10f      	bne.n	800373e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800371e:	4b49      	ldr	r3, [pc, #292]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d109      	bne.n	800373e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800372e:	e006      	b.n	800373e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	73fb      	strb	r3, [r7, #15]
      break;
 8003734:	e004      	b.n	8003740 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003736:	bf00      	nop
 8003738:	e002      	b.n	8003740 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800373a:	bf00      	nop
 800373c:	e000      	b.n	8003740 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800373e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003740:	7bfb      	ldrb	r3, [r7, #15]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10d      	bne.n	8003762 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003746:	4b3f      	ldr	r3, [pc, #252]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6819      	ldr	r1, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	3b01      	subs	r3, #1
 8003758:	011b      	lsls	r3, r3, #4
 800375a:	430b      	orrs	r3, r1
 800375c:	4939      	ldr	r1, [pc, #228]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 800375e:	4313      	orrs	r3, r2
 8003760:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003762:	7bfb      	ldrb	r3, [r7, #15]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d167      	bne.n	8003838 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003768:	4b36      	ldr	r3, [pc, #216]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a35      	ldr	r2, [pc, #212]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 800376e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003772:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003774:	f7fd f9e4 	bl	8000b40 <HAL_GetTick>
 8003778:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800377a:	e009      	b.n	8003790 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800377c:	f7fd f9e0 	bl	8000b40 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b02      	cmp	r3, #2
 8003788:	d902      	bls.n	8003790 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	73fb      	strb	r3, [r7, #15]
        break;
 800378e:	e005      	b.n	800379c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003790:	4b2c      	ldr	r3, [pc, #176]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d1ef      	bne.n	800377c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800379c:	7bfb      	ldrb	r3, [r7, #15]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d14a      	bne.n	8003838 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d111      	bne.n	80037cc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80037a8:	4b26      	ldr	r3, [pc, #152]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80037b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	6892      	ldr	r2, [r2, #8]
 80037b8:	0211      	lsls	r1, r2, #8
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	68d2      	ldr	r2, [r2, #12]
 80037be:	0912      	lsrs	r2, r2, #4
 80037c0:	0452      	lsls	r2, r2, #17
 80037c2:	430a      	orrs	r2, r1
 80037c4:	491f      	ldr	r1, [pc, #124]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	614b      	str	r3, [r1, #20]
 80037ca:	e011      	b.n	80037f0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80037cc:	4b1d      	ldr	r3, [pc, #116]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80037d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	6892      	ldr	r2, [r2, #8]
 80037dc:	0211      	lsls	r1, r2, #8
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	6912      	ldr	r2, [r2, #16]
 80037e2:	0852      	lsrs	r2, r2, #1
 80037e4:	3a01      	subs	r2, #1
 80037e6:	0652      	lsls	r2, r2, #25
 80037e8:	430a      	orrs	r2, r1
 80037ea:	4916      	ldr	r1, [pc, #88]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80037f0:	4b14      	ldr	r3, [pc, #80]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a13      	ldr	r2, [pc, #76]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037fc:	f7fd f9a0 	bl	8000b40 <HAL_GetTick>
 8003800:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003802:	e009      	b.n	8003818 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003804:	f7fd f99c 	bl	8000b40 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d902      	bls.n	8003818 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	73fb      	strb	r3, [r7, #15]
          break;
 8003816:	e005      	b.n	8003824 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003818:	4b0a      	ldr	r3, [pc, #40]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d0ef      	beq.n	8003804 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003824:	7bfb      	ldrb	r3, [r7, #15]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d106      	bne.n	8003838 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800382a:	4b06      	ldr	r3, [pc, #24]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 800382c:	695a      	ldr	r2, [r3, #20]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	4904      	ldr	r1, [pc, #16]	; (8003844 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003834:	4313      	orrs	r3, r2
 8003836:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003838:	7bfb      	ldrb	r3, [r7, #15]
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40021000 	.word	0x40021000

08003848 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8003848:	b480      	push	{r7}
 800384a:	b089      	sub	sp, #36	; 0x24
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8003852:	2300      	movs	r3, #0
 8003854:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8003856:	2300      	movs	r3, #0
 8003858:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800385a:	2300      	movs	r3, #0
 800385c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003864:	d10c      	bne.n	8003880 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003866:	4b6e      	ldr	r3, [pc, #440]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003868:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800386c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003870:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003878:	d112      	bne.n	80038a0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800387a:	4b6a      	ldr	r3, [pc, #424]	; (8003a24 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800387c:	61fb      	str	r3, [r7, #28]
 800387e:	e00f      	b.n	80038a0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003886:	d10b      	bne.n	80038a0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8003888:	4b65      	ldr	r3, [pc, #404]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800388a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800388e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8003892:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800389a:	d101      	bne.n	80038a0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800389c:	4b61      	ldr	r3, [pc, #388]	; (8003a24 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800389e:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f040 80b4 	bne.w	8003a10 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80038b2:	d003      	beq.n	80038bc <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038ba:	d135      	bne.n	8003928 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80038bc:	4b58      	ldr	r3, [pc, #352]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038c8:	f040 80a1 	bne.w	8003a0e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80038cc:	4b54      	ldr	r3, [pc, #336]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f000 809a 	beq.w	8003a0e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80038da:	4b51      	ldr	r3, [pc, #324]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	091b      	lsrs	r3, r3, #4
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	3301      	adds	r3, #1
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ec:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80038ee:	4b4c      	ldr	r3, [pc, #304]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	0a1b      	lsrs	r3, r3, #8
 80038f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038f8:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d10a      	bne.n	8003916 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003900:	4b47      	ldr	r3, [pc, #284]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 800390c:	2311      	movs	r3, #17
 800390e:	617b      	str	r3, [r7, #20]
 8003910:	e001      	b.n	8003916 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8003912:	2307      	movs	r3, #7
 8003914:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	fb02 f203 	mul.w	r2, r2, r3
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	fbb2 f3f3 	udiv	r3, r2, r3
 8003924:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003926:	e072      	b.n	8003a0e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d133      	bne.n	8003996 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800392e:	4b3c      	ldr	r3, [pc, #240]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003936:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800393a:	d169      	bne.n	8003a10 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800393c:	4b38      	ldr	r3, [pc, #224]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d063      	beq.n	8003a10 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003948:	4b35      	ldr	r3, [pc, #212]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	091b      	lsrs	r3, r3, #4
 800394e:	f003 0307 	and.w	r3, r3, #7
 8003952:	3301      	adds	r3, #1
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	fbb2 f3f3 	udiv	r3, r2, r3
 800395a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800395c:	4b30      	ldr	r3, [pc, #192]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800395e:	691b      	ldr	r3, [r3, #16]
 8003960:	0a1b      	lsrs	r3, r3, #8
 8003962:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003966:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d10a      	bne.n	8003984 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800396e:	4b2c      	ldr	r3, [pc, #176]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d002      	beq.n	8003980 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800397a:	2311      	movs	r3, #17
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	e001      	b.n	8003984 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8003980:	2307      	movs	r3, #7
 8003982:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	fb02 f203 	mul.w	r2, r2, r3
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003992:	61fb      	str	r3, [r7, #28]
 8003994:	e03c      	b.n	8003a10 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800399c:	d003      	beq.n	80039a6 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039a4:	d134      	bne.n	8003a10 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80039a6:	4b1e      	ldr	r3, [pc, #120]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039b2:	d12d      	bne.n	8003a10 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80039b4:	4b1a      	ldr	r3, [pc, #104]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80039b6:	695b      	ldr	r3, [r3, #20]
 80039b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d027      	beq.n	8003a10 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80039c0:	4b17      	ldr	r3, [pc, #92]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	091b      	lsrs	r3, r3, #4
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	3301      	adds	r3, #1
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80039d4:	4b12      	ldr	r3, [pc, #72]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	0a1b      	lsrs	r3, r3, #8
 80039da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039de:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10a      	bne.n	80039fc <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80039e6:	4b0e      	ldr	r3, [pc, #56]	; (8003a20 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d002      	beq.n	80039f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80039f2:	2311      	movs	r3, #17
 80039f4:	617b      	str	r3, [r7, #20]
 80039f6:	e001      	b.n	80039fc <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80039f8:	2307      	movs	r3, #7
 80039fa:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	fb02 f203 	mul.w	r2, r2, r3
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a0a:	61fb      	str	r3, [r7, #28]
 8003a0c:	e000      	b.n	8003a10 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003a0e:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8003a10:	69fb      	ldr	r3, [r7, #28]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3724      	adds	r7, #36	; 0x24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	40021000 	.word	0x40021000
 8003a24:	001fff68 	.word	0x001fff68

08003a28 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e022      	b.n	8003a80 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d105      	bne.n	8003a52 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f7fc fead 	bl	80007ac <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2203      	movs	r2, #3
 8003a56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 f814 	bl	8003a88 <HAL_SD_InitCard>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e00a      	b.n	8003a80 <HAL_SD_Init+0x58>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3708      	adds	r7, #8
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003a88:	b5b0      	push	{r4, r5, r7, lr}
 8003a8a:	b090      	sub	sp, #64	; 0x40
 8003a8c:	af04      	add	r7, sp, #16
 8003a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8003a90:	2300      	movs	r3, #0
 8003a92:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8003a94:	2300      	movs	r3, #0
 8003a96:	613b      	str	r3, [r7, #16]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	61fb      	str	r3, [r7, #28]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8003aa4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003aa8:	f7fe ff92 	bl	80029d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003aac:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (sdmmc_clk == 0U)
 8003aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d109      	bne.n	8003ac8 <HAL_SD_InitCard+0x40>
  {
      hsd->State = HAL_SD_STATE_READY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ac2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e08d      	b.n	8003be4 <HAL_SD_InitCard+0x15c>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
 8003ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aca:	09db      	lsrs	r3, r3, #7
 8003acc:	4a47      	ldr	r2, [pc, #284]	; (8003bec <HAL_SD_InitCard+0x164>)
 8003ace:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad2:	091b      	lsrs	r3, r3, #4
 8003ad4:	3b02      	subs	r3, #2
 8003ad6:	623b      	str	r3, [r7, #32]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681d      	ldr	r5, [r3, #0]
 8003adc:	466c      	mov	r4, sp
 8003ade:	f107 0318 	add.w	r3, r7, #24
 8003ae2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003ae6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003aea:	f107 030c 	add.w	r3, r7, #12
 8003aee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003af0:	4628      	mov	r0, r5
 8003af2:	f001 fb87 	bl	8005204 <SDMMC_Init>
 8003af6:	4603      	mov	r3, r0
 8003af8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(status != HAL_OK)
 8003afc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <HAL_SD_InitCard+0x80>
  {
    return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e06d      	b.n	8003be4 <HAL_SD_InitCard+0x15c>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685a      	ldr	r2, [r3, #4]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b16:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  status = SDMMC_PowerState_ON(hsd->Instance);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f001 fbbc 	bl	800529a <SDMMC_PowerState_ON>
 8003b22:	4603      	mov	r3, r0
 8003b24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(status != HAL_OK)
 8003b28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <HAL_SD_InitCard+0xac>
  {
    return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e057      	b.n	8003be4 <HAL_SD_InitCard+0x15c>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	685a      	ldr	r2, [r3, #4]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b42:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
 8003b44:	6a3b      	ldr	r3, [r7, #32]
 8003b46:	3302      	adds	r3, #2
 8003b48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 8003b50:	4a27      	ldr	r2, [pc, #156]	; (8003bf0 <HAL_SD_InitCard+0x168>)
 8003b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b58:	3301      	adds	r3, #1
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fc fffc 	bl	8000b58 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 ff21 	bl	80049a8 <SD_PowerON>
 8003b66:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00b      	beq.n	8003b86 <HAL_SD_InitCard+0xfe>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2201      	movs	r2, #1
 8003b72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7c:	431a      	orrs	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e02e      	b.n	8003be4 <HAL_SD_InitCard+0x15c>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 fe42 	bl	8004810 <SD_InitCard>
 8003b8c:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00b      	beq.n	8003bac <HAL_SD_InitCard+0x124>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba2:	431a      	orrs	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e01b      	b.n	8003be4 <HAL_SD_InitCard+0x15c>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f001 fc03 	bl	80053c0 <SDMMC_CmdBlockLength>
 8003bba:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00f      	beq.n	8003be2 <HAL_SD_InitCard+0x15a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a0b      	ldr	r2, [pc, #44]	; (8003bf4 <HAL_SD_InitCard+0x16c>)
 8003bc8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <HAL_SD_InitCard+0x15c>
  }

  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3730      	adds	r7, #48	; 0x30
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bdb0      	pop	{r4, r5, r7, pc}
 8003bec:	014f8b59 	.word	0x014f8b59
 8003bf0:	00012110 	.word	0x00012110
 8003bf4:	004005ff 	.word	0x004005ff

08003bf8 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b08c      	sub	sp, #48	; 0x30
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
 8003c04:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d107      	bne.n	8003c20 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c14:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e0a9      	b.n	8003d74 <HAL_SD_ReadBlocks_DMA+0x17c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	f040 80a2 	bne.w	8003d72 <HAL_SD_ReadBlocks_DMA+0x17a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003c34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	441a      	add	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d907      	bls.n	8003c52 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c46:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e090      	b.n	8003d74 <HAL_SD_ReadBlocks_DMA+0x17c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2203      	movs	r2, #3
 8003c56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	62da      	str	r2, [r3, #44]	; 0x2c

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	4a45      	ldr	r2, [pc, #276]	; (8003d7c <HAL_SD_ReadBlocks_DMA+0x184>)
 8003c68:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6e:	4a44      	ldr	r2, [pc, #272]	; (8003d80 <HAL_SD_ReadBlocks_DMA+0x188>)
 8003c70:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	2200      	movs	r2, #0
 8003c78:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	3380      	adds	r3, #128	; 0x80
 8003c84:	4619      	mov	r1, r3
 8003c86:	68ba      	ldr	r2, [r7, #8]
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	025b      	lsls	r3, r3, #9
 8003c8c:	089b      	lsrs	r3, r3, #2
 8003c8e:	f7fd f9b3 	bl	8000ff8 <HAL_DMA_Start_IT>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00f      	beq.n	8003cb8 <HAL_SD_ReadBlocks_DMA+0xc0>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a39      	ldr	r2, [pc, #228]	; (8003d84 <HAL_SD_ReadBlocks_DMA+0x18c>)
 8003c9e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e05d      	b.n	8003d74 <HAL_SD_ReadBlocks_DMA+0x17c>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f042 0208 	orr.w	r2, r2, #8
 8003cc6:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      hsd->pRxBuffPtr = pData;
      hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d002      	beq.n	8003cd6 <HAL_SD_ReadBlocks_DMA+0xde>
      {
        add *= 512U;
 8003cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd2:	025b      	lsls	r3, r3, #9
 8003cd4:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003cd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003cda:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	025b      	lsls	r3, r3, #9
 8003ce0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8003ce2:	2390      	movs	r3, #144	; 0x90
 8003ce4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8003cea:	2300      	movs	r3, #0
 8003cec:	623b      	str	r3, [r7, #32]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      config.DPSM          = SDMMC_DPSM_DISABLE;
#else
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	627b      	str	r3, [r7, #36]	; 0x24
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f107 0210 	add.w	r2, r7, #16
 8003cfa:	4611      	mov	r1, r2
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f001 fb33 	bl	8005368 <SDMMC_ConfigData>
      hsd->Instance->IDMABASE0 = (uint32_t) pData ;
      hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d90a      	bls.n	8003d1e <HAL_SD_ReadBlocks_DMA+0x126>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2282      	movs	r2, #130	; 0x82
 8003d0c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d14:	4618      	mov	r0, r3
 8003d16:	f001 fb97 	bl	8005448 <SDMMC_CmdReadMultiBlock>
 8003d1a:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003d1c:	e009      	b.n	8003d32 <HAL_SD_ReadBlocks_DMA+0x13a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2281      	movs	r2, #129	; 0x81
 8003d22:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f001 fb6a 	bl	8005404 <SDMMC_CmdReadSingleBlock>
 8003d30:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8003d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d012      	beq.n	8003d5e <HAL_SD_ReadBlocks_DMA+0x166>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a11      	ldr	r2, [pc, #68]	; (8003d84 <HAL_SD_ReadBlocks_DMA+0x18c>)
 8003d3e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d46:	431a      	orrs	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e00a      	b.n	8003d74 <HAL_SD_ReadBlocks_DMA+0x17c>
      }

      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8003d6c:	63da      	str	r2, [r3, #60]	; 0x3c

      return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	e000      	b.n	8003d74 <HAL_SD_ReadBlocks_DMA+0x17c>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 8003d72:	2302      	movs	r3, #2
  }
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3730      	adds	r7, #48	; 0x30
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	0800462b 	.word	0x0800462b
 8003d80:	0800469d 	.word	0x0800469d
 8003d84:	004005ff 	.word	0x004005ff

08003d88 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b08c      	sub	sp, #48	; 0x30
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
 8003d94:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d107      	bne.n	8003db0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003da4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e0ac      	b.n	8003f0a <HAL_SD_WriteBlocks_DMA+0x182>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	f040 80a5 	bne.w	8003f08 <HAL_SD_WriteBlocks_DMA+0x180>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003dc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	441a      	add	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d907      	bls.n	8003de2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e093      	b.n	8003f0a <HAL_SD_WriteBlocks_DMA+0x182>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2203      	movs	r2, #3
 8003de6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2200      	movs	r2, #0
 8003df0:	62da      	str	r2, [r3, #44]	; 0x2c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    hsd->pTxBuffPtr = pData;
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
#else
    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003df6:	4a47      	ldr	r2, [pc, #284]	; (8003f14 <HAL_SD_WriteBlocks_DMA+0x18c>)
 8003df8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dfe:	4a46      	ldr	r2, [pc, #280]	; (8003f18 <HAL_SD_WriteBlocks_DMA+0x190>)
 8003e00:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e06:	2200      	movs	r2, #0
 8003e08:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d002      	beq.n	8003e18 <HAL_SD_WriteBlocks_DMA+0x90>
    {
      add *= 512U;
 8003e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e14:	025b      	lsls	r3, r3, #9
 8003e16:	62bb      	str	r3, [r7, #40]	; 0x28
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d90a      	bls.n	8003e34 <HAL_SD_WriteBlocks_DMA+0xac>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	22a0      	movs	r2, #160	; 0xa0
 8003e22:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f001 fb50 	bl	80054d0 <SDMMC_CmdWriteMultiBlock>
 8003e30:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003e32:	e009      	b.n	8003e48 <HAL_SD_WriteBlocks_DMA+0xc0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2290      	movs	r2, #144	; 0x90
 8003e38:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e40:	4618      	mov	r0, r3
 8003e42:	f001 fb23 	bl	800548c <SDMMC_CmdWriteSingleBlock>
 8003e46:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d012      	beq.n	8003e74 <HAL_SD_WriteBlocks_DMA+0xec>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a32      	ldr	r2, [pc, #200]	; (8003f1c <HAL_SD_WriteBlocks_DMA+0x194>)
 8003e54:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e5c:	431a      	orrs	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2201      	movs	r2, #1
 8003e66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e04a      	b.n	8003f0a <HAL_SD_WriteBlocks_DMA+0x182>
    }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f042 0208 	orr.w	r2, r2, #8
 8003e82:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003e88:	68b9      	ldr	r1, [r7, #8]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3380      	adds	r3, #128	; 0x80
 8003e90:	461a      	mov	r2, r3
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	025b      	lsls	r3, r3, #9
 8003e96:	089b      	lsrs	r3, r3, #2
 8003e98:	f7fd f8ae 	bl	8000ff8 <HAL_DMA_Start_IT>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d012      	beq.n	8003ec8 <HAL_SD_WriteBlocks_DMA+0x140>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a1d      	ldr	r2, [pc, #116]	; (8003f1c <HAL_SD_WriteBlocks_DMA+0x194>)
 8003ea8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eae:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e020      	b.n	8003f0a <HAL_SD_WriteBlocks_DMA+0x182>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003ec8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ecc:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	025b      	lsls	r3, r3, #9
 8003ed2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8003ed4:	2390      	movs	r3, #144	; 0x90
 8003ed6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8003edc:	2300      	movs	r3, #0
 8003ede:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f107 0210 	add.w	r2, r7, #16
 8003eec:	4611      	mov	r1, r2
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f001 fa3a 	bl	8005368 <SDMMC_ConfigData>

      /* Enable SD Error interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f042 021a 	orr.w	r2, r2, #26
 8003f02:	63da      	str	r2, [r3, #60]	; 0x3c
#else
      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      return HAL_OK;
 8003f04:	2300      	movs	r3, #0
 8003f06:	e000      	b.n	8003f0a <HAL_SD_WriteBlocks_DMA+0x182>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 8003f08:	2302      	movs	r3, #2
  }
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3730      	adds	r7, #48	; 0x30
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	08004601 	.word	0x08004601
 8003f18:	0800469d 	.word	0x0800469d
 8003f1c:	004005ff 	.word	0x004005ff

08003f20 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d008      	beq.n	8003f4e <HAL_SD_IRQHandler+0x2e>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f003 0308 	and.w	r3, r3, #8
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d003      	beq.n	8003f4e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 fde4 	bl	8004b14 <SD_Read_IT>
 8003f4c:	e155      	b.n	80041fa <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f000 808f 	beq.w	800407c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f66:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	6812      	ldr	r2, [r2, #0]
 8003f72:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8003f76:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8003f7a:	63d3      	str	r3, [r2, #60]	; 0x3c

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
#else
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 0201 	bic.w	r2, r2, #1
 8003f8a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if((context & SD_CONTEXT_IT) != 0U)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f003 0308 	and.w	r3, r3, #8
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d039      	beq.n	800400a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d104      	bne.n	8003faa <HAL_SD_IRQHandler+0x8a>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f003 0320 	and.w	r3, r3, #32
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d011      	beq.n	8003fce <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f001 fab0 	bl	8005514 <SDMMC_CmdStopTransfer>
 8003fb4:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d008      	beq.n	8003fce <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f000 f91f 	bl	800420c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f240 523a 	movw	r2, #1338	; 0x53a
 8003fd6:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d104      	bne.n	8003ffa <HAL_SD_IRQHandler+0xda>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d003      	beq.n	8004002 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f001 fede 	bl	8005dbc <HAL_SD_RxCpltCallback>
 8004000:	e0fb      	b.n	80041fa <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f001 fed0 	bl	8005da8 <HAL_SD_TxCpltCallback>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    /* Nothing to do */
  }
}
 8004008:	e0f7      	b.n	80041fa <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004010:	2b00      	cmp	r3, #0
 8004012:	f000 80f2 	beq.w	80041fa <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f003 0320 	and.w	r3, r3, #32
 800401c:	2b00      	cmp	r3, #0
 800401e:	d011      	beq.n	8004044 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4618      	mov	r0, r3
 8004026:	f001 fa75 	bl	8005514 <SDMMC_CmdStopTransfer>
 800402a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d008      	beq.n	8004044 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	431a      	orrs	r2, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 f8e4 	bl	800420c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	f040 80d5 	bne.w	80041fa <HAL_SD_IRQHandler+0x2da>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	f040 80cf 	bne.w	80041fa <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f022 0208 	bic.w	r2, r2, #8
 800406a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f001 fe97 	bl	8005da8 <HAL_SD_TxCpltCallback>
}
 800407a:	e0be      	b.n	80041fa <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d008      	beq.n	800409c <HAL_SD_IRQHandler+0x17c>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f003 0308 	and.w	r3, r3, #8
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 fd8e 	bl	8004bb6 <SD_Write_IT>
 800409a:	e0ae      	b.n	80041fa <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040a2:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f000 80a7 	beq.w	80041fa <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d005      	beq.n	80040c6 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040be:	f043 0202 	orr.w	r2, r3, #2
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040cc:	f003 0308 	and.w	r3, r3, #8
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d005      	beq.n	80040e0 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d8:	f043 0208 	orr.w	r2, r3, #8
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040e6:	f003 0320 	and.w	r3, r3, #32
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d005      	beq.n	80040fa <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f2:	f043 0220 	orr.w	r2, r3, #32
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004100:	f003 0310 	and.w	r3, r3, #16
 8004104:	2b00      	cmp	r3, #0
 8004106:	d005      	beq.n	8004114 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800410c:	f043 0210 	orr.w	r2, r3, #16
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f240 523a 	movw	r2, #1338	; 0x53a
 800411c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800412c:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4618      	mov	r0, r3
 8004134:	f001 f9ee 	bl	8005514 <SDMMC_CmdStopTransfer>
 8004138:	4602      	mov	r2, r0
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f003 0308 	and.w	r3, r3, #8
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00a      	beq.n	8004164 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f000 f855 	bl	800420c <HAL_SD_ErrorCallback>
}
 8004162:	e04a      	b.n	80041fa <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800416a:	2b00      	cmp	r3, #0
 800416c:	d045      	beq.n	80041fa <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f003 0310 	and.w	r3, r3, #16
 8004174:	2b00      	cmp	r3, #0
 8004176:	d104      	bne.n	8004182 <HAL_SD_IRQHandler+0x262>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f003 0320 	and.w	r3, r3, #32
 800417e:	2b00      	cmp	r3, #0
 8004180:	d011      	beq.n	80041a6 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004186:	4a1f      	ldr	r2, [pc, #124]	; (8004204 <HAL_SD_IRQHandler+0x2e4>)
 8004188:	639a      	str	r2, [r3, #56]	; 0x38
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800418e:	4618      	mov	r0, r3
 8004190:	f7fc ffd0 	bl	8001134 <HAL_DMA_Abort_IT>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d02f      	beq.n	80041fa <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800419e:	4618      	mov	r0, r3
 80041a0:	f000 fac8 	bl	8004734 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80041a4:	e029      	b.n	80041fa <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d104      	bne.n	80041ba <HAL_SD_IRQHandler+0x29a>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d011      	beq.n	80041de <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	4a12      	ldr	r2, [pc, #72]	; (8004208 <HAL_SD_IRQHandler+0x2e8>)
 80041c0:	639a      	str	r2, [r3, #56]	; 0x38
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7fc ffb4 	bl	8001134 <HAL_DMA_Abort_IT>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d013      	beq.n	80041fa <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 fae3 	bl	80047a2 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80041dc:	e00d      	b.n	80041fa <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f001 fdce 	bl	8005d94 <HAL_SD_AbortCallback>
}
 80041f8:	e7ff      	b.n	80041fa <HAL_SD_IRQHandler+0x2da>
 80041fa:	bf00      	nop
 80041fc:	3710      	adds	r7, #16
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	08004735 	.word	0x08004735
 8004208:	080047a3 	.word	0x080047a3

0800420c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8004214:	bf00      	nop
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800422e:	0f9b      	lsrs	r3, r3, #30
 8004230:	b2da      	uxtb	r2, r3
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800423a:	0e9b      	lsrs	r3, r3, #26
 800423c:	b2db      	uxtb	r3, r3
 800423e:	f003 030f 	and.w	r3, r3, #15
 8004242:	b2da      	uxtb	r2, r3
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800424c:	0e1b      	lsrs	r3, r3, #24
 800424e:	b2db      	uxtb	r3, r3
 8004250:	f003 0303 	and.w	r3, r3, #3
 8004254:	b2da      	uxtb	r2, r3
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800425e:	0c1b      	lsrs	r3, r3, #16
 8004260:	b2da      	uxtb	r2, r3
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800426a:	0a1b      	lsrs	r3, r3, #8
 800426c:	b2da      	uxtb	r2, r3
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004276:	b2da      	uxtb	r2, r3
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004280:	0d1b      	lsrs	r3, r3, #20
 8004282:	b29a      	uxth	r2, r3
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800428c:	0c1b      	lsrs	r3, r3, #16
 800428e:	b2db      	uxtb	r3, r3
 8004290:	f003 030f 	and.w	r3, r3, #15
 8004294:	b2da      	uxtb	r2, r3
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800429e:	0bdb      	lsrs	r3, r3, #15
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	f003 0301 	and.w	r3, r3, #1
 80042a6:	b2da      	uxtb	r2, r3
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042b0:	0b9b      	lsrs	r3, r3, #14
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	b2da      	uxtb	r2, r3
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042c2:	0b5b      	lsrs	r3, r3, #13
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	b2da      	uxtb	r2, r3
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042d4:	0b1b      	lsrs	r3, r3, #12
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	b2da      	uxtb	r2, r3
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2200      	movs	r2, #0
 80042e6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d163      	bne.n	80043b8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042f4:	009a      	lsls	r2, r3, #2
 80042f6:	f640 73fc 	movw	r3, #4092	; 0xffc
 80042fa:	4013      	ands	r3, r2
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004300:	0f92      	lsrs	r2, r2, #30
 8004302:	431a      	orrs	r2, r3
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800430c:	0edb      	lsrs	r3, r3, #27
 800430e:	b2db      	uxtb	r3, r3
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	b2da      	uxtb	r2, r3
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800431e:	0e1b      	lsrs	r3, r3, #24
 8004320:	b2db      	uxtb	r3, r3
 8004322:	f003 0307 	and.w	r3, r3, #7
 8004326:	b2da      	uxtb	r2, r3
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004330:	0d5b      	lsrs	r3, r3, #21
 8004332:	b2db      	uxtb	r3, r3
 8004334:	f003 0307 	and.w	r3, r3, #7
 8004338:	b2da      	uxtb	r2, r3
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004342:	0c9b      	lsrs	r3, r3, #18
 8004344:	b2db      	uxtb	r3, r3
 8004346:	f003 0307 	and.w	r3, r3, #7
 800434a:	b2da      	uxtb	r2, r3
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004354:	0bdb      	lsrs	r3, r3, #15
 8004356:	b2db      	uxtb	r3, r3
 8004358:	f003 0307 	and.w	r3, r3, #7
 800435c:	b2da      	uxtb	r2, r3
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	1c5a      	adds	r2, r3, #1
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	7e1b      	ldrb	r3, [r3, #24]
 8004370:	b2db      	uxtb	r3, r3
 8004372:	f003 0307 	and.w	r3, r3, #7
 8004376:	3302      	adds	r3, #2
 8004378:	2201      	movs	r2, #1
 800437a:	fa02 f303 	lsl.w	r3, r2, r3
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004382:	fb02 f203 	mul.w	r2, r2, r3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	7a1b      	ldrb	r3, [r3, #8]
 800438e:	b2db      	uxtb	r3, r3
 8004390:	f003 030f 	and.w	r3, r3, #15
 8004394:	2201      	movs	r2, #1
 8004396:	409a      	lsls	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80043a4:	0a52      	lsrs	r2, r2, #9
 80043a6:	fb02 f203 	mul.w	r2, r2, r3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043b4:	661a      	str	r2, [r3, #96]	; 0x60
 80043b6:	e031      	b.n	800441c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d11d      	bne.n	80043fc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043c4:	041b      	lsls	r3, r3, #16
 80043c6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043ce:	0c1b      	lsrs	r3, r3, #16
 80043d0:	431a      	orrs	r2, r3
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	3301      	adds	r3, #1
 80043dc:	029a      	lsls	r2, r3, #10
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043f0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	661a      	str	r2, [r3, #96]	; 0x60
 80043fa:	e00f      	b.n	800441c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a58      	ldr	r2, [pc, #352]	; (8004564 <HAL_SD_GetCardCSD+0x344>)
 8004402:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004408:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e09d      	b.n	8004558 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004420:	0b9b      	lsrs	r3, r3, #14
 8004422:	b2db      	uxtb	r3, r3
 8004424:	f003 0301 	and.w	r3, r3, #1
 8004428:	b2da      	uxtb	r2, r3
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004432:	09db      	lsrs	r3, r3, #7
 8004434:	b2db      	uxtb	r3, r3
 8004436:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800443a:	b2da      	uxtb	r2, r3
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004444:	b2db      	uxtb	r3, r3
 8004446:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800444a:	b2da      	uxtb	r2, r3
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004454:	0fdb      	lsrs	r3, r3, #31
 8004456:	b2da      	uxtb	r2, r3
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004460:	0f5b      	lsrs	r3, r3, #29
 8004462:	b2db      	uxtb	r3, r3
 8004464:	f003 0303 	and.w	r3, r3, #3
 8004468:	b2da      	uxtb	r2, r3
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004472:	0e9b      	lsrs	r3, r3, #26
 8004474:	b2db      	uxtb	r3, r3
 8004476:	f003 0307 	and.w	r3, r3, #7
 800447a:	b2da      	uxtb	r2, r3
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004484:	0d9b      	lsrs	r3, r3, #22
 8004486:	b2db      	uxtb	r3, r3
 8004488:	f003 030f 	and.w	r3, r3, #15
 800448c:	b2da      	uxtb	r2, r3
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004496:	0d5b      	lsrs	r3, r3, #21
 8004498:	b2db      	uxtb	r3, r3
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	b2da      	uxtb	r2, r3
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b2:	0c1b      	lsrs	r3, r3, #16
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	b2da      	uxtb	r2, r3
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044c6:	0bdb      	lsrs	r3, r3, #15
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	f003 0301 	and.w	r3, r3, #1
 80044ce:	b2da      	uxtb	r2, r3
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044da:	0b9b      	lsrs	r3, r3, #14
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	b2da      	uxtb	r2, r3
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ee:	0b5b      	lsrs	r3, r3, #13
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004502:	0b1b      	lsrs	r3, r3, #12
 8004504:	b2db      	uxtb	r3, r3
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	b2da      	uxtb	r2, r3
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004516:	0a9b      	lsrs	r3, r3, #10
 8004518:	b2db      	uxtb	r3, r3
 800451a:	f003 0303 	and.w	r3, r3, #3
 800451e:	b2da      	uxtb	r2, r3
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800452a:	0a1b      	lsrs	r3, r3, #8
 800452c:	b2db      	uxtb	r3, r3
 800452e:	f003 0303 	and.w	r3, r3, #3
 8004532:	b2da      	uxtb	r2, r3
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800453e:	085b      	lsrs	r3, r3, #1
 8004540:	b2db      	uxtb	r3, r3
 8004542:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004546:	b2da      	uxtb	r2, r3
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr
 8004564:	004005ff 	.word	0x004005ff

08004568 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80045c8:	2300      	movs	r3, #0
 80045ca:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80045cc:	f107 030c 	add.w	r3, r7, #12
 80045d0:	4619      	mov	r1, r3
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f000 fa76 	bl	8004ac4 <SD_SendStatus>
 80045d8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d005      	beq.n	80045ec <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	431a      	orrs	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	0a5b      	lsrs	r3, r3, #9
 80045f0:	f003 030f 	and.w	r3, r3, #15
 80045f4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80045f6:	693b      	ldr	r3, [r7, #16]
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3718      	adds	r7, #24
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004600:	b480      	push	{r7}
 8004602:	b085      	sub	sp, #20
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800461c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800461e:	bf00      	nop
 8004620:	3714      	adds	r7, #20
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr

0800462a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800462a:	b580      	push	{r7, lr}
 800462c:	b084      	sub	sp, #16
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004636:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463c:	2b82      	cmp	r3, #130	; 0x82
 800463e:	d111      	bne.n	8004664 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4618      	mov	r0, r3
 8004646:	f000 ff65 	bl	8005514 <SDMMC_CmdStopTransfer>
 800464a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d008      	beq.n	8004664 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	431a      	orrs	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800465e:	68f8      	ldr	r0, [r7, #12]
 8004660:	f7ff fdd4 	bl	800420c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f022 0208 	bic.w	r2, r2, #8
 8004672:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f240 523a 	movw	r2, #1338	; 0x53a
 800467c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2200      	movs	r2, #0
 800468a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f001 fb95 	bl	8005dbc <HAL_SD_RxCpltCallback>
#endif
}
 8004692:	bf00      	nop
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
	...

0800469c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  RxErrorCode = hsd->hdmarx->ErrorCode;
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b0:	613b      	str	r3, [r7, #16]
  TxErrorCode = hsd->hdmatx->ErrorCode;
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b8:	60fb      	str	r3, [r7, #12]
  if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d002      	beq.n	80046c6 <SD_DMAError+0x2a>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d12d      	bne.n	8004722 <SD_DMAError+0x86>
  {
    /* Clear All flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a19      	ldr	r2, [pc, #100]	; (8004730 <SD_DMAError+0x94>)
 80046cc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable All interrupts */
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80046dc:	63da      	str	r2, [r3, #60]	; 0x3c
      SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

    hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	639a      	str	r2, [r3, #56]	; 0x38
    CardState = HAL_SD_GetCardState(hsd);
 80046ea:	6978      	ldr	r0, [r7, #20]
 80046ec:	f7ff ff68 	bl	80045c0 <HAL_SD_GetCardState>
 80046f0:	60b8      	str	r0, [r7, #8]
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	2b06      	cmp	r3, #6
 80046f6:	d002      	beq.n	80046fe <SD_DMAError+0x62>
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2b05      	cmp	r3, #5
 80046fc:	d10a      	bne.n	8004714 <SD_DMAError+0x78>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4618      	mov	r0, r3
 8004704:	f000 ff06 	bl	8005514 <SDMMC_CmdStopTransfer>
 8004708:	4602      	mov	r2, r0
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470e:	431a      	orrs	r2, r3
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	639a      	str	r2, [r3, #56]	; 0x38
    }

    hsd->State= HAL_SD_STATE_READY;
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->Context = SD_CONTEXT_NONE;
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	2200      	movs	r2, #0
 8004720:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->ErrorCallback(hsd);
#else
  HAL_SD_ErrorCallback(hsd);
 8004722:	6978      	ldr	r0, [r7, #20]
 8004724:	f7ff fd72 	bl	800420c <HAL_SD_ErrorCallback>
#endif
}
 8004728:	bf00      	nop
 800472a:	3718      	adds	r7, #24
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	004005ff 	.word	0x004005ff

08004734 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004740:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f240 523a 	movw	r2, #1338	; 0x53a
 800474a:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f7ff ff37 	bl	80045c0 <HAL_SD_GetCardState>
 8004752:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	2b06      	cmp	r3, #6
 8004766:	d002      	beq.n	800476e <SD_DMATxAbort+0x3a>
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	2b05      	cmp	r3, #5
 800476c:	d10a      	bne.n	8004784 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f000 fece 	bl	8005514 <SDMMC_CmdStopTransfer>
 8004778:	4602      	mov	r2, r0
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477e:	431a      	orrs	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004788:	2b00      	cmp	r3, #0
 800478a:	d103      	bne.n	8004794 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800478c:	68f8      	ldr	r0, [r7, #12]
 800478e:	f001 fb01 	bl	8005d94 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004792:	e002      	b.n	800479a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004794:	68f8      	ldr	r0, [r7, #12]
 8004796:	f7ff fd39 	bl	800420c <HAL_SD_ErrorCallback>
}
 800479a:	bf00      	nop
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b084      	sub	sp, #16
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ae:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f240 523a 	movw	r2, #1338	; 0x53a
 80047b8:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80047ba:	68f8      	ldr	r0, [r7, #12]
 80047bc:	f7ff ff00 	bl	80045c0 <HAL_SD_GetCardState>
 80047c0:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2201      	movs	r2, #1
 80047c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	2b06      	cmp	r3, #6
 80047d4:	d002      	beq.n	80047dc <SD_DMARxAbort+0x3a>
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	2b05      	cmp	r3, #5
 80047da:	d10a      	bne.n	80047f2 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f000 fe97 	bl	8005514 <SDMMC_CmdStopTransfer>
 80047e6:	4602      	mov	r2, r0
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ec:	431a      	orrs	r2, r3
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d103      	bne.n	8004802 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80047fa:	68f8      	ldr	r0, [r7, #12]
 80047fc:	f001 faca 	bl	8005d94 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004800:	e002      	b.n	8004808 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f7ff fd02 	bl	800420c <HAL_SD_ErrorCallback>
}
 8004808:	bf00      	nop
 800480a:	3710      	adds	r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004810:	b5b0      	push	{r4, r5, r7, lr}
 8004812:	b094      	sub	sp, #80	; 0x50
 8004814:	af04      	add	r7, sp, #16
 8004816:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004818:	2301      	movs	r3, #1
 800481a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4618      	mov	r0, r3
 8004822:	f000 fd49 	bl	80052b8 <SDMMC_GetPowerState>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d102      	bne.n	8004832 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800482c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004830:	e0b6      	b.n	80049a0 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004836:	2b03      	cmp	r3, #3
 8004838:	d02f      	beq.n	800489a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4618      	mov	r0, r3
 8004840:	f000 ff2f 	bl	80056a2 <SDMMC_CmdSendCID>
 8004844:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004846:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004848:	2b00      	cmp	r3, #0
 800484a:	d001      	beq.n	8004850 <SD_InitCard+0x40>
    {
      return errorstate;
 800484c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800484e:	e0a7      	b.n	80049a0 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2100      	movs	r1, #0
 8004856:	4618      	mov	r0, r3
 8004858:	f000 fd73 	bl	8005342 <SDMMC_GetResponse>
 800485c:	4602      	mov	r2, r0
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2104      	movs	r1, #4
 8004868:	4618      	mov	r0, r3
 800486a:	f000 fd6a 	bl	8005342 <SDMMC_GetResponse>
 800486e:	4602      	mov	r2, r0
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2108      	movs	r1, #8
 800487a:	4618      	mov	r0, r3
 800487c:	f000 fd61 	bl	8005342 <SDMMC_GetResponse>
 8004880:	4602      	mov	r2, r0
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	210c      	movs	r1, #12
 800488c:	4618      	mov	r0, r3
 800488e:	f000 fd58 	bl	8005342 <SDMMC_GetResponse>
 8004892:	4602      	mov	r2, r0
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800489e:	2b03      	cmp	r3, #3
 80048a0:	d00d      	beq.n	80048be <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f107 020e 	add.w	r2, r7, #14
 80048aa:	4611      	mov	r1, r2
 80048ac:	4618      	mov	r0, r3
 80048ae:	f000 ff35 	bl	800571c <SDMMC_CmdSetRelAdd>
 80048b2:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80048b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d001      	beq.n	80048be <SD_InitCard+0xae>
    {
      return errorstate;
 80048ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048bc:	e070      	b.n	80049a0 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c2:	2b03      	cmp	r3, #3
 80048c4:	d036      	beq.n	8004934 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80048c6:	89fb      	ldrh	r3, [r7, #14]
 80048c8:	461a      	mov	r2, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048d6:	041b      	lsls	r3, r3, #16
 80048d8:	4619      	mov	r1, r3
 80048da:	4610      	mov	r0, r2
 80048dc:	f000 feff 	bl	80056de <SDMMC_CmdSendCSD>
 80048e0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80048e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d001      	beq.n	80048ec <SD_InitCard+0xdc>
    {
      return errorstate;
 80048e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048ea:	e059      	b.n	80049a0 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2100      	movs	r1, #0
 80048f2:	4618      	mov	r0, r3
 80048f4:	f000 fd25 	bl	8005342 <SDMMC_GetResponse>
 80048f8:	4602      	mov	r2, r0
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2104      	movs	r1, #4
 8004904:	4618      	mov	r0, r3
 8004906:	f000 fd1c 	bl	8005342 <SDMMC_GetResponse>
 800490a:	4602      	mov	r2, r0
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2108      	movs	r1, #8
 8004916:	4618      	mov	r0, r3
 8004918:	f000 fd13 	bl	8005342 <SDMMC_GetResponse>
 800491c:	4602      	mov	r2, r0
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	210c      	movs	r1, #12
 8004928:	4618      	mov	r0, r3
 800492a:	f000 fd0a 	bl	8005342 <SDMMC_GetResponse>
 800492e:	4602      	mov	r2, r0
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2104      	movs	r1, #4
 800493a:	4618      	mov	r0, r3
 800493c:	f000 fd01 	bl	8005342 <SDMMC_GetResponse>
 8004940:	4603      	mov	r3, r0
 8004942:	0d1a      	lsrs	r2, r3, #20
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004948:	f107 0310 	add.w	r3, r7, #16
 800494c:	4619      	mov	r1, r3
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f7ff fc66 	bl	8004220 <HAL_SD_GetCardCSD>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d002      	beq.n	8004960 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800495a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800495e:	e01f      	b.n	80049a0 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6819      	ldr	r1, [r3, #0]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004968:	041b      	lsls	r3, r3, #16
 800496a:	461a      	mov	r2, r3
 800496c:	f04f 0300 	mov.w	r3, #0
 8004970:	4608      	mov	r0, r1
 8004972:	f000 fdf1 	bl	8005558 <SDMMC_CmdSelDesel>
 8004976:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <SD_InitCard+0x172>
  {
    return errorstate;
 800497e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004980:	e00e      	b.n	80049a0 <SD_InitCard+0x190>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681d      	ldr	r5, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	466c      	mov	r4, sp
 800498a:	f103 0210 	add.w	r2, r3, #16
 800498e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004990:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004994:	3304      	adds	r3, #4
 8004996:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004998:	4628      	mov	r0, r5
 800499a:	f000 fc33 	bl	8005204 <SDMMC_Init>
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3740      	adds	r7, #64	; 0x40
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bdb0      	pop	{r4, r5, r7, pc}

080049a8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80049b0:	2300      	movs	r3, #0
 80049b2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80049b4:	2300      	movs	r3, #0
 80049b6:	617b      	str	r3, [r7, #20]
 80049b8:	2300      	movs	r3, #0
 80049ba:	613b      	str	r3, [r7, #16]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4618      	mov	r0, r3
 80049c2:	f000 fdec 	bl	800559e <SDMMC_CmdGoIdleState>
 80049c6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <SD_PowerON+0x2a>
  {
    return errorstate;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	e072      	b.n	8004ab8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f000 fdff 	bl	80055da <SDMMC_CmdOperCond>
 80049dc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00d      	beq.n	8004a00 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4618      	mov	r0, r3
 80049f0:	f000 fdd5 	bl	800559e <SDMMC_CmdGoIdleState>
 80049f4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d004      	beq.n	8004a06 <SD_PowerON+0x5e>
    {
      return errorstate;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	e05b      	b.n	8004ab8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d137      	bne.n	8004a7e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2100      	movs	r1, #0
 8004a14:	4618      	mov	r0, r3
 8004a16:	f000 fdff 	bl	8005618 <SDMMC_CmdAppCommand>
 8004a1a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d02d      	beq.n	8004a7e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004a22:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004a26:	e047      	b.n	8004ab8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f000 fdf2 	bl	8005618 <SDMMC_CmdAppCommand>
 8004a34:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <SD_PowerON+0x98>
    {
      return errorstate;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	e03b      	b.n	8004ab8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	491e      	ldr	r1, [pc, #120]	; (8004ac0 <SD_PowerON+0x118>)
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 fe08 	bl	800565c <SDMMC_CmdAppOperCommand>
 8004a4c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d002      	beq.n	8004a5a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004a54:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004a58:	e02e      	b.n	8004ab8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2100      	movs	r1, #0
 8004a60:	4618      	mov	r0, r3
 8004a62:	f000 fc6e 	bl	8005342 <SDMMC_GetResponse>
 8004a66:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	0fdb      	lsrs	r3, r3, #31
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d101      	bne.n	8004a74 <SD_PowerON+0xcc>
 8004a70:	2301      	movs	r3, #1
 8004a72:	e000      	b.n	8004a76 <SD_PowerON+0xce>
 8004a74:	2300      	movs	r3, #0
 8004a76:	613b      	str	r3, [r7, #16]

    count++;
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d802      	bhi.n	8004a8e <SD_PowerON+0xe6>
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d0cc      	beq.n	8004a28 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d902      	bls.n	8004a9e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004a98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a9c:	e00c      	b.n	8004ab8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d003      	beq.n	8004ab0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	645a      	str	r2, [r3, #68]	; 0x44
 8004aae:	e002      	b.n	8004ab6 <SD_PowerON+0x10e>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004ab6:	2300      	movs	r3, #0
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3718      	adds	r7, #24
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	c1100000 	.word	0xc1100000

08004ac4 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d102      	bne.n	8004ada <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004ad4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004ad8:	e018      	b.n	8004b0c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ae2:	041b      	lsls	r3, r3, #16
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	4610      	mov	r0, r2
 8004ae8:	f000 fe39 	bl	800575e <SDMMC_CmdSendStatus>
 8004aec:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d001      	beq.n	8004af8 <SD_SendStatus+0x34>
  {
    return errorstate;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	e009      	b.n	8004b0c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2100      	movs	r1, #0
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 fc1f 	bl	8005342 <SDMMC_GetResponse>
 8004b04:	4602      	mov	r2, r0
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b086      	sub	sp, #24
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b20:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b26:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d03f      	beq.n	8004bae <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004b2e:	2300      	movs	r3, #0
 8004b30:	617b      	str	r3, [r7, #20]
 8004b32:	e033      	b.n	8004b9c <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f000 fb90 	bl	800525e <SDMMC_ReadFIFO>
 8004b3e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	b2da      	uxtb	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	3b01      	subs	r3, #1
 8004b52:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	0a1b      	lsrs	r3, r3, #8
 8004b58:	b2da      	uxtb	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	3301      	adds	r3, #1
 8004b62:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	3b01      	subs	r3, #1
 8004b68:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	0c1b      	lsrs	r3, r3, #16
 8004b6e:	b2da      	uxtb	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	3301      	adds	r3, #1
 8004b78:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	0e1b      	lsrs	r3, r3, #24
 8004b84:	b2da      	uxtb	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	3b01      	subs	r3, #1
 8004b94:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	3301      	adds	r3, #1
 8004b9a:	617b      	str	r3, [r7, #20]
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	2b07      	cmp	r3, #7
 8004ba0:	d9c8      	bls.n	8004b34 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	693a      	ldr	r2, [r7, #16]
 8004bac:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8004bae:	bf00      	nop
 8004bb0:	3718      	adds	r7, #24
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b086      	sub	sp, #24
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d043      	beq.n	8004c58 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	617b      	str	r3, [r7, #20]
 8004bd4:	e037      	b.n	8004c46 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	3301      	adds	r3, #1
 8004be0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	3b01      	subs	r3, #1
 8004be6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	021a      	lsls	r2, r3, #8
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	041a      	lsls	r2, r3, #16
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	3301      	adds	r3, #1
 8004c10:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	3b01      	subs	r3, #1
 8004c16:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	061a      	lsls	r2, r3, #24
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	3301      	adds	r3, #1
 8004c28:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f107 0208 	add.w	r2, r7, #8
 8004c38:	4611      	mov	r1, r2
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f000 fb1c 	bl	8005278 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	3301      	adds	r3, #1
 8004c44:	617b      	str	r3, [r7, #20]
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	2b07      	cmp	r3, #7
 8004c4a:	d9c4      	bls.n	8004bd6 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8004c58:	bf00      	nop
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e049      	b.n	8004d06 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d106      	bne.n	8004c8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 f841 	bl	8004d0e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	4610      	mov	r0, r2
 8004ca0:	f000 f9f8 	bl	8005094 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3708      	adds	r7, #8
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004d0e:	b480      	push	{r7}
 8004d10:	b083      	sub	sp, #12
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004d16:	bf00      	nop
 8004d18:	370c      	adds	r7, #12
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
	...

08004d24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d001      	beq.n	8004d3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e04f      	b.n	8004ddc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2202      	movs	r2, #2
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68da      	ldr	r2, [r3, #12]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f042 0201 	orr.w	r2, r2, #1
 8004d52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a23      	ldr	r2, [pc, #140]	; (8004de8 <HAL_TIM_Base_Start_IT+0xc4>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d01d      	beq.n	8004d9a <HAL_TIM_Base_Start_IT+0x76>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d66:	d018      	beq.n	8004d9a <HAL_TIM_Base_Start_IT+0x76>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a1f      	ldr	r2, [pc, #124]	; (8004dec <HAL_TIM_Base_Start_IT+0xc8>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d013      	beq.n	8004d9a <HAL_TIM_Base_Start_IT+0x76>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a1e      	ldr	r2, [pc, #120]	; (8004df0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d00e      	beq.n	8004d9a <HAL_TIM_Base_Start_IT+0x76>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a1c      	ldr	r2, [pc, #112]	; (8004df4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d009      	beq.n	8004d9a <HAL_TIM_Base_Start_IT+0x76>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a1b      	ldr	r2, [pc, #108]	; (8004df8 <HAL_TIM_Base_Start_IT+0xd4>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d004      	beq.n	8004d9a <HAL_TIM_Base_Start_IT+0x76>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a19      	ldr	r2, [pc, #100]	; (8004dfc <HAL_TIM_Base_Start_IT+0xd8>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d115      	bne.n	8004dc6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	4b17      	ldr	r3, [pc, #92]	; (8004e00 <HAL_TIM_Base_Start_IT+0xdc>)
 8004da2:	4013      	ands	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2b06      	cmp	r3, #6
 8004daa:	d015      	beq.n	8004dd8 <HAL_TIM_Base_Start_IT+0xb4>
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004db2:	d011      	beq.n	8004dd8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f042 0201 	orr.w	r2, r2, #1
 8004dc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc4:	e008      	b.n	8004dd8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f042 0201 	orr.w	r2, r2, #1
 8004dd4:	601a      	str	r2, [r3, #0]
 8004dd6:	e000      	b.n	8004dda <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dd8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004dda:	2300      	movs	r3, #0
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3714      	adds	r7, #20
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr
 8004de8:	40012c00 	.word	0x40012c00
 8004dec:	40000400 	.word	0x40000400
 8004df0:	40000800 	.word	0x40000800
 8004df4:	40000c00 	.word	0x40000c00
 8004df8:	40013400 	.word	0x40013400
 8004dfc:	40014000 	.word	0x40014000
 8004e00:	00010007 	.word	0x00010007

08004e04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	f003 0302 	and.w	r3, r3, #2
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d122      	bne.n	8004e60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d11b      	bne.n	8004e60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f06f 0202 	mvn.w	r2, #2
 8004e30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	f003 0303 	and.w	r3, r3, #3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d003      	beq.n	8004e4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f000 f905 	bl	8005056 <HAL_TIM_IC_CaptureCallback>
 8004e4c:	e005      	b.n	8004e5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 f8f7 	bl	8005042 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f000 f908 	bl	800506a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	f003 0304 	and.w	r3, r3, #4
 8004e6a:	2b04      	cmp	r3, #4
 8004e6c:	d122      	bne.n	8004eb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	f003 0304 	and.w	r3, r3, #4
 8004e78:	2b04      	cmp	r3, #4
 8004e7a:	d11b      	bne.n	8004eb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f06f 0204 	mvn.w	r2, #4
 8004e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2202      	movs	r2, #2
 8004e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	699b      	ldr	r3, [r3, #24]
 8004e92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 f8db 	bl	8005056 <HAL_TIM_IC_CaptureCallback>
 8004ea0:	e005      	b.n	8004eae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 f8cd 	bl	8005042 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f000 f8de 	bl	800506a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	f003 0308 	and.w	r3, r3, #8
 8004ebe:	2b08      	cmp	r3, #8
 8004ec0:	d122      	bne.n	8004f08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	f003 0308 	and.w	r3, r3, #8
 8004ecc:	2b08      	cmp	r3, #8
 8004ece:	d11b      	bne.n	8004f08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f06f 0208 	mvn.w	r2, #8
 8004ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2204      	movs	r2, #4
 8004ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	69db      	ldr	r3, [r3, #28]
 8004ee6:	f003 0303 	and.w	r3, r3, #3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f8b1 	bl	8005056 <HAL_TIM_IC_CaptureCallback>
 8004ef4:	e005      	b.n	8004f02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f8a3 	bl	8005042 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 f8b4 	bl	800506a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	f003 0310 	and.w	r3, r3, #16
 8004f12:	2b10      	cmp	r3, #16
 8004f14:	d122      	bne.n	8004f5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	f003 0310 	and.w	r3, r3, #16
 8004f20:	2b10      	cmp	r3, #16
 8004f22:	d11b      	bne.n	8004f5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f06f 0210 	mvn.w	r2, #16
 8004f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2208      	movs	r2, #8
 8004f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	69db      	ldr	r3, [r3, #28]
 8004f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d003      	beq.n	8004f4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 f887 	bl	8005056 <HAL_TIM_IC_CaptureCallback>
 8004f48:	e005      	b.n	8004f56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 f879 	bl	8005042 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 f88a 	bl	800506a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d10e      	bne.n	8004f88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d107      	bne.n	8004f88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f06f 0201 	mvn.w	r2, #1
 8004f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7fb faba 	bl	80004fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f92:	2b80      	cmp	r3, #128	; 0x80
 8004f94:	d10e      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fa0:	2b80      	cmp	r3, #128	; 0x80
 8004fa2:	d107      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 f914 	bl	80051dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fc2:	d10e      	bne.n	8004fe2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fce:	2b80      	cmp	r3, #128	; 0x80
 8004fd0:	d107      	bne.n	8004fe2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004fda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f000 f907 	bl	80051f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fec:	2b40      	cmp	r3, #64	; 0x40
 8004fee:	d10e      	bne.n	800500e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ffa:	2b40      	cmp	r3, #64	; 0x40
 8004ffc:	d107      	bne.n	800500e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f000 f838 	bl	800507e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	f003 0320 	and.w	r3, r3, #32
 8005018:	2b20      	cmp	r3, #32
 800501a:	d10e      	bne.n	800503a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	f003 0320 	and.w	r3, r3, #32
 8005026:	2b20      	cmp	r3, #32
 8005028:	d107      	bne.n	800503a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f06f 0220 	mvn.w	r2, #32
 8005032:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 f8c7 	bl	80051c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800503a:	bf00      	nop
 800503c:	3708      	adds	r7, #8
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005042:	b480      	push	{r7}
 8005044:	b083      	sub	sp, #12
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800504a:	bf00      	nop
 800504c:	370c      	adds	r7, #12
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr

08005056 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005056:	b480      	push	{r7}
 8005058:	b083      	sub	sp, #12
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr

0800506a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800506a:	b480      	push	{r7}
 800506c:	b083      	sub	sp, #12
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005072:	bf00      	nop
 8005074:	370c      	adds	r7, #12
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr

0800507e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800507e:	b480      	push	{r7}
 8005080:	b083      	sub	sp, #12
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005086:	bf00      	nop
 8005088:	370c      	adds	r7, #12
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
	...

08005094 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005094:	b480      	push	{r7}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a40      	ldr	r2, [pc, #256]	; (80051a8 <TIM_Base_SetConfig+0x114>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d013      	beq.n	80050d4 <TIM_Base_SetConfig+0x40>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b2:	d00f      	beq.n	80050d4 <TIM_Base_SetConfig+0x40>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a3d      	ldr	r2, [pc, #244]	; (80051ac <TIM_Base_SetConfig+0x118>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d00b      	beq.n	80050d4 <TIM_Base_SetConfig+0x40>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a3c      	ldr	r2, [pc, #240]	; (80051b0 <TIM_Base_SetConfig+0x11c>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d007      	beq.n	80050d4 <TIM_Base_SetConfig+0x40>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a3b      	ldr	r2, [pc, #236]	; (80051b4 <TIM_Base_SetConfig+0x120>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d003      	beq.n	80050d4 <TIM_Base_SetConfig+0x40>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a3a      	ldr	r2, [pc, #232]	; (80051b8 <TIM_Base_SetConfig+0x124>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d108      	bne.n	80050e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a2f      	ldr	r2, [pc, #188]	; (80051a8 <TIM_Base_SetConfig+0x114>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d01f      	beq.n	800512e <TIM_Base_SetConfig+0x9a>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050f4:	d01b      	beq.n	800512e <TIM_Base_SetConfig+0x9a>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a2c      	ldr	r2, [pc, #176]	; (80051ac <TIM_Base_SetConfig+0x118>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d017      	beq.n	800512e <TIM_Base_SetConfig+0x9a>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a2b      	ldr	r2, [pc, #172]	; (80051b0 <TIM_Base_SetConfig+0x11c>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d013      	beq.n	800512e <TIM_Base_SetConfig+0x9a>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a2a      	ldr	r2, [pc, #168]	; (80051b4 <TIM_Base_SetConfig+0x120>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d00f      	beq.n	800512e <TIM_Base_SetConfig+0x9a>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a29      	ldr	r2, [pc, #164]	; (80051b8 <TIM_Base_SetConfig+0x124>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d00b      	beq.n	800512e <TIM_Base_SetConfig+0x9a>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a28      	ldr	r2, [pc, #160]	; (80051bc <TIM_Base_SetConfig+0x128>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d007      	beq.n	800512e <TIM_Base_SetConfig+0x9a>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a27      	ldr	r2, [pc, #156]	; (80051c0 <TIM_Base_SetConfig+0x12c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d003      	beq.n	800512e <TIM_Base_SetConfig+0x9a>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a26      	ldr	r2, [pc, #152]	; (80051c4 <TIM_Base_SetConfig+0x130>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d108      	bne.n	8005140 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005134:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	4313      	orrs	r3, r2
 800513e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	4313      	orrs	r3, r2
 800514c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	689a      	ldr	r2, [r3, #8]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a10      	ldr	r2, [pc, #64]	; (80051a8 <TIM_Base_SetConfig+0x114>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d00f      	beq.n	800518c <TIM_Base_SetConfig+0xf8>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a12      	ldr	r2, [pc, #72]	; (80051b8 <TIM_Base_SetConfig+0x124>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d00b      	beq.n	800518c <TIM_Base_SetConfig+0xf8>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a11      	ldr	r2, [pc, #68]	; (80051bc <TIM_Base_SetConfig+0x128>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d007      	beq.n	800518c <TIM_Base_SetConfig+0xf8>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a10      	ldr	r2, [pc, #64]	; (80051c0 <TIM_Base_SetConfig+0x12c>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d003      	beq.n	800518c <TIM_Base_SetConfig+0xf8>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a0f      	ldr	r2, [pc, #60]	; (80051c4 <TIM_Base_SetConfig+0x130>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d103      	bne.n	8005194 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	691a      	ldr	r2, [r3, #16]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	615a      	str	r2, [r3, #20]
}
 800519a:	bf00      	nop
 800519c:	3714      	adds	r7, #20
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop
 80051a8:	40012c00 	.word	0x40012c00
 80051ac:	40000400 	.word	0x40000400
 80051b0:	40000800 	.word	0x40000800
 80051b4:	40000c00 	.word	0x40000c00
 80051b8:	40013400 	.word	0x40013400
 80051bc:	40014000 	.word	0x40014000
 80051c0:	40014400 	.word	0x40014400
 80051c4:	40014800 	.word	0x40014800

080051c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8005204:	b084      	sub	sp, #16
 8005206:	b480      	push	{r7}
 8005208:	b085      	sub	sp, #20
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
 800520e:	f107 001c 	add.w	r0, r7, #28
 8005212:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8005216:	2300      	movs	r3, #0
 8005218:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
 800521a:	6a3b      	ldr	r3, [r7, #32]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	4313      	orrs	r3, r2
 8005220:	60fb      	str	r3, [r7, #12]
#endif
  tmpreg |= (Init.ClockEdge           |\
 8005222:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 8005224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  tmpreg |= (Init.ClockEdge           |\
 8005226:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8005228:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800522a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800522c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800522e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8005230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8005232:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	4313      	orrs	r3, r2
 8005238:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8005242:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	431a      	orrs	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3714      	adds	r7, #20
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	b004      	add	sp, #16
 800525c:	4770      	bx	lr

0800525e <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800526c:	4618      	mov	r0, r3
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr

0800529a <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b082      	sub	sp, #8
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
#else
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2203      	movs	r2, #3
 80052a6:	601a      	str	r2, [r3, #0]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80052a8:	2002      	movs	r0, #2
 80052aa:	f7fb fc55 	bl	8000b58 <HAL_Delay>

  return HAL_OK;
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3708      	adds	r7, #8
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0303 	and.w	r3, r3, #3
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80052de:	2300      	movs	r3, #0
 80052e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80052f2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80052f8:	431a      	orrs	r2, r3
                       Command->CPSM);
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80052fe:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800530e:	f023 030f 	bic.w	r3, r3, #15
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	431a      	orrs	r2, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	4618      	mov	r0, r3
 800531e:	3714      	adds	r7, #20
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	b2db      	uxtb	r3, r3
}
 8005336:	4618      	mov	r0, r3
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8005342:	b480      	push	{r7}
 8005344:	b085      	sub	sp, #20
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
 800534a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	3314      	adds	r3, #20
 8005350:	461a      	mov	r2, r3
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	4413      	add	r3, r2
 8005356:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
}
 800535c:	4618      	mov	r0, r3
 800535e:	3714      	adds	r7, #20
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005372:	2300      	movs	r3, #0
 8005374:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	685a      	ldr	r2, [r3, #4]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800538e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8005394:	431a      	orrs	r2, r3
                       Data->DPSM);
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800539a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800539c:	68fa      	ldr	r2, [r7, #12]
 800539e:	4313      	orrs	r3, r2
 80053a0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a6:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	431a      	orrs	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80053b2:	2300      	movs	r3, #0

}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3714      	adds	r7, #20
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b088      	sub	sp, #32
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80053ce:	2310      	movs	r3, #16
 80053d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80053d2:	2340      	movs	r3, #64	; 0x40
 80053d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80053d6:	2300      	movs	r3, #0
 80053d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80053da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053de:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80053e0:	f107 0308 	add.w	r3, r7, #8
 80053e4:	4619      	mov	r1, r3
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f7ff ff74 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80053ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80053f0:	2110      	movs	r1, #16
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 f9d6 	bl	80057a4 <SDMMC_GetCmdResp1>
 80053f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80053fa:	69fb      	ldr	r3, [r7, #28]
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3720      	adds	r7, #32
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b088      	sub	sp, #32
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8005412:	2311      	movs	r3, #17
 8005414:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005416:	2340      	movs	r3, #64	; 0x40
 8005418:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800541a:	2300      	movs	r3, #0
 800541c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800541e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005422:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005424:	f107 0308 	add.w	r3, r7, #8
 8005428:	4619      	mov	r1, r3
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f7ff ff52 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8005430:	f241 3288 	movw	r2, #5000	; 0x1388
 8005434:	2111      	movs	r1, #17
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f9b4 	bl	80057a4 <SDMMC_GetCmdResp1>
 800543c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800543e:	69fb      	ldr	r3, [r7, #28]
}
 8005440:	4618      	mov	r0, r3
 8005442:	3720      	adds	r7, #32
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b088      	sub	sp, #32
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8005456:	2312      	movs	r3, #18
 8005458:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800545a:	2340      	movs	r3, #64	; 0x40
 800545c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800545e:	2300      	movs	r3, #0
 8005460:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005462:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005466:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005468:	f107 0308 	add.w	r3, r7, #8
 800546c:	4619      	mov	r1, r3
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7ff ff30 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8005474:	f241 3288 	movw	r2, #5000	; 0x1388
 8005478:	2112      	movs	r1, #18
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f992 	bl	80057a4 <SDMMC_GetCmdResp1>
 8005480:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005482:	69fb      	ldr	r3, [r7, #28]
}
 8005484:	4618      	mov	r0, r3
 8005486:	3720      	adds	r7, #32
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b088      	sub	sp, #32
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800549a:	2318      	movs	r3, #24
 800549c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800549e:	2340      	movs	r3, #64	; 0x40
 80054a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80054a2:	2300      	movs	r3, #0
 80054a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80054a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054aa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80054ac:	f107 0308 	add.w	r3, r7, #8
 80054b0:	4619      	mov	r1, r3
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f7ff ff0e 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80054b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80054bc:	2118      	movs	r1, #24
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f000 f970 	bl	80057a4 <SDMMC_GetCmdResp1>
 80054c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80054c6:	69fb      	ldr	r3, [r7, #28]
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3720      	adds	r7, #32
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b088      	sub	sp, #32
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80054de:	2319      	movs	r3, #25
 80054e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80054e2:	2340      	movs	r3, #64	; 0x40
 80054e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80054e6:	2300      	movs	r3, #0
 80054e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80054ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054ee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80054f0:	f107 0308 	add.w	r3, r7, #8
 80054f4:	4619      	mov	r1, r3
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7ff feec 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80054fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005500:	2119      	movs	r1, #25
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f94e 	bl	80057a4 <SDMMC_GetCmdResp1>
 8005508:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800550a:	69fb      	ldr	r3, [r7, #28]
}
 800550c:	4618      	mov	r0, r3
 800550e:	3720      	adds	r7, #32
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b088      	sub	sp, #32
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800551c:	2300      	movs	r3, #0
 800551e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005520:	230c      	movs	r3, #12
 8005522:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005524:	2340      	movs	r3, #64	; 0x40
 8005526:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005528:	2300      	movs	r3, #0
 800552a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800552c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005530:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005532:	f107 0308 	add.w	r3, r7, #8
 8005536:	4619      	mov	r1, r3
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f7ff fecb 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800553e:	4a05      	ldr	r2, [pc, #20]	; (8005554 <SDMMC_CmdStopTransfer+0x40>)
 8005540:	210c      	movs	r1, #12
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f92e 	bl	80057a4 <SDMMC_GetCmdResp1>
 8005548:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 800554a:	69fb      	ldr	r3, [r7, #28]
}
 800554c:	4618      	mov	r0, r3
 800554e:	3720      	adds	r7, #32
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	05f5e100 	.word	0x05f5e100

08005558 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b08a      	sub	sp, #40	; 0x28
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005568:	2307      	movs	r3, #7
 800556a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800556c:	2340      	movs	r3, #64	; 0x40
 800556e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005570:	2300      	movs	r3, #0
 8005572:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005574:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005578:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800557a:	f107 0310 	add.w	r3, r7, #16
 800557e:	4619      	mov	r1, r3
 8005580:	68f8      	ldr	r0, [r7, #12]
 8005582:	f7ff fea7 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8005586:	f241 3288 	movw	r2, #5000	; 0x1388
 800558a:	2107      	movs	r1, #7
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	f000 f909 	bl	80057a4 <SDMMC_GetCmdResp1>
 8005592:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8005594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005596:	4618      	mov	r0, r3
 8005598:	3728      	adds	r7, #40	; 0x28
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b088      	sub	sp, #32
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80055a6:	2300      	movs	r3, #0
 80055a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80055aa:	2300      	movs	r3, #0
 80055ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80055ae:	2300      	movs	r3, #0
 80055b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80055b2:	2300      	movs	r3, #0
 80055b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80055b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80055bc:	f107 0308 	add.w	r3, r7, #8
 80055c0:	4619      	mov	r1, r3
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f7ff fe86 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f000 fb23 	bl	8005c14 <SDMMC_GetCmdError>
 80055ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80055d0:	69fb      	ldr	r3, [r7, #28]
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3720      	adds	r7, #32
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}

080055da <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80055da:	b580      	push	{r7, lr}
 80055dc:	b088      	sub	sp, #32
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80055e2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80055e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80055e8:	2308      	movs	r3, #8
 80055ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80055ec:	2340      	movs	r3, #64	; 0x40
 80055ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80055f0:	2300      	movs	r3, #0
 80055f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80055f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055f8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80055fa:	f107 0308 	add.w	r3, r7, #8
 80055fe:	4619      	mov	r1, r3
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f7ff fe67 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 fab6 	bl	8005b78 <SDMMC_GetCmdResp7>
 800560c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800560e:	69fb      	ldr	r3, [r7, #28]
}
 8005610:	4618      	mov	r0, r3
 8005612:	3720      	adds	r7, #32
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b088      	sub	sp, #32
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8005626:	2337      	movs	r3, #55	; 0x37
 8005628:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800562a:	2340      	movs	r3, #64	; 0x40
 800562c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800562e:	2300      	movs	r3, #0
 8005630:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005632:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005636:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005638:	f107 0308 	add.w	r3, r7, #8
 800563c:	4619      	mov	r1, r3
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f7ff fe48 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8005644:	f241 3288 	movw	r2, #5000	; 0x1388
 8005648:	2137      	movs	r1, #55	; 0x37
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 f8aa 	bl	80057a4 <SDMMC_GetCmdResp1>
 8005650:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005652:	69fb      	ldr	r3, [r7, #28]
}
 8005654:	4618      	mov	r0, r3
 8005656:	3720      	adds	r7, #32
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b088      	sub	sp, #32
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800566c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005670:	60bb      	str	r3, [r7, #8]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8005672:	2329      	movs	r3, #41	; 0x29
 8005674:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005676:	2340      	movs	r3, #64	; 0x40
 8005678:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800567a:	2300      	movs	r3, #0
 800567c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800567e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005682:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005684:	f107 0308 	add.w	r3, r7, #8
 8005688:	4619      	mov	r1, r3
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f7ff fe22 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f000 f9bd 	bl	8005a10 <SDMMC_GetCmdResp3>
 8005696:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005698:	69fb      	ldr	r3, [r7, #28]
}
 800569a:	4618      	mov	r0, r3
 800569c:	3720      	adds	r7, #32
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80056a2:	b580      	push	{r7, lr}
 80056a4:	b088      	sub	sp, #32
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80056aa:	2300      	movs	r3, #0
 80056ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80056ae:	2302      	movs	r3, #2
 80056b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80056b2:	23c0      	movs	r3, #192	; 0xc0
 80056b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80056b6:	2300      	movs	r3, #0
 80056b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80056ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056be:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80056c0:	f107 0308 	add.w	r3, r7, #8
 80056c4:	4619      	mov	r1, r3
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f7ff fe04 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f957 	bl	8005980 <SDMMC_GetCmdResp2>
 80056d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80056d4:	69fb      	ldr	r3, [r7, #28]
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3720      	adds	r7, #32
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b088      	sub	sp, #32
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
 80056e6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80056ec:	2309      	movs	r3, #9
 80056ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80056f0:	23c0      	movs	r3, #192	; 0xc0
 80056f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80056f4:	2300      	movs	r3, #0
 80056f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80056f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056fc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80056fe:	f107 0308 	add.w	r3, r7, #8
 8005702:	4619      	mov	r1, r3
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7ff fde5 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 f938 	bl	8005980 <SDMMC_GetCmdResp2>
 8005710:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005712:	69fb      	ldr	r3, [r7, #28]
}
 8005714:	4618      	mov	r0, r3
 8005716:	3720      	adds	r7, #32
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b088      	sub	sp, #32
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8005726:	2300      	movs	r3, #0
 8005728:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800572a:	2303      	movs	r3, #3
 800572c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800572e:	2340      	movs	r3, #64	; 0x40
 8005730:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005732:	2300      	movs	r3, #0
 8005734:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005736:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800573a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800573c:	f107 0308 	add.w	r3, r7, #8
 8005740:	4619      	mov	r1, r3
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f7ff fdc6 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005748:	683a      	ldr	r2, [r7, #0]
 800574a:	2103      	movs	r1, #3
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f000 f99d 	bl	8005a8c <SDMMC_GetCmdResp6>
 8005752:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005754:	69fb      	ldr	r3, [r7, #28]
}
 8005756:	4618      	mov	r0, r3
 8005758:	3720      	adds	r7, #32
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800575e:	b580      	push	{r7, lr}
 8005760:	b088      	sub	sp, #32
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
 8005766:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800576c:	230d      	movs	r3, #13
 800576e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005770:	2340      	movs	r3, #64	; 0x40
 8005772:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005774:	2300      	movs	r3, #0
 8005776:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005778:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800577c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800577e:	f107 0308 	add.w	r3, r7, #8
 8005782:	4619      	mov	r1, r3
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f7ff fda5 	bl	80052d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800578a:	f241 3288 	movw	r2, #5000	; 0x1388
 800578e:	210d      	movs	r1, #13
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 f807 	bl	80057a4 <SDMMC_GetCmdResp1>
 8005796:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005798:	69fb      	ldr	r3, [r7, #28]
}
 800579a:	4618      	mov	r0, r3
 800579c:	3720      	adds	r7, #32
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
	...

080057a4 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b088      	sub	sp, #32
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	460b      	mov	r3, r1
 80057ae:	607a      	str	r2, [r7, #4]
 80057b0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80057b2:	4b70      	ldr	r3, [pc, #448]	; (8005974 <SDMMC_GetCmdResp1+0x1d0>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a70      	ldr	r2, [pc, #448]	; (8005978 <SDMMC_GetCmdResp1+0x1d4>)
 80057b8:	fba2 2303 	umull	r2, r3, r2, r3
 80057bc:	0a5a      	lsrs	r2, r3, #9
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	fb02 f303 	mul.w	r3, r2, r3
 80057c4:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	1e5a      	subs	r2, r3, #1
 80057ca:	61fa      	str	r2, [r7, #28]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d102      	bne.n	80057d6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80057d0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80057d4:	e0c9      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057da:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d0ef      	beq.n	80057c6 <SDMMC_GetCmdResp1+0x22>
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1ea      	bne.n	80057c6 <SDMMC_GetCmdResp1+0x22>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057f4:	f003 0304 	and.w	r3, r3, #4
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d004      	beq.n	8005806 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2204      	movs	r2, #4
 8005800:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005802:	2304      	movs	r3, #4
 8005804:	e0b1      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b00      	cmp	r3, #0
 8005810:	d004      	beq.n	800581c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2201      	movs	r2, #1
 8005816:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005818:	2301      	movs	r3, #1
 800581a:	e0a6      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	22c5      	movs	r2, #197	; 0xc5
 8005820:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8005822:	68f8      	ldr	r0, [r7, #12]
 8005824:	f7ff fd80 	bl	8005328 <SDMMC_GetCommandResponse>
 8005828:	4603      	mov	r3, r0
 800582a:	461a      	mov	r2, r3
 800582c:	7afb      	ldrb	r3, [r7, #11]
 800582e:	4293      	cmp	r3, r2
 8005830:	d001      	beq.n	8005836 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005832:	2301      	movs	r3, #1
 8005834:	e099      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8005836:	2100      	movs	r1, #0
 8005838:	68f8      	ldr	r0, [r7, #12]
 800583a:	f7ff fd82 	bl	8005342 <SDMMC_GetResponse>
 800583e:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005840:	697a      	ldr	r2, [r7, #20]
 8005842:	4b4e      	ldr	r3, [pc, #312]	; (800597c <SDMMC_GetCmdResp1+0x1d8>)
 8005844:	4013      	ands	r3, r2
 8005846:	2b00      	cmp	r3, #0
 8005848:	d101      	bne.n	800584e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800584a:	2300      	movs	r3, #0
 800584c:	e08d      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	2b00      	cmp	r3, #0
 8005852:	da02      	bge.n	800585a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005854:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005858:	e087      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005860:	2b00      	cmp	r3, #0
 8005862:	d001      	beq.n	8005868 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005864:	2340      	movs	r3, #64	; 0x40
 8005866:	e080      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8005872:	2380      	movs	r3, #128	; 0x80
 8005874:	e079      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800587c:	2b00      	cmp	r3, #0
 800587e:	d002      	beq.n	8005886 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8005880:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005884:	e071      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d002      	beq.n	8005896 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8005890:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005894:	e069      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d002      	beq.n	80058a6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80058a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058a4:	e061      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d002      	beq.n	80058b6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80058b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80058b4:	e059      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d002      	beq.n	80058c6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80058c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058c4:	e051      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d002      	beq.n	80058d6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80058d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80058d4:	e049      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d002      	beq.n	80058e6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80058e0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80058e4:	e041      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d002      	beq.n	80058f6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80058f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058f4:	e039      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d002      	beq.n	8005906 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005900:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005904:	e031      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d002      	beq.n	8005916 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005910:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005914:	e029      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d002      	beq.n	8005926 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8005920:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005924:	e021      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d002      	beq.n	8005936 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005930:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005934:	e019      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800593c:	2b00      	cmp	r3, #0
 800593e:	d002      	beq.n	8005946 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005940:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005944:	e011      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800594c:	2b00      	cmp	r3, #0
 800594e:	d002      	beq.n	8005956 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8005950:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005954:	e009      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	f003 0308 	and.w	r3, r3, #8
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8005960:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8005964:	e001      	b.n	800596a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005966:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800596a:	4618      	mov	r0, r3
 800596c:	3720      	adds	r7, #32
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	20000000 	.word	0x20000000
 8005978:	10624dd3 	.word	0x10624dd3
 800597c:	fdffe008 	.word	0xfdffe008

08005980 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8005980:	b480      	push	{r7}
 8005982:	b085      	sub	sp, #20
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005988:	4b1f      	ldr	r3, [pc, #124]	; (8005a08 <SDMMC_GetCmdResp2+0x88>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a1f      	ldr	r2, [pc, #124]	; (8005a0c <SDMMC_GetCmdResp2+0x8c>)
 800598e:	fba2 2303 	umull	r2, r3, r2, r3
 8005992:	0a5b      	lsrs	r3, r3, #9
 8005994:	f241 3288 	movw	r2, #5000	; 0x1388
 8005998:	fb02 f303 	mul.w	r3, r2, r3
 800599c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	1e5a      	subs	r2, r3, #1
 80059a2:	60fa      	str	r2, [r7, #12]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d102      	bne.n	80059ae <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80059a8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80059ac:	e026      	b.n	80059fc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059b2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d0ef      	beq.n	800599e <SDMMC_GetCmdResp2+0x1e>
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d1ea      	bne.n	800599e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059cc:	f003 0304 	and.w	r3, r3, #4
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d004      	beq.n	80059de <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2204      	movs	r2, #4
 80059d8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80059da:	2304      	movs	r3, #4
 80059dc:	e00e      	b.n	80059fc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059e2:	f003 0301 	and.w	r3, r3, #1
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d004      	beq.n	80059f4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2201      	movs	r2, #1
 80059ee:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e003      	b.n	80059fc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	22c5      	movs	r2, #197	; 0xc5
 80059f8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3714      	adds	r7, #20
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr
 8005a08:	20000000 	.word	0x20000000
 8005a0c:	10624dd3 	.word	0x10624dd3

08005a10 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b085      	sub	sp, #20
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005a18:	4b1a      	ldr	r3, [pc, #104]	; (8005a84 <SDMMC_GetCmdResp3+0x74>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a1a      	ldr	r2, [pc, #104]	; (8005a88 <SDMMC_GetCmdResp3+0x78>)
 8005a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a22:	0a5b      	lsrs	r3, r3, #9
 8005a24:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a28:	fb02 f303 	mul.w	r3, r2, r3
 8005a2c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	1e5a      	subs	r2, r3, #1
 8005a32:	60fa      	str	r2, [r7, #12]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d102      	bne.n	8005a3e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005a38:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005a3c:	e01b      	b.n	8005a76 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a42:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d0ef      	beq.n	8005a2e <SDMMC_GetCmdResp3+0x1e>
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d1ea      	bne.n	8005a2e <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a5c:	f003 0304 	and.w	r3, r3, #4
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d004      	beq.n	8005a6e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2204      	movs	r2, #4
 8005a68:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005a6a:	2304      	movs	r3, #4
 8005a6c:	e003      	b.n	8005a76 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	22c5      	movs	r2, #197	; 0xc5
 8005a72:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3714      	adds	r7, #20
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	20000000 	.word	0x20000000
 8005a88:	10624dd3 	.word	0x10624dd3

08005a8c <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b088      	sub	sp, #32
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	460b      	mov	r3, r1
 8005a96:	607a      	str	r2, [r7, #4]
 8005a98:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005a9a:	4b35      	ldr	r3, [pc, #212]	; (8005b70 <SDMMC_GetCmdResp6+0xe4>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a35      	ldr	r2, [pc, #212]	; (8005b74 <SDMMC_GetCmdResp6+0xe8>)
 8005aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa4:	0a5b      	lsrs	r3, r3, #9
 8005aa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aaa:	fb02 f303 	mul.w	r3, r2, r3
 8005aae:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	1e5a      	subs	r2, r3, #1
 8005ab4:	61fa      	str	r2, [r7, #28]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d102      	bne.n	8005ac0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005aba:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005abe:	e052      	b.n	8005b66 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d0ef      	beq.n	8005ab0 <SDMMC_GetCmdResp6+0x24>
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1ea      	bne.n	8005ab0 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ade:	f003 0304 	and.w	r3, r3, #4
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d004      	beq.n	8005af0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2204      	movs	r2, #4
 8005aea:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005aec:	2304      	movs	r3, #4
 8005aee:	e03a      	b.n	8005b66 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d004      	beq.n	8005b06 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2201      	movs	r2, #1
 8005b00:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e02f      	b.n	8005b66 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f7ff fc0e 	bl	8005328 <SDMMC_GetCommandResponse>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	461a      	mov	r2, r3
 8005b10:	7afb      	ldrb	r3, [r7, #11]
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d001      	beq.n	8005b1a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e025      	b.n	8005b66 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	22c5      	movs	r2, #197	; 0xc5
 8005b1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8005b20:	2100      	movs	r1, #0
 8005b22:	68f8      	ldr	r0, [r7, #12]
 8005b24:	f7ff fc0d 	bl	8005342 <SDMMC_GetResponse>
 8005b28:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d106      	bne.n	8005b42 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	0c1b      	lsrs	r3, r3, #16
 8005b38:	b29a      	uxth	r2, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	e011      	b.n	8005b66 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d002      	beq.n	8005b52 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005b4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005b50:	e009      	b.n	8005b66 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005b5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b60:	e001      	b.n	8005b66 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005b62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3720      	adds	r7, #32
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	20000000 	.word	0x20000000
 8005b74:	10624dd3 	.word	0x10624dd3

08005b78 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005b80:	4b22      	ldr	r3, [pc, #136]	; (8005c0c <SDMMC_GetCmdResp7+0x94>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a22      	ldr	r2, [pc, #136]	; (8005c10 <SDMMC_GetCmdResp7+0x98>)
 8005b86:	fba2 2303 	umull	r2, r3, r2, r3
 8005b8a:	0a5b      	lsrs	r3, r3, #9
 8005b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b90:	fb02 f303 	mul.w	r3, r2, r3
 8005b94:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	1e5a      	subs	r2, r3, #1
 8005b9a:	60fa      	str	r2, [r7, #12]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d102      	bne.n	8005ba6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005ba0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005ba4:	e02c      	b.n	8005c00 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005baa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d0ef      	beq.n	8005b96 <SDMMC_GetCmdResp7+0x1e>
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d1ea      	bne.n	8005b96 <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bc4:	f003 0304 	and.w	r3, r3, #4
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d004      	beq.n	8005bd6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2204      	movs	r2, #4
 8005bd0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005bd2:	2304      	movs	r3, #4
 8005bd4:	e014      	b.n	8005c00 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d004      	beq.n	8005bec <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e009      	b.n	8005c00 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d002      	beq.n	8005bfe <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2240      	movs	r2, #64	; 0x40
 8005bfc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8005bfe:	2300      	movs	r3, #0

}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3714      	adds	r7, #20
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr
 8005c0c:	20000000 	.word	0x20000000
 8005c10:	10624dd3 	.word	0x10624dd3

08005c14 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005c1c:	4b11      	ldr	r3, [pc, #68]	; (8005c64 <SDMMC_GetCmdError+0x50>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a11      	ldr	r2, [pc, #68]	; (8005c68 <SDMMC_GetCmdError+0x54>)
 8005c22:	fba2 2303 	umull	r2, r3, r2, r3
 8005c26:	0a5b      	lsrs	r3, r3, #9
 8005c28:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c2c:	fb02 f303 	mul.w	r3, r2, r3
 8005c30:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	1e5a      	subs	r2, r3, #1
 8005c36:	60fa      	str	r2, [r7, #12]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d102      	bne.n	8005c42 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005c3c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005c40:	e009      	b.n	8005c56 <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d0f1      	beq.n	8005c32 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	22c5      	movs	r2, #197	; 0xc5
 8005c52:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3714      	adds	r7, #20
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	20000000 	.word	0x20000000
 8005c68:	10624dd3 	.word	0x10624dd3

08005c6c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005c70:	4904      	ldr	r1, [pc, #16]	; (8005c84 <MX_FATFS_Init+0x18>)
 8005c72:	4805      	ldr	r0, [pc, #20]	; (8005c88 <MX_FATFS_Init+0x1c>)
 8005c74:	f003 fd66 	bl	8009744 <FATFS_LinkDriver>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	4b03      	ldr	r3, [pc, #12]	; (8005c8c <MX_FATFS_Init+0x20>)
 8005c7e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005c80:	bf00      	nop
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	20002340 	.word	0x20002340
 8005c88:	0800d43c 	.word	0x0800d43c
 8005c8c:	2000233c 	.word	0x2000233c

08005c90 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005c90:	b480      	push	{r7}
 8005c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005c94:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8005caa:	f000 f898 	bl	8005dde <BSP_SD_IsDetected>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d001      	beq.n	8005cb8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	e005      	b.n	8005cc4 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8005cb8:	4804      	ldr	r0, [pc, #16]	; (8005ccc <BSP_SD_Init+0x2c>)
 8005cba:	f7fd feb5 	bl	8003a28 <HAL_SD_Init>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8005cc2:	79fb      	ldrb	r3, [r7, #7]
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3708      	adds	r7, #8
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	200019c0 	.word	0x200019c0

08005cd0 <BSP_SD_ReadBlocks_DMA>:
}

/* USER CODE BEGIN BeforeReadDMABlocksSection */
#ifdef CODE_CORRECTION_SD
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b086      	sub	sp, #24
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	75fb      	strb	r3, [r7, #23]

  hsd1.hdmatx = NULL;
 8005ce0:	4b0b      	ldr	r3, [pc, #44]	; (8005d10 <BSP_SD_ReadBlocks_DMA+0x40>)
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	63da      	str	r2, [r3, #60]	; 0x3c
  sd_state = SD_DMAConfigRx(&hsd1);
 8005ce6:	480a      	ldr	r0, [pc, #40]	; (8005d10 <BSP_SD_ReadBlocks_DMA+0x40>)
 8005ce8:	f000 f88c 	bl	8005e04 <SD_DMAConfigRx>
 8005cec:	4603      	mov	r3, r0
 8005cee:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	68ba      	ldr	r2, [r7, #8]
 8005cf4:	68f9      	ldr	r1, [r7, #12]
 8005cf6:	4806      	ldr	r0, [pc, #24]	; (8005d10 <BSP_SD_ReadBlocks_DMA+0x40>)
 8005cf8:	f7fd ff7e 	bl	8003bf8 <HAL_SD_ReadBlocks_DMA>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d001      	beq.n	8005d06 <BSP_SD_ReadBlocks_DMA+0x36>
  {
    sd_state = MSD_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3718      	adds	r7, #24
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	200019c0 	.word	0x200019c0

08005d14 <BSP_SD_WriteBlocks_DMA>:

/* USER CODE BEGIN BeforeWriteDMABlocksSection */
#endif
#ifdef CODE_CORRECTION_SD
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8005d20:	2300      	movs	r3, #0
 8005d22:	75fb      	strb	r3, [r7, #23]

  hsd1.hdmarx = NULL;
 8005d24:	4b0b      	ldr	r3, [pc, #44]	; (8005d54 <BSP_SD_WriteBlocks_DMA+0x40>)
 8005d26:	2200      	movs	r2, #0
 8005d28:	641a      	str	r2, [r3, #64]	; 0x40
  sd_state = SD_DMAConfigTx(&hsd1);
 8005d2a:	480a      	ldr	r0, [pc, #40]	; (8005d54 <BSP_SD_WriteBlocks_DMA+0x40>)
 8005d2c:	f000 f8ae 	bl	8005e8c <SD_DMAConfigTx>
 8005d30:	4603      	mov	r3, r0
 8005d32:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	68ba      	ldr	r2, [r7, #8]
 8005d38:	68f9      	ldr	r1, [r7, #12]
 8005d3a:	4806      	ldr	r0, [pc, #24]	; (8005d54 <BSP_SD_WriteBlocks_DMA+0x40>)
 8005d3c:	f7fe f824 	bl	8003d88 <HAL_SD_WriteBlocks_DMA>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d001      	beq.n	8005d4a <BSP_SD_WriteBlocks_DMA+0x36>
  {
    sd_state = MSD_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005d4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3718      	adds	r7, #24
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	200019c0 	.word	0x200019c0

08005d58 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8005d5c:	4805      	ldr	r0, [pc, #20]	; (8005d74 <BSP_SD_GetCardState+0x1c>)
 8005d5e:	f7fe fc2f 	bl	80045c0 <HAL_SD_GetCardState>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b04      	cmp	r3, #4
 8005d66:	bf14      	ite	ne
 8005d68:	2301      	movne	r3, #1
 8005d6a:	2300      	moveq	r3, #0
 8005d6c:	b2db      	uxtb	r3, r3
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	200019c0 	.word	0x200019c0

08005d78 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8005d80:	6879      	ldr	r1, [r7, #4]
 8005d82:	4803      	ldr	r0, [pc, #12]	; (8005d90 <BSP_SD_GetCardInfo+0x18>)
 8005d84:	f7fe fbf0 	bl	8004568 <HAL_SD_GetCardInfo>
}
 8005d88:	bf00      	nop
 8005d8a:	3708      	adds	r7, #8
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	200019c0 	.word	0x200019c0

08005d94 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b082      	sub	sp, #8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8005d9c:	f000 f818 	bl	8005dd0 <BSP_SD_AbortCallback>
}
 8005da0:	bf00      	nop
 8005da2:	3708      	adds	r7, #8
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b082      	sub	sp, #8
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8005db0:	f000 fa38 	bl	8006224 <BSP_SD_WriteCpltCallback>
}
 8005db4:	bf00      	nop
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b082      	sub	sp, #8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8005dc4:	f000 fa40 	bl	8006248 <BSP_SD_ReadCpltCallback>
}
 8005dc8:	bf00      	nop
 8005dca:	3708      	adds	r7, #8
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	af00      	add	r7, sp, #0

}
 8005dd4:	bf00      	nop
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr

08005dde <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8005dde:	b580      	push	{r7, lr}
 8005de0:	b082      	sub	sp, #8
 8005de2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8005de4:	2301      	movs	r3, #1
 8005de6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8005de8:	f000 f892 	bl	8005f10 <BSP_PlatformIsDetected>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d101      	bne.n	8005df6 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8005df2:	2300      	movs	r3, #0
 8005df4:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8005df6:	79fb      	ldrb	r3, [r7, #7]
 8005df8:	b2db      	uxtb	r3, r3
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3708      	adds	r7, #8
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
	...

08005e04 <SD_DMAConfigRx>:
 */
#define SD_DMAx_STREAM DMA2_Channel4
#define SD_DMAx_IRQn DMA2_Channel4_IRQn
//#define SD_DMAx_IRQHandler DMA2_Channel4_IRQHandler
static HAL_StatusTypeDef SD_DMAConfigRx(SD_HandleTypeDef *hsd)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 static DMA_HandleTypeDef hdma_rx;
 HAL_StatusTypeDef status = HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	73fb      	strb	r3, [r7, #15]
 /* Configure DMA Rx parameters */
 hdma_rx.Init.Request = DMA_REQUEST_7;
 8005e10:	4b1c      	ldr	r3, [pc, #112]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e12:	2207      	movs	r2, #7
 8005e14:	605a      	str	r2, [r3, #4]
 hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005e16:	4b1b      	ldr	r3, [pc, #108]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	609a      	str	r2, [r3, #8]
 hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e1c:	4b19      	ldr	r3, [pc, #100]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e1e:	2200      	movs	r2, #0
 8005e20:	60da      	str	r2, [r3, #12]
 hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005e22:	4b18      	ldr	r3, [pc, #96]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e24:	2280      	movs	r2, #128	; 0x80
 8005e26:	611a      	str	r2, [r3, #16]
 hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005e28:	4b16      	ldr	r3, [pc, #88]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e2e:	615a      	str	r2, [r3, #20]
 hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005e30:	4b14      	ldr	r3, [pc, #80]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e36:	619a      	str	r2, [r3, #24]
 hdma_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005e38:	4b12      	ldr	r3, [pc, #72]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e3a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005e3e:	621a      	str	r2, [r3, #32]
 hdma_rx.Instance = SD_DMAx_STREAM;
 8005e40:	4b10      	ldr	r3, [pc, #64]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e42:	4a11      	ldr	r2, [pc, #68]	; (8005e88 <SD_DMAConfigRx+0x84>)
 8005e44:	601a      	str	r2, [r3, #0]
 /* Associate the DMA handle */
 __HAL_LINKDMA(hsd, hdmarx, hdma_rx);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a0e      	ldr	r2, [pc, #56]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e4a:	641a      	str	r2, [r3, #64]	; 0x40
 8005e4c:	4a0d      	ldr	r2, [pc, #52]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6293      	str	r3, [r2, #40]	; 0x28
 /* Stop any ongoing transfer and reset the state*/
 HAL_DMA_Abort(&hdma_rx);
 8005e52:	480c      	ldr	r0, [pc, #48]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e54:	f7fb f930 	bl	80010b8 <HAL_DMA_Abort>
 /* Deinitialize the Channel for new transfer */
 HAL_DMA_DeInit(&hdma_rx);
 8005e58:	480a      	ldr	r0, [pc, #40]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e5a:	f7fb f83b 	bl	8000ed4 <HAL_DMA_DeInit>
 /* Configure the DMA Channel */
 status = HAL_DMA_Init(&hdma_rx);
 8005e5e:	4809      	ldr	r0, [pc, #36]	; (8005e84 <SD_DMAConfigRx+0x80>)
 8005e60:	f7fa ff80 	bl	8000d64 <HAL_DMA_Init>
 8005e64:	4603      	mov	r3, r0
 8005e66:	73fb      	strb	r3, [r7, #15]
 /* NVIC configuration for DMA transfer complete interrupt */
 HAL_NVIC_SetPriority(SD_DMAx_IRQn, 6, 0);
 8005e68:	2200      	movs	r2, #0
 8005e6a:	2106      	movs	r1, #6
 8005e6c:	203b      	movs	r0, #59	; 0x3b
 8005e6e:	f7fa ff4f 	bl	8000d10 <HAL_NVIC_SetPriority>
 HAL_NVIC_EnableIRQ(SD_DMAx_IRQn);
 8005e72:	203b      	movs	r0, #59	; 0x3b
 8005e74:	f7fa ff68 	bl	8000d48 <HAL_NVIC_EnableIRQ>
 return (status);
 8005e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3710      	adds	r7, #16
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	2000002c 	.word	0x2000002c
 8005e88:	40020444 	.word	0x40020444

08005e8c <SD_DMAConfigTx>:
 * @brief Configure the DMA to transmit data to the SD card
 * @retval
 * HAL_ERROR or HAL_OK
 */
static HAL_StatusTypeDef SD_DMAConfigTx(SD_HandleTypeDef *hsd)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 static DMA_HandleTypeDef hdma_tx;
 HAL_StatusTypeDef status;
 /* Configure DMA Tx parameters */
 hdma_tx.Init.Request = DMA_REQUEST_7;
 8005e94:	4b1c      	ldr	r3, [pc, #112]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005e96:	2207      	movs	r2, #7
 8005e98:	605a      	str	r2, [r3, #4]
 hdma_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005e9a:	4b1b      	ldr	r3, [pc, #108]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005e9c:	2210      	movs	r2, #16
 8005e9e:	609a      	str	r2, [r3, #8]
 hdma_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ea0:	4b19      	ldr	r3, [pc, #100]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	60da      	str	r2, [r3, #12]
 hdma_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005ea6:	4b18      	ldr	r3, [pc, #96]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005ea8:	2280      	movs	r2, #128	; 0x80
 8005eaa:	611a      	str	r2, [r3, #16]
 hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005eac:	4b16      	ldr	r3, [pc, #88]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005eae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005eb2:	615a      	str	r2, [r3, #20]
 hdma_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005eb4:	4b14      	ldr	r3, [pc, #80]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005eb6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005eba:	619a      	str	r2, [r3, #24]
 hdma_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005ebc:	4b12      	ldr	r3, [pc, #72]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005ebe:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005ec2:	621a      	str	r2, [r3, #32]
 hdma_tx.Instance = SD_DMAx_STREAM;
 8005ec4:	4b10      	ldr	r3, [pc, #64]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005ec6:	4a11      	ldr	r2, [pc, #68]	; (8005f0c <SD_DMAConfigTx+0x80>)
 8005ec8:	601a      	str	r2, [r3, #0]
 /* Associate the DMA handle */
 __HAL_LINKDMA(hsd, hdmatx, hdma_tx);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4a0e      	ldr	r2, [pc, #56]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005ece:	63da      	str	r2, [r3, #60]	; 0x3c
 8005ed0:	4a0d      	ldr	r2, [pc, #52]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6293      	str	r3, [r2, #40]	; 0x28
 /* Stop any ongoing transfer and reset the state*/
 HAL_DMA_Abort(&hdma_tx);
 8005ed6:	480c      	ldr	r0, [pc, #48]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005ed8:	f7fb f8ee 	bl	80010b8 <HAL_DMA_Abort>
 /* Deinitialize the Channel for new transfer */
 HAL_DMA_DeInit(&hdma_tx);
 8005edc:	480a      	ldr	r0, [pc, #40]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005ede:	f7fa fff9 	bl	8000ed4 <HAL_DMA_DeInit>
 /* Configure the DMA Channel */
 status = HAL_DMA_Init(&hdma_tx);
 8005ee2:	4809      	ldr	r0, [pc, #36]	; (8005f08 <SD_DMAConfigTx+0x7c>)
 8005ee4:	f7fa ff3e 	bl	8000d64 <HAL_DMA_Init>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	73fb      	strb	r3, [r7, #15]

 /* NVIC configuration for DMA transfer complete interrupt */
 HAL_NVIC_SetPriority(SD_DMAx_IRQn, 6, 0);
 8005eec:	2200      	movs	r2, #0
 8005eee:	2106      	movs	r1, #6
 8005ef0:	203b      	movs	r0, #59	; 0x3b
 8005ef2:	f7fa ff0d 	bl	8000d10 <HAL_NVIC_SetPriority>
 HAL_NVIC_EnableIRQ(SD_DMAx_IRQn);
 8005ef6:	203b      	movs	r0, #59	; 0x3b
 8005ef8:	f7fa ff26 	bl	8000d48 <HAL_NVIC_EnableIRQ>
 return (status);
 8005efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3710      	adds	r7, #16
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	20000074 	.word	0x20000074
 8005f0c:	40020444 	.word	0x40020444

08005f10 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b082      	sub	sp, #8
 8005f14:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8005f16:	2301      	movs	r3, #1
 8005f18:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8005f1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005f1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005f22:	f7fb fbd1 	bl	80016c8 <HAL_GPIO_ReadPin>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d001      	beq.n	8005f30 <BSP_PlatformIsDetected+0x20>
    {
        status = SD_NOT_PRESENT;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8005f30:	79fb      	ldrb	r3, [r7, #7]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3708      	adds	r7, #8
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b084      	sub	sp, #16
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 8005f42:	f003 fdcd 	bl	8009ae0 <osKernelGetTickCount>
 8005f46:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 8005f48:	e006      	b.n	8005f58 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005f4a:	f7ff ff05 	bl	8005d58 <BSP_SD_GetCardState>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d101      	bne.n	8005f58 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8005f54:	2300      	movs	r3, #0
 8005f56:	e009      	b.n	8005f6c <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 8005f58:	f003 fdc2 	bl	8009ae0 <osKernelGetTickCount>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d8f0      	bhi.n	8005f4a <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8005f68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3710      	adds	r7, #16
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8005f7e:	4b0b      	ldr	r3, [pc, #44]	; (8005fac <SD_CheckStatus+0x38>)
 8005f80:	2201      	movs	r2, #1
 8005f82:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005f84:	f7ff fee8 	bl	8005d58 <BSP_SD_GetCardState>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d107      	bne.n	8005f9e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8005f8e:	4b07      	ldr	r3, [pc, #28]	; (8005fac <SD_CheckStatus+0x38>)
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	f023 0301 	bic.w	r3, r3, #1
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	4b04      	ldr	r3, [pc, #16]	; (8005fac <SD_CheckStatus+0x38>)
 8005f9c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8005f9e:	4b03      	ldr	r3, [pc, #12]	; (8005fac <SD_CheckStatus+0x38>)
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	b2db      	uxtb	r3, r3
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3708      	adds	r7, #8
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	20000009 	.word	0x20000009

08005fb0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8005fba:	4b1c      	ldr	r3, [pc, #112]	; (800602c <SD_initialize+0x7c>)
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 8005fc0:	f003 fd46 	bl	8009a50 <osKernelGetState>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	d129      	bne.n	800601e <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8005fca:	f7ff fe69 	bl	8005ca0 <BSP_SD_Init>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d107      	bne.n	8005fe4 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8005fd4:	79fb      	ldrb	r3, [r7, #7]
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f7ff ffcc 	bl	8005f74 <SD_CheckStatus>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	461a      	mov	r2, r3
 8005fe0:	4b12      	ldr	r3, [pc, #72]	; (800602c <SD_initialize+0x7c>)
 8005fe2:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8005fe4:	4b11      	ldr	r3, [pc, #68]	; (800602c <SD_initialize+0x7c>)
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d017      	beq.n	800601e <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 8005fee:	4b10      	ldr	r3, [pc, #64]	; (8006030 <SD_initialize+0x80>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d107      	bne.n	8006006 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	2102      	movs	r1, #2
 8005ffa:	200a      	movs	r0, #10
 8005ffc:	f003 ff76 	bl	8009eec <osMessageQueueNew>
 8006000:	4603      	mov	r3, r0
 8006002:	4a0b      	ldr	r2, [pc, #44]	; (8006030 <SD_initialize+0x80>)
 8006004:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 8006006:	4b0a      	ldr	r3, [pc, #40]	; (8006030 <SD_initialize+0x80>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d107      	bne.n	800601e <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800600e:	4b07      	ldr	r3, [pc, #28]	; (800602c <SD_initialize+0x7c>)
 8006010:	781b      	ldrb	r3, [r3, #0]
 8006012:	b2db      	uxtb	r3, r3
 8006014:	f043 0301 	orr.w	r3, r3, #1
 8006018:	b2da      	uxtb	r2, r3
 800601a:	4b04      	ldr	r3, [pc, #16]	; (800602c <SD_initialize+0x7c>)
 800601c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800601e:	4b03      	ldr	r3, [pc, #12]	; (800602c <SD_initialize+0x7c>)
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	b2db      	uxtb	r3, r3
}
 8006024:	4618      	mov	r0, r3
 8006026:	3708      	adds	r7, #8
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	20000009 	.word	0x20000009
 8006030:	200000bc 	.word	0x200000bc

08006034 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b082      	sub	sp, #8
 8006038:	af00      	add	r7, sp, #0
 800603a:	4603      	mov	r3, r0
 800603c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800603e:	79fb      	ldrb	r3, [r7, #7]
 8006040:	4618      	mov	r0, r3
 8006042:	f7ff ff97 	bl	8005f74 <SD_CheckStatus>
 8006046:	4603      	mov	r3, r0
}
 8006048:	4618      	mov	r0, r3
 800604a:	3708      	adds	r7, #8
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b088      	sub	sp, #32
 8006054:	af00      	add	r7, sp, #0
 8006056:	60b9      	str	r1, [r7, #8]
 8006058:	607a      	str	r2, [r7, #4]
 800605a:	603b      	str	r3, [r7, #0]
 800605c:	4603      	mov	r3, r0
 800605e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8006064:	f247 5030 	movw	r0, #30000	; 0x7530
 8006068:	f7ff ff67 	bl	8005f3a <SD_CheckStatusWithTimeout>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	da01      	bge.n	8006076 <SD_read+0x26>
  {
    return res;
 8006072:	7ffb      	ldrb	r3, [r7, #31]
 8006074:	e02f      	b.n	80060d6 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    uint8_t ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8006076:	683a      	ldr	r2, [r7, #0]
 8006078:	6879      	ldr	r1, [r7, #4]
 800607a:	68b8      	ldr	r0, [r7, #8]
 800607c:	f7ff fe28 	bl	8005cd0 <BSP_SD_ReadBlocks_DMA>
 8006080:	4603      	mov	r3, r0
 8006082:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 8006084:	7fbb      	ldrb	r3, [r7, #30]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d124      	bne.n	80060d4 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800608a:	4b15      	ldr	r3, [pc, #84]	; (80060e0 <SD_read+0x90>)
 800608c:	6818      	ldr	r0, [r3, #0]
 800608e:	f107 0112 	add.w	r1, r7, #18
 8006092:	f247 5330 	movw	r3, #30000	; 0x7530
 8006096:	2200      	movs	r2, #0
 8006098:	f003 fffc 	bl	800a094 <osMessageQueueGet>
 800609c:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d117      	bne.n	80060d4 <SD_read+0x84>
 80060a4:	8a7b      	ldrh	r3, [r7, #18]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d114      	bne.n	80060d4 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 80060aa:	f003 fd19 	bl	8009ae0 <osKernelGetTickCount>
 80060ae:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 80060b0:	e007      	b.n	80060c2 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80060b2:	f7ff fe51 	bl	8005d58 <BSP_SD_GetCardState>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d102      	bne.n	80060c2 <SD_read+0x72>
              {
                res = RES_OK;
 80060bc:	2300      	movs	r3, #0
 80060be:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 80060c0:	e008      	b.n	80060d4 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 80060c2:	f003 fd0d 	bl	8009ae0 <osKernelGetTickCount>
 80060c6:	4602      	mov	r2, r0
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	f247 522f 	movw	r2, #29999	; 0x752f
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d9ee      	bls.n	80060b2 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 80060d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3720      	adds	r7, #32
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	200000bc 	.word	0x200000bc

080060e4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b088      	sub	sp, #32
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60b9      	str	r1, [r7, #8]
 80060ec:	607a      	str	r2, [r7, #4]
 80060ee:	603b      	str	r3, [r7, #0]
 80060f0:	4603      	mov	r3, r0
 80060f2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80060f8:	f247 5030 	movw	r0, #30000	; 0x7530
 80060fc:	f7ff ff1d 	bl	8005f3a <SD_CheckStatusWithTimeout>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	da01      	bge.n	800610a <SD_write+0x26>
  {
    return res;
 8006106:	7ffb      	ldrb	r3, [r7, #31]
 8006108:	e02d      	b.n	8006166 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800610a:	683a      	ldr	r2, [r7, #0]
 800610c:	6879      	ldr	r1, [r7, #4]
 800610e:	68b8      	ldr	r0, [r7, #8]
 8006110:	f7ff fe00 	bl	8005d14 <BSP_SD_WriteBlocks_DMA>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d124      	bne.n	8006164 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800611a:	4b15      	ldr	r3, [pc, #84]	; (8006170 <SD_write+0x8c>)
 800611c:	6818      	ldr	r0, [r3, #0]
 800611e:	f107 0112 	add.w	r1, r7, #18
 8006122:	f247 5330 	movw	r3, #30000	; 0x7530
 8006126:	2200      	movs	r2, #0
 8006128:	f003 ffb4 	bl	800a094 <osMessageQueueGet>
 800612c:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d117      	bne.n	8006164 <SD_write+0x80>
 8006134:	8a7b      	ldrh	r3, [r7, #18]
 8006136:	2b02      	cmp	r3, #2
 8006138:	d114      	bne.n	8006164 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800613a:	f003 fcd1 	bl	8009ae0 <osKernelGetTickCount>
 800613e:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8006140:	e007      	b.n	8006152 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006142:	f7ff fe09 	bl	8005d58 <BSP_SD_GetCardState>
 8006146:	4603      	mov	r3, r0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d102      	bne.n	8006152 <SD_write+0x6e>
          {
            res = RES_OK;
 800614c:	2300      	movs	r3, #0
 800614e:	77fb      	strb	r3, [r7, #31]
            break;
 8006150:	e008      	b.n	8006164 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8006152:	f003 fcc5 	bl	8009ae0 <osKernelGetTickCount>
 8006156:	4602      	mov	r2, r0
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	f247 522f 	movw	r2, #29999	; 0x752f
 8006160:	4293      	cmp	r3, r2
 8006162:	d9ee      	bls.n	8006142 <SD_write+0x5e>
    }

  }
#endif

  return res;
 8006164:	7ffb      	ldrb	r3, [r7, #31]
}
 8006166:	4618      	mov	r0, r3
 8006168:	3720      	adds	r7, #32
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop
 8006170:	200000bc 	.word	0x200000bc

08006174 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b08c      	sub	sp, #48	; 0x30
 8006178:	af00      	add	r7, sp, #0
 800617a:	4603      	mov	r3, r0
 800617c:	603a      	str	r2, [r7, #0]
 800617e:	71fb      	strb	r3, [r7, #7]
 8006180:	460b      	mov	r3, r1
 8006182:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800618a:	4b25      	ldr	r3, [pc, #148]	; (8006220 <SD_ioctl+0xac>)
 800618c:	781b      	ldrb	r3, [r3, #0]
 800618e:	b2db      	uxtb	r3, r3
 8006190:	f003 0301 	and.w	r3, r3, #1
 8006194:	2b00      	cmp	r3, #0
 8006196:	d001      	beq.n	800619c <SD_ioctl+0x28>
 8006198:	2303      	movs	r3, #3
 800619a:	e03c      	b.n	8006216 <SD_ioctl+0xa2>

  switch (cmd)
 800619c:	79bb      	ldrb	r3, [r7, #6]
 800619e:	2b03      	cmp	r3, #3
 80061a0:	d834      	bhi.n	800620c <SD_ioctl+0x98>
 80061a2:	a201      	add	r2, pc, #4	; (adr r2, 80061a8 <SD_ioctl+0x34>)
 80061a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a8:	080061b9 	.word	0x080061b9
 80061ac:	080061c1 	.word	0x080061c1
 80061b0:	080061d9 	.word	0x080061d9
 80061b4:	080061f3 	.word	0x080061f3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80061b8:	2300      	movs	r3, #0
 80061ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80061be:	e028      	b.n	8006212 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80061c0:	f107 030c 	add.w	r3, r7, #12
 80061c4:	4618      	mov	r0, r3
 80061c6:	f7ff fdd7 	bl	8005d78 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80061ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80061d0:	2300      	movs	r3, #0
 80061d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80061d6:	e01c      	b.n	8006212 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80061d8:	f107 030c 	add.w	r3, r7, #12
 80061dc:	4618      	mov	r0, r3
 80061de:	f7ff fdcb 	bl	8005d78 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80061e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80061ea:	2300      	movs	r3, #0
 80061ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80061f0:	e00f      	b.n	8006212 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80061f2:	f107 030c 	add.w	r3, r7, #12
 80061f6:	4618      	mov	r0, r3
 80061f8:	f7ff fdbe 	bl	8005d78 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80061fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061fe:	0a5a      	lsrs	r2, r3, #9
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006204:	2300      	movs	r3, #0
 8006206:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800620a:	e002      	b.n	8006212 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800620c:	2304      	movs	r3, #4
 800620e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8006212:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006216:	4618      	mov	r0, r3
 8006218:	3730      	adds	r7, #48	; 0x30
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
 800621e:	bf00      	nop
 8006220:	20000009 	.word	0x20000009

08006224 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b082      	sub	sp, #8
 8006228:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800622a:	2302      	movs	r3, #2
 800622c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800622e:	4b05      	ldr	r3, [pc, #20]	; (8006244 <BSP_SD_WriteCpltCallback+0x20>)
 8006230:	6818      	ldr	r0, [r3, #0]
 8006232:	1db9      	adds	r1, r7, #6
 8006234:	2300      	movs	r3, #0
 8006236:	2200      	movs	r2, #0
 8006238:	f003 fecc 	bl	8009fd4 <osMessageQueuePut>
#endif
}
 800623c:	bf00      	nop
 800623e:	3708      	adds	r7, #8
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	200000bc 	.word	0x200000bc

08006248 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800624e:	2301      	movs	r3, #1
 8006250:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 8006252:	4b05      	ldr	r3, [pc, #20]	; (8006268 <BSP_SD_ReadCpltCallback+0x20>)
 8006254:	6818      	ldr	r0, [r3, #0]
 8006256:	1db9      	adds	r1, r7, #6
 8006258:	2300      	movs	r3, #0
 800625a:	2200      	movs	r2, #0
 800625c:	f003 feba 	bl	8009fd4 <osMessageQueuePut>
#endif
}
 8006260:	bf00      	nop
 8006262:	3708      	adds	r7, #8
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}
 8006268:	200000bc 	.word	0x200000bc

0800626c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	4603      	mov	r3, r0
 8006274:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006276:	79fb      	ldrb	r3, [r7, #7]
 8006278:	4a08      	ldr	r2, [pc, #32]	; (800629c <disk_status+0x30>)
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	4413      	add	r3, r2
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	79fa      	ldrb	r2, [r7, #7]
 8006284:	4905      	ldr	r1, [pc, #20]	; (800629c <disk_status+0x30>)
 8006286:	440a      	add	r2, r1
 8006288:	7a12      	ldrb	r2, [r2, #8]
 800628a:	4610      	mov	r0, r2
 800628c:	4798      	blx	r3
 800628e:	4603      	mov	r3, r0
 8006290:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006292:	7bfb      	ldrb	r3, [r7, #15]
}
 8006294:	4618      	mov	r0, r3
 8006296:	3710      	adds	r7, #16
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}
 800629c:	200000e8 	.word	0x200000e8

080062a0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	4603      	mov	r3, r0
 80062a8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80062aa:	2300      	movs	r3, #0
 80062ac:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80062ae:	79fb      	ldrb	r3, [r7, #7]
 80062b0:	4a0d      	ldr	r2, [pc, #52]	; (80062e8 <disk_initialize+0x48>)
 80062b2:	5cd3      	ldrb	r3, [r2, r3]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d111      	bne.n	80062dc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80062b8:	79fb      	ldrb	r3, [r7, #7]
 80062ba:	4a0b      	ldr	r2, [pc, #44]	; (80062e8 <disk_initialize+0x48>)
 80062bc:	2101      	movs	r1, #1
 80062be:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80062c0:	79fb      	ldrb	r3, [r7, #7]
 80062c2:	4a09      	ldr	r2, [pc, #36]	; (80062e8 <disk_initialize+0x48>)
 80062c4:	009b      	lsls	r3, r3, #2
 80062c6:	4413      	add	r3, r2
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	79fa      	ldrb	r2, [r7, #7]
 80062ce:	4906      	ldr	r1, [pc, #24]	; (80062e8 <disk_initialize+0x48>)
 80062d0:	440a      	add	r2, r1
 80062d2:	7a12      	ldrb	r2, [r2, #8]
 80062d4:	4610      	mov	r0, r2
 80062d6:	4798      	blx	r3
 80062d8:	4603      	mov	r3, r0
 80062da:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80062dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3710      	adds	r7, #16
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	bf00      	nop
 80062e8:	200000e8 	.word	0x200000e8

080062ec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80062ec:	b590      	push	{r4, r7, lr}
 80062ee:	b087      	sub	sp, #28
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60b9      	str	r1, [r7, #8]
 80062f4:	607a      	str	r2, [r7, #4]
 80062f6:	603b      	str	r3, [r7, #0]
 80062f8:	4603      	mov	r3, r0
 80062fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80062fc:	7bfb      	ldrb	r3, [r7, #15]
 80062fe:	4a0a      	ldr	r2, [pc, #40]	; (8006328 <disk_read+0x3c>)
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	4413      	add	r3, r2
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	689c      	ldr	r4, [r3, #8]
 8006308:	7bfb      	ldrb	r3, [r7, #15]
 800630a:	4a07      	ldr	r2, [pc, #28]	; (8006328 <disk_read+0x3c>)
 800630c:	4413      	add	r3, r2
 800630e:	7a18      	ldrb	r0, [r3, #8]
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	68b9      	ldr	r1, [r7, #8]
 8006316:	47a0      	blx	r4
 8006318:	4603      	mov	r3, r0
 800631a:	75fb      	strb	r3, [r7, #23]
  return res;
 800631c:	7dfb      	ldrb	r3, [r7, #23]
}
 800631e:	4618      	mov	r0, r3
 8006320:	371c      	adds	r7, #28
 8006322:	46bd      	mov	sp, r7
 8006324:	bd90      	pop	{r4, r7, pc}
 8006326:	bf00      	nop
 8006328:	200000e8 	.word	0x200000e8

0800632c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800632c:	b590      	push	{r4, r7, lr}
 800632e:	b087      	sub	sp, #28
 8006330:	af00      	add	r7, sp, #0
 8006332:	60b9      	str	r1, [r7, #8]
 8006334:	607a      	str	r2, [r7, #4]
 8006336:	603b      	str	r3, [r7, #0]
 8006338:	4603      	mov	r3, r0
 800633a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800633c:	7bfb      	ldrb	r3, [r7, #15]
 800633e:	4a0a      	ldr	r2, [pc, #40]	; (8006368 <disk_write+0x3c>)
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	4413      	add	r3, r2
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	68dc      	ldr	r4, [r3, #12]
 8006348:	7bfb      	ldrb	r3, [r7, #15]
 800634a:	4a07      	ldr	r2, [pc, #28]	; (8006368 <disk_write+0x3c>)
 800634c:	4413      	add	r3, r2
 800634e:	7a18      	ldrb	r0, [r3, #8]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	68b9      	ldr	r1, [r7, #8]
 8006356:	47a0      	blx	r4
 8006358:	4603      	mov	r3, r0
 800635a:	75fb      	strb	r3, [r7, #23]
  return res;
 800635c:	7dfb      	ldrb	r3, [r7, #23]
}
 800635e:	4618      	mov	r0, r3
 8006360:	371c      	adds	r7, #28
 8006362:	46bd      	mov	sp, r7
 8006364:	bd90      	pop	{r4, r7, pc}
 8006366:	bf00      	nop
 8006368:	200000e8 	.word	0x200000e8

0800636c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	4603      	mov	r3, r0
 8006374:	603a      	str	r2, [r7, #0]
 8006376:	71fb      	strb	r3, [r7, #7]
 8006378:	460b      	mov	r3, r1
 800637a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800637c:	79fb      	ldrb	r3, [r7, #7]
 800637e:	4a09      	ldr	r2, [pc, #36]	; (80063a4 <disk_ioctl+0x38>)
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	4413      	add	r3, r2
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	691b      	ldr	r3, [r3, #16]
 8006388:	79fa      	ldrb	r2, [r7, #7]
 800638a:	4906      	ldr	r1, [pc, #24]	; (80063a4 <disk_ioctl+0x38>)
 800638c:	440a      	add	r2, r1
 800638e:	7a10      	ldrb	r0, [r2, #8]
 8006390:	79b9      	ldrb	r1, [r7, #6]
 8006392:	683a      	ldr	r2, [r7, #0]
 8006394:	4798      	blx	r3
 8006396:	4603      	mov	r3, r0
 8006398:	73fb      	strb	r3, [r7, #15]
  return res;
 800639a:	7bfb      	ldrb	r3, [r7, #15]
}
 800639c:	4618      	mov	r0, r3
 800639e:	3710      	adds	r7, #16
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}
 80063a4:	200000e8 	.word	0x200000e8

080063a8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80063a8:	b480      	push	{r7}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	3301      	adds	r3, #1
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80063b8:	89fb      	ldrh	r3, [r7, #14]
 80063ba:	021b      	lsls	r3, r3, #8
 80063bc:	b21a      	sxth	r2, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	b21b      	sxth	r3, r3
 80063c4:	4313      	orrs	r3, r2
 80063c6:	b21b      	sxth	r3, r3
 80063c8:	81fb      	strh	r3, [r7, #14]
	return rv;
 80063ca:	89fb      	ldrh	r3, [r7, #14]
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3714      	adds	r7, #20
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr

080063d8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80063d8:	b480      	push	{r7}
 80063da:	b085      	sub	sp, #20
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	3303      	adds	r3, #3
 80063e4:	781b      	ldrb	r3, [r3, #0]
 80063e6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	021b      	lsls	r3, r3, #8
 80063ec:	687a      	ldr	r2, [r7, #4]
 80063ee:	3202      	adds	r2, #2
 80063f0:	7812      	ldrb	r2, [r2, #0]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	021b      	lsls	r3, r3, #8
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	3201      	adds	r2, #1
 80063fe:	7812      	ldrb	r2, [r2, #0]
 8006400:	4313      	orrs	r3, r2
 8006402:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	021b      	lsls	r3, r3, #8
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	7812      	ldrb	r2, [r2, #0]
 800640c:	4313      	orrs	r3, r2
 800640e:	60fb      	str	r3, [r7, #12]
	return rv;
 8006410:	68fb      	ldr	r3, [r7, #12]
}
 8006412:	4618      	mov	r0, r3
 8006414:	3714      	adds	r7, #20
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr

0800641e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800641e:	b480      	push	{r7}
 8006420:	b083      	sub	sp, #12
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
 8006426:	460b      	mov	r3, r1
 8006428:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	1c5a      	adds	r2, r3, #1
 800642e:	607a      	str	r2, [r7, #4]
 8006430:	887a      	ldrh	r2, [r7, #2]
 8006432:	b2d2      	uxtb	r2, r2
 8006434:	701a      	strb	r2, [r3, #0]
 8006436:	887b      	ldrh	r3, [r7, #2]
 8006438:	0a1b      	lsrs	r3, r3, #8
 800643a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	1c5a      	adds	r2, r3, #1
 8006440:	607a      	str	r2, [r7, #4]
 8006442:	887a      	ldrh	r2, [r7, #2]
 8006444:	b2d2      	uxtb	r2, r2
 8006446:	701a      	strb	r2, [r3, #0]
}
 8006448:	bf00      	nop
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	1c5a      	adds	r2, r3, #1
 8006462:	607a      	str	r2, [r7, #4]
 8006464:	683a      	ldr	r2, [r7, #0]
 8006466:	b2d2      	uxtb	r2, r2
 8006468:	701a      	strb	r2, [r3, #0]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	0a1b      	lsrs	r3, r3, #8
 800646e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	1c5a      	adds	r2, r3, #1
 8006474:	607a      	str	r2, [r7, #4]
 8006476:	683a      	ldr	r2, [r7, #0]
 8006478:	b2d2      	uxtb	r2, r2
 800647a:	701a      	strb	r2, [r3, #0]
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	0a1b      	lsrs	r3, r3, #8
 8006480:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	1c5a      	adds	r2, r3, #1
 8006486:	607a      	str	r2, [r7, #4]
 8006488:	683a      	ldr	r2, [r7, #0]
 800648a:	b2d2      	uxtb	r2, r2
 800648c:	701a      	strb	r2, [r3, #0]
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	0a1b      	lsrs	r3, r3, #8
 8006492:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	1c5a      	adds	r2, r3, #1
 8006498:	607a      	str	r2, [r7, #4]
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	b2d2      	uxtb	r2, r2
 800649e:	701a      	strb	r2, [r3, #0]
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80064ac:	b480      	push	{r7}
 80064ae:	b087      	sub	sp, #28
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d00d      	beq.n	80064e2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80064c6:	693a      	ldr	r2, [r7, #16]
 80064c8:	1c53      	adds	r3, r2, #1
 80064ca:	613b      	str	r3, [r7, #16]
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	1c59      	adds	r1, r3, #1
 80064d0:	6179      	str	r1, [r7, #20]
 80064d2:	7812      	ldrb	r2, [r2, #0]
 80064d4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	3b01      	subs	r3, #1
 80064da:	607b      	str	r3, [r7, #4]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d1f1      	bne.n	80064c6 <mem_cpy+0x1a>
	}
}
 80064e2:	bf00      	nop
 80064e4:	371c      	adds	r7, #28
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr

080064ee <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80064ee:	b480      	push	{r7}
 80064f0:	b087      	sub	sp, #28
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	60f8      	str	r0, [r7, #12]
 80064f6:	60b9      	str	r1, [r7, #8]
 80064f8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	1c5a      	adds	r2, r3, #1
 8006502:	617a      	str	r2, [r7, #20]
 8006504:	68ba      	ldr	r2, [r7, #8]
 8006506:	b2d2      	uxtb	r2, r2
 8006508:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	3b01      	subs	r3, #1
 800650e:	607b      	str	r3, [r7, #4]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d1f3      	bne.n	80064fe <mem_set+0x10>
}
 8006516:	bf00      	nop
 8006518:	bf00      	nop
 800651a:	371c      	adds	r7, #28
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006524:	b480      	push	{r7}
 8006526:	b089      	sub	sp, #36	; 0x24
 8006528:	af00      	add	r7, sp, #0
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	61fb      	str	r3, [r7, #28]
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006538:	2300      	movs	r3, #0
 800653a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	1c5a      	adds	r2, r3, #1
 8006540:	61fa      	str	r2, [r7, #28]
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	4619      	mov	r1, r3
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	1c5a      	adds	r2, r3, #1
 800654a:	61ba      	str	r2, [r7, #24]
 800654c:	781b      	ldrb	r3, [r3, #0]
 800654e:	1acb      	subs	r3, r1, r3
 8006550:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	3b01      	subs	r3, #1
 8006556:	607b      	str	r3, [r7, #4]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d002      	beq.n	8006564 <mem_cmp+0x40>
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d0eb      	beq.n	800653c <mem_cmp+0x18>

	return r;
 8006564:	697b      	ldr	r3, [r7, #20]
}
 8006566:	4618      	mov	r0, r3
 8006568:	3724      	adds	r7, #36	; 0x24
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr

08006572 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006572:	b480      	push	{r7}
 8006574:	b083      	sub	sp, #12
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
 800657a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800657c:	e002      	b.n	8006584 <chk_chr+0x12>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	3301      	adds	r3, #1
 8006582:	607b      	str	r3, [r7, #4]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d005      	beq.n	8006598 <chk_chr+0x26>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	461a      	mov	r2, r3
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	4293      	cmp	r3, r2
 8006596:	d1f2      	bne.n	800657e <chk_chr+0xc>
	return *str;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	781b      	ldrb	r3, [r3, #0]
}
 800659c:	4618      	mov	r0, r3
 800659e:	370c      	adds	r7, #12
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr

080065a8 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d009      	beq.n	80065ca <lock_fs+0x22>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	695b      	ldr	r3, [r3, #20]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f003 f9bf 	bl	800993e <ff_req_grant>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d001      	beq.n	80065ca <lock_fs+0x22>
 80065c6:	2301      	movs	r3, #1
 80065c8:	e000      	b.n	80065cc <lock_fs+0x24>
 80065ca:	2300      	movs	r3, #0
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3708      	adds	r7, #8
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b082      	sub	sp, #8
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	460b      	mov	r3, r1
 80065de:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00d      	beq.n	8006602 <unlock_fs+0x2e>
 80065e6:	78fb      	ldrb	r3, [r7, #3]
 80065e8:	2b0c      	cmp	r3, #12
 80065ea:	d00a      	beq.n	8006602 <unlock_fs+0x2e>
 80065ec:	78fb      	ldrb	r3, [r7, #3]
 80065ee:	2b0b      	cmp	r3, #11
 80065f0:	d007      	beq.n	8006602 <unlock_fs+0x2e>
 80065f2:	78fb      	ldrb	r3, [r7, #3]
 80065f4:	2b0f      	cmp	r3, #15
 80065f6:	d004      	beq.n	8006602 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	4618      	mov	r0, r3
 80065fe:	f003 f9b3 	bl	8009968 <ff_rel_grant>
	}
}
 8006602:	bf00      	nop
 8006604:	3708      	adds	r7, #8
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
	...

0800660c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800660c:	b480      	push	{r7}
 800660e:	b085      	sub	sp, #20
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006616:	2300      	movs	r3, #0
 8006618:	60bb      	str	r3, [r7, #8]
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	60fb      	str	r3, [r7, #12]
 800661e:	e029      	b.n	8006674 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006620:	4a27      	ldr	r2, [pc, #156]	; (80066c0 <chk_lock+0xb4>)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	011b      	lsls	r3, r3, #4
 8006626:	4413      	add	r3, r2
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d01d      	beq.n	800666a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800662e:	4a24      	ldr	r2, [pc, #144]	; (80066c0 <chk_lock+0xb4>)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	011b      	lsls	r3, r3, #4
 8006634:	4413      	add	r3, r2
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	429a      	cmp	r2, r3
 800663e:	d116      	bne.n	800666e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006640:	4a1f      	ldr	r2, [pc, #124]	; (80066c0 <chk_lock+0xb4>)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	011b      	lsls	r3, r3, #4
 8006646:	4413      	add	r3, r2
 8006648:	3304      	adds	r3, #4
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006650:	429a      	cmp	r2, r3
 8006652:	d10c      	bne.n	800666e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006654:	4a1a      	ldr	r2, [pc, #104]	; (80066c0 <chk_lock+0xb4>)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	011b      	lsls	r3, r3, #4
 800665a:	4413      	add	r3, r2
 800665c:	3308      	adds	r3, #8
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006664:	429a      	cmp	r2, r3
 8006666:	d102      	bne.n	800666e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006668:	e007      	b.n	800667a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800666a:	2301      	movs	r3, #1
 800666c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	3301      	adds	r3, #1
 8006672:	60fb      	str	r3, [r7, #12]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2b01      	cmp	r3, #1
 8006678:	d9d2      	bls.n	8006620 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2b02      	cmp	r3, #2
 800667e:	d109      	bne.n	8006694 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d102      	bne.n	800668c <chk_lock+0x80>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	2b02      	cmp	r3, #2
 800668a:	d101      	bne.n	8006690 <chk_lock+0x84>
 800668c:	2300      	movs	r3, #0
 800668e:	e010      	b.n	80066b2 <chk_lock+0xa6>
 8006690:	2312      	movs	r3, #18
 8006692:	e00e      	b.n	80066b2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d108      	bne.n	80066ac <chk_lock+0xa0>
 800669a:	4a09      	ldr	r2, [pc, #36]	; (80066c0 <chk_lock+0xb4>)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	011b      	lsls	r3, r3, #4
 80066a0:	4413      	add	r3, r2
 80066a2:	330c      	adds	r3, #12
 80066a4:	881b      	ldrh	r3, [r3, #0]
 80066a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066aa:	d101      	bne.n	80066b0 <chk_lock+0xa4>
 80066ac:	2310      	movs	r3, #16
 80066ae:	e000      	b.n	80066b2 <chk_lock+0xa6>
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3714      	adds	r7, #20
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	200000c8 	.word	0x200000c8

080066c4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80066c4:	b480      	push	{r7}
 80066c6:	b083      	sub	sp, #12
 80066c8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80066ca:	2300      	movs	r3, #0
 80066cc:	607b      	str	r3, [r7, #4]
 80066ce:	e002      	b.n	80066d6 <enq_lock+0x12>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	3301      	adds	r3, #1
 80066d4:	607b      	str	r3, [r7, #4]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d806      	bhi.n	80066ea <enq_lock+0x26>
 80066dc:	4a09      	ldr	r2, [pc, #36]	; (8006704 <enq_lock+0x40>)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	011b      	lsls	r3, r3, #4
 80066e2:	4413      	add	r3, r2
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1f2      	bne.n	80066d0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	bf14      	ite	ne
 80066f0:	2301      	movne	r3, #1
 80066f2:	2300      	moveq	r3, #0
 80066f4:	b2db      	uxtb	r3, r3
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	370c      	adds	r7, #12
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop
 8006704:	200000c8 	.word	0x200000c8

08006708 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006708:	b480      	push	{r7}
 800670a:	b085      	sub	sp, #20
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006712:	2300      	movs	r3, #0
 8006714:	60fb      	str	r3, [r7, #12]
 8006716:	e01f      	b.n	8006758 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006718:	4a41      	ldr	r2, [pc, #260]	; (8006820 <inc_lock+0x118>)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	011b      	lsls	r3, r3, #4
 800671e:	4413      	add	r3, r2
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	429a      	cmp	r2, r3
 8006728:	d113      	bne.n	8006752 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800672a:	4a3d      	ldr	r2, [pc, #244]	; (8006820 <inc_lock+0x118>)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	011b      	lsls	r3, r3, #4
 8006730:	4413      	add	r3, r2
 8006732:	3304      	adds	r3, #4
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800673a:	429a      	cmp	r2, r3
 800673c:	d109      	bne.n	8006752 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800673e:	4a38      	ldr	r2, [pc, #224]	; (8006820 <inc_lock+0x118>)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	011b      	lsls	r3, r3, #4
 8006744:	4413      	add	r3, r2
 8006746:	3308      	adds	r3, #8
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800674e:	429a      	cmp	r2, r3
 8006750:	d006      	beq.n	8006760 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	3301      	adds	r3, #1
 8006756:	60fb      	str	r3, [r7, #12]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2b01      	cmp	r3, #1
 800675c:	d9dc      	bls.n	8006718 <inc_lock+0x10>
 800675e:	e000      	b.n	8006762 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006760:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2b02      	cmp	r3, #2
 8006766:	d132      	bne.n	80067ce <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006768:	2300      	movs	r3, #0
 800676a:	60fb      	str	r3, [r7, #12]
 800676c:	e002      	b.n	8006774 <inc_lock+0x6c>
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	3301      	adds	r3, #1
 8006772:	60fb      	str	r3, [r7, #12]
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2b01      	cmp	r3, #1
 8006778:	d806      	bhi.n	8006788 <inc_lock+0x80>
 800677a:	4a29      	ldr	r2, [pc, #164]	; (8006820 <inc_lock+0x118>)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	011b      	lsls	r3, r3, #4
 8006780:	4413      	add	r3, r2
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d1f2      	bne.n	800676e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2b02      	cmp	r3, #2
 800678c:	d101      	bne.n	8006792 <inc_lock+0x8a>
 800678e:	2300      	movs	r3, #0
 8006790:	e040      	b.n	8006814 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	4922      	ldr	r1, [pc, #136]	; (8006820 <inc_lock+0x118>)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	011b      	lsls	r3, r3, #4
 800679c:	440b      	add	r3, r1
 800679e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689a      	ldr	r2, [r3, #8]
 80067a4:	491e      	ldr	r1, [pc, #120]	; (8006820 <inc_lock+0x118>)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	011b      	lsls	r3, r3, #4
 80067aa:	440b      	add	r3, r1
 80067ac:	3304      	adds	r3, #4
 80067ae:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	695a      	ldr	r2, [r3, #20]
 80067b4:	491a      	ldr	r1, [pc, #104]	; (8006820 <inc_lock+0x118>)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	011b      	lsls	r3, r3, #4
 80067ba:	440b      	add	r3, r1
 80067bc:	3308      	adds	r3, #8
 80067be:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80067c0:	4a17      	ldr	r2, [pc, #92]	; (8006820 <inc_lock+0x118>)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	011b      	lsls	r3, r3, #4
 80067c6:	4413      	add	r3, r2
 80067c8:	330c      	adds	r3, #12
 80067ca:	2200      	movs	r2, #0
 80067cc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d009      	beq.n	80067e8 <inc_lock+0xe0>
 80067d4:	4a12      	ldr	r2, [pc, #72]	; (8006820 <inc_lock+0x118>)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	011b      	lsls	r3, r3, #4
 80067da:	4413      	add	r3, r2
 80067dc:	330c      	adds	r3, #12
 80067de:	881b      	ldrh	r3, [r3, #0]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d001      	beq.n	80067e8 <inc_lock+0xe0>
 80067e4:	2300      	movs	r3, #0
 80067e6:	e015      	b.n	8006814 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d108      	bne.n	8006800 <inc_lock+0xf8>
 80067ee:	4a0c      	ldr	r2, [pc, #48]	; (8006820 <inc_lock+0x118>)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	011b      	lsls	r3, r3, #4
 80067f4:	4413      	add	r3, r2
 80067f6:	330c      	adds	r3, #12
 80067f8:	881b      	ldrh	r3, [r3, #0]
 80067fa:	3301      	adds	r3, #1
 80067fc:	b29a      	uxth	r2, r3
 80067fe:	e001      	b.n	8006804 <inc_lock+0xfc>
 8006800:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006804:	4906      	ldr	r1, [pc, #24]	; (8006820 <inc_lock+0x118>)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	011b      	lsls	r3, r3, #4
 800680a:	440b      	add	r3, r1
 800680c:	330c      	adds	r3, #12
 800680e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	3301      	adds	r3, #1
}
 8006814:	4618      	mov	r0, r3
 8006816:	3714      	adds	r7, #20
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr
 8006820:	200000c8 	.word	0x200000c8

08006824 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006824:	b480      	push	{r7}
 8006826:	b085      	sub	sp, #20
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	3b01      	subs	r3, #1
 8006830:	607b      	str	r3, [r7, #4]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d825      	bhi.n	8006884 <dec_lock+0x60>
		n = Files[i].ctr;
 8006838:	4a17      	ldr	r2, [pc, #92]	; (8006898 <dec_lock+0x74>)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	011b      	lsls	r3, r3, #4
 800683e:	4413      	add	r3, r2
 8006840:	330c      	adds	r3, #12
 8006842:	881b      	ldrh	r3, [r3, #0]
 8006844:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006846:	89fb      	ldrh	r3, [r7, #14]
 8006848:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800684c:	d101      	bne.n	8006852 <dec_lock+0x2e>
 800684e:	2300      	movs	r3, #0
 8006850:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006852:	89fb      	ldrh	r3, [r7, #14]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <dec_lock+0x3a>
 8006858:	89fb      	ldrh	r3, [r7, #14]
 800685a:	3b01      	subs	r3, #1
 800685c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800685e:	4a0e      	ldr	r2, [pc, #56]	; (8006898 <dec_lock+0x74>)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	011b      	lsls	r3, r3, #4
 8006864:	4413      	add	r3, r2
 8006866:	330c      	adds	r3, #12
 8006868:	89fa      	ldrh	r2, [r7, #14]
 800686a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800686c:	89fb      	ldrh	r3, [r7, #14]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d105      	bne.n	800687e <dec_lock+0x5a>
 8006872:	4a09      	ldr	r2, [pc, #36]	; (8006898 <dec_lock+0x74>)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	011b      	lsls	r3, r3, #4
 8006878:	4413      	add	r3, r2
 800687a:	2200      	movs	r2, #0
 800687c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800687e:	2300      	movs	r3, #0
 8006880:	737b      	strb	r3, [r7, #13]
 8006882:	e001      	b.n	8006888 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006884:	2302      	movs	r3, #2
 8006886:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006888:	7b7b      	ldrb	r3, [r7, #13]
}
 800688a:	4618      	mov	r0, r3
 800688c:	3714      	adds	r7, #20
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr
 8006896:	bf00      	nop
 8006898:	200000c8 	.word	0x200000c8

0800689c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800689c:	b480      	push	{r7}
 800689e:	b085      	sub	sp, #20
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80068a4:	2300      	movs	r3, #0
 80068a6:	60fb      	str	r3, [r7, #12]
 80068a8:	e010      	b.n	80068cc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80068aa:	4a0d      	ldr	r2, [pc, #52]	; (80068e0 <clear_lock+0x44>)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	011b      	lsls	r3, r3, #4
 80068b0:	4413      	add	r3, r2
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d105      	bne.n	80068c6 <clear_lock+0x2a>
 80068ba:	4a09      	ldr	r2, [pc, #36]	; (80068e0 <clear_lock+0x44>)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	011b      	lsls	r3, r3, #4
 80068c0:	4413      	add	r3, r2
 80068c2:	2200      	movs	r2, #0
 80068c4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	3301      	adds	r3, #1
 80068ca:	60fb      	str	r3, [r7, #12]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d9eb      	bls.n	80068aa <clear_lock+0xe>
	}
}
 80068d2:	bf00      	nop
 80068d4:	bf00      	nop
 80068d6:	3714      	adds	r7, #20
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr
 80068e0:	200000c8 	.word	0x200000c8

080068e4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b086      	sub	sp, #24
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80068ec:	2300      	movs	r3, #0
 80068ee:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	78db      	ldrb	r3, [r3, #3]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d034      	beq.n	8006962 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068fc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	7858      	ldrb	r0, [r3, #1]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006908:	2301      	movs	r3, #1
 800690a:	697a      	ldr	r2, [r7, #20]
 800690c:	f7ff fd0e 	bl	800632c <disk_write>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d002      	beq.n	800691c <sync_window+0x38>
			res = FR_DISK_ERR;
 8006916:	2301      	movs	r3, #1
 8006918:	73fb      	strb	r3, [r7, #15]
 800691a:	e022      	b.n	8006962 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	1ad2      	subs	r2, r2, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800692e:	429a      	cmp	r2, r3
 8006930:	d217      	bcs.n	8006962 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	789b      	ldrb	r3, [r3, #2]
 8006936:	613b      	str	r3, [r7, #16]
 8006938:	e010      	b.n	800695c <sync_window+0x78>
					wsect += fs->fsize;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	4413      	add	r3, r2
 8006942:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	7858      	ldrb	r0, [r3, #1]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800694e:	2301      	movs	r3, #1
 8006950:	697a      	ldr	r2, [r7, #20]
 8006952:	f7ff fceb 	bl	800632c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	3b01      	subs	r3, #1
 800695a:	613b      	str	r3, [r7, #16]
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	2b01      	cmp	r3, #1
 8006960:	d8eb      	bhi.n	800693a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006962:	7bfb      	ldrb	r3, [r7, #15]
}
 8006964:	4618      	mov	r0, r3
 8006966:	3718      	adds	r7, #24
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}

0800696c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b084      	sub	sp, #16
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006976:	2300      	movs	r3, #0
 8006978:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800697e:	683a      	ldr	r2, [r7, #0]
 8006980:	429a      	cmp	r2, r3
 8006982:	d01b      	beq.n	80069bc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f7ff ffad 	bl	80068e4 <sync_window>
 800698a:	4603      	mov	r3, r0
 800698c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800698e:	7bfb      	ldrb	r3, [r7, #15]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d113      	bne.n	80069bc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	7858      	ldrb	r0, [r3, #1]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800699e:	2301      	movs	r3, #1
 80069a0:	683a      	ldr	r2, [r7, #0]
 80069a2:	f7ff fca3 	bl	80062ec <disk_read>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d004      	beq.n	80069b6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80069ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80069b0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	683a      	ldr	r2, [r7, #0]
 80069ba:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 80069bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3710      	adds	r7, #16
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
	...

080069c8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f7ff ff87 	bl	80068e4 <sync_window>
 80069d6:	4603      	mov	r3, r0
 80069d8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80069da:	7bfb      	ldrb	r3, [r7, #15]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d159      	bne.n	8006a94 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	2b03      	cmp	r3, #3
 80069e6:	d149      	bne.n	8006a7c <sync_fs+0xb4>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	791b      	ldrb	r3, [r3, #4]
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d145      	bne.n	8006a7c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	899b      	ldrh	r3, [r3, #12]
 80069fa:	461a      	mov	r2, r3
 80069fc:	2100      	movs	r1, #0
 80069fe:	f7ff fd76 	bl	80064ee <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	333c      	adds	r3, #60	; 0x3c
 8006a06:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006a0a:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f7ff fd05 	bl	800641e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	333c      	adds	r3, #60	; 0x3c
 8006a18:	4921      	ldr	r1, [pc, #132]	; (8006aa0 <sync_fs+0xd8>)
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f7ff fd1a 	bl	8006454 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	333c      	adds	r3, #60	; 0x3c
 8006a24:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006a28:	491e      	ldr	r1, [pc, #120]	; (8006aa4 <sync_fs+0xdc>)
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7ff fd12 	bl	8006454 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	333c      	adds	r3, #60	; 0x3c
 8006a34:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	69db      	ldr	r3, [r3, #28]
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	4610      	mov	r0, r2
 8006a40:	f7ff fd08 	bl	8006454 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	333c      	adds	r3, #60	; 0x3c
 8006a48:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	4619      	mov	r1, r3
 8006a52:	4610      	mov	r0, r2
 8006a54:	f7ff fcfe 	bl	8006454 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a5c:	1c5a      	adds	r2, r3, #1
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	7858      	ldrb	r0, [r3, #1]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a70:	2301      	movs	r3, #1
 8006a72:	f7ff fc5b 	bl	800632c <disk_write>
			fs->fsi_flag = 0;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	785b      	ldrb	r3, [r3, #1]
 8006a80:	2200      	movs	r2, #0
 8006a82:	2100      	movs	r1, #0
 8006a84:	4618      	mov	r0, r3
 8006a86:	f7ff fc71 	bl	800636c <disk_ioctl>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d001      	beq.n	8006a94 <sync_fs+0xcc>
 8006a90:	2301      	movs	r3, #1
 8006a92:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3710      	adds	r7, #16
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	41615252 	.word	0x41615252
 8006aa4:	61417272 	.word	0x61417272

08006aa8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	3b02      	subs	r3, #2
 8006ab6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a1b      	ldr	r3, [r3, #32]
 8006abc:	3b02      	subs	r3, #2
 8006abe:	683a      	ldr	r2, [r7, #0]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	d301      	bcc.n	8006ac8 <clust2sect+0x20>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	e008      	b.n	8006ada <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	895b      	ldrh	r3, [r3, #10]
 8006acc:	461a      	mov	r2, r3
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	fb03 f202 	mul.w	r2, r3, r2
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ad8:	4413      	add	r3, r2
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	370c      	adds	r7, #12
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr

08006ae6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006ae6:	b580      	push	{r7, lr}
 8006ae8:	b086      	sub	sp, #24
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	6078      	str	r0, [r7, #4]
 8006aee:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d904      	bls.n	8006b06 <get_fat+0x20>
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	6a1b      	ldr	r3, [r3, #32]
 8006b00:	683a      	ldr	r2, [r7, #0]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d302      	bcc.n	8006b0c <get_fat+0x26>
		val = 1;	/* Internal error */
 8006b06:	2301      	movs	r3, #1
 8006b08:	617b      	str	r3, [r7, #20]
 8006b0a:	e0bb      	b.n	8006c84 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006b0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006b10:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	781b      	ldrb	r3, [r3, #0]
 8006b16:	2b03      	cmp	r3, #3
 8006b18:	f000 8083 	beq.w	8006c22 <get_fat+0x13c>
 8006b1c:	2b03      	cmp	r3, #3
 8006b1e:	f300 80a7 	bgt.w	8006c70 <get_fat+0x18a>
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d002      	beq.n	8006b2c <get_fat+0x46>
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d056      	beq.n	8006bd8 <get_fat+0xf2>
 8006b2a:	e0a1      	b.n	8006c70 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	60fb      	str	r3, [r7, #12]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	085b      	lsrs	r3, r3, #1
 8006b34:	68fa      	ldr	r2, [r7, #12]
 8006b36:	4413      	add	r3, r2
 8006b38:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	899b      	ldrh	r3, [r3, #12]
 8006b42:	4619      	mov	r1, r3
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	fbb3 f3f1 	udiv	r3, r3, r1
 8006b4a:	4413      	add	r3, r2
 8006b4c:	4619      	mov	r1, r3
 8006b4e:	6938      	ldr	r0, [r7, #16]
 8006b50:	f7ff ff0c 	bl	800696c <move_window>
 8006b54:	4603      	mov	r3, r0
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	f040 808d 	bne.w	8006c76 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	1c5a      	adds	r2, r3, #1
 8006b60:	60fa      	str	r2, [r7, #12]
 8006b62:	693a      	ldr	r2, [r7, #16]
 8006b64:	8992      	ldrh	r2, [r2, #12]
 8006b66:	fbb3 f1f2 	udiv	r1, r3, r2
 8006b6a:	fb02 f201 	mul.w	r2, r2, r1
 8006b6e:	1a9b      	subs	r3, r3, r2
 8006b70:	693a      	ldr	r2, [r7, #16]
 8006b72:	4413      	add	r3, r2
 8006b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b78:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	899b      	ldrh	r3, [r3, #12]
 8006b82:	4619      	mov	r1, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	fbb3 f3f1 	udiv	r3, r3, r1
 8006b8a:	4413      	add	r3, r2
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	6938      	ldr	r0, [r7, #16]
 8006b90:	f7ff feec 	bl	800696c <move_window>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d16f      	bne.n	8006c7a <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	899b      	ldrh	r3, [r3, #12]
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	fbb3 f1f2 	udiv	r1, r3, r2
 8006ba6:	fb02 f201 	mul.w	r2, r2, r1
 8006baa:	1a9b      	subs	r3, r3, r2
 8006bac:	693a      	ldr	r2, [r7, #16]
 8006bae:	4413      	add	r3, r2
 8006bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bb4:	021b      	lsls	r3, r3, #8
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	f003 0301 	and.w	r3, r3, #1
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d002      	beq.n	8006bce <get_fat+0xe8>
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	091b      	lsrs	r3, r3, #4
 8006bcc:	e002      	b.n	8006bd4 <get_fat+0xee>
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bd4:	617b      	str	r3, [r7, #20]
			break;
 8006bd6:	e055      	b.n	8006c84 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	899b      	ldrh	r3, [r3, #12]
 8006be0:	085b      	lsrs	r3, r3, #1
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	4619      	mov	r1, r3
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	fbb3 f3f1 	udiv	r3, r3, r1
 8006bec:	4413      	add	r3, r2
 8006bee:	4619      	mov	r1, r3
 8006bf0:	6938      	ldr	r0, [r7, #16]
 8006bf2:	f7ff febb 	bl	800696c <move_window>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d140      	bne.n	8006c7e <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	005b      	lsls	r3, r3, #1
 8006c06:	693a      	ldr	r2, [r7, #16]
 8006c08:	8992      	ldrh	r2, [r2, #12]
 8006c0a:	fbb3 f0f2 	udiv	r0, r3, r2
 8006c0e:	fb02 f200 	mul.w	r2, r2, r0
 8006c12:	1a9b      	subs	r3, r3, r2
 8006c14:	440b      	add	r3, r1
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7ff fbc6 	bl	80063a8 <ld_word>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	617b      	str	r3, [r7, #20]
			break;
 8006c20:	e030      	b.n	8006c84 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	899b      	ldrh	r3, [r3, #12]
 8006c2a:	089b      	lsrs	r3, r3, #2
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	4619      	mov	r1, r3
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	fbb3 f3f1 	udiv	r3, r3, r1
 8006c36:	4413      	add	r3, r2
 8006c38:	4619      	mov	r1, r3
 8006c3a:	6938      	ldr	r0, [r7, #16]
 8006c3c:	f7ff fe96 	bl	800696c <move_window>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d11d      	bne.n	8006c82 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	693a      	ldr	r2, [r7, #16]
 8006c52:	8992      	ldrh	r2, [r2, #12]
 8006c54:	fbb3 f0f2 	udiv	r0, r3, r2
 8006c58:	fb02 f200 	mul.w	r2, r2, r0
 8006c5c:	1a9b      	subs	r3, r3, r2
 8006c5e:	440b      	add	r3, r1
 8006c60:	4618      	mov	r0, r3
 8006c62:	f7ff fbb9 	bl	80063d8 <ld_dword>
 8006c66:	4603      	mov	r3, r0
 8006c68:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006c6c:	617b      	str	r3, [r7, #20]
			break;
 8006c6e:	e009      	b.n	8006c84 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006c70:	2301      	movs	r3, #1
 8006c72:	617b      	str	r3, [r7, #20]
 8006c74:	e006      	b.n	8006c84 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006c76:	bf00      	nop
 8006c78:	e004      	b.n	8006c84 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006c7a:	bf00      	nop
 8006c7c:	e002      	b.n	8006c84 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006c7e:	bf00      	nop
 8006c80:	e000      	b.n	8006c84 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006c82:	bf00      	nop
		}
	}

	return val;
 8006c84:	697b      	ldr	r3, [r7, #20]
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3718      	adds	r7, #24
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}

08006c8e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006c8e:	b590      	push	{r4, r7, lr}
 8006c90:	b089      	sub	sp, #36	; 0x24
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	60f8      	str	r0, [r7, #12]
 8006c96:	60b9      	str	r1, [r7, #8]
 8006c98:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006c9a:	2302      	movs	r3, #2
 8006c9c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	f240 8102 	bls.w	8006eaa <put_fat+0x21c>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6a1b      	ldr	r3, [r3, #32]
 8006caa:	68ba      	ldr	r2, [r7, #8]
 8006cac:	429a      	cmp	r2, r3
 8006cae:	f080 80fc 	bcs.w	8006eaa <put_fat+0x21c>
		switch (fs->fs_type) {
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	2b03      	cmp	r3, #3
 8006cb8:	f000 80b6 	beq.w	8006e28 <put_fat+0x19a>
 8006cbc:	2b03      	cmp	r3, #3
 8006cbe:	f300 80fd 	bgt.w	8006ebc <put_fat+0x22e>
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d003      	beq.n	8006cce <put_fat+0x40>
 8006cc6:	2b02      	cmp	r3, #2
 8006cc8:	f000 8083 	beq.w	8006dd2 <put_fat+0x144>
 8006ccc:	e0f6      	b.n	8006ebc <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	61bb      	str	r3, [r7, #24]
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	085b      	lsrs	r3, r3, #1
 8006cd6:	69ba      	ldr	r2, [r7, #24]
 8006cd8:	4413      	add	r3, r2
 8006cda:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	899b      	ldrh	r3, [r3, #12]
 8006ce4:	4619      	mov	r1, r3
 8006ce6:	69bb      	ldr	r3, [r7, #24]
 8006ce8:	fbb3 f3f1 	udiv	r3, r3, r1
 8006cec:	4413      	add	r3, r2
 8006cee:	4619      	mov	r1, r3
 8006cf0:	68f8      	ldr	r0, [r7, #12]
 8006cf2:	f7ff fe3b 	bl	800696c <move_window>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006cfa:	7ffb      	ldrb	r3, [r7, #31]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f040 80d6 	bne.w	8006eae <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	1c5a      	adds	r2, r3, #1
 8006d0c:	61ba      	str	r2, [r7, #24]
 8006d0e:	68fa      	ldr	r2, [r7, #12]
 8006d10:	8992      	ldrh	r2, [r2, #12]
 8006d12:	fbb3 f0f2 	udiv	r0, r3, r2
 8006d16:	fb02 f200 	mul.w	r2, r2, r0
 8006d1a:	1a9b      	subs	r3, r3, r2
 8006d1c:	440b      	add	r3, r1
 8006d1e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	f003 0301 	and.w	r3, r3, #1
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d00d      	beq.n	8006d46 <put_fat+0xb8>
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	b25b      	sxtb	r3, r3
 8006d30:	f003 030f 	and.w	r3, r3, #15
 8006d34:	b25a      	sxtb	r2, r3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	011b      	lsls	r3, r3, #4
 8006d3c:	b25b      	sxtb	r3, r3
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	b25b      	sxtb	r3, r3
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	e001      	b.n	8006d4a <put_fat+0xbc>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2201      	movs	r2, #1
 8006d52:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	899b      	ldrh	r3, [r3, #12]
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	69bb      	ldr	r3, [r7, #24]
 8006d60:	fbb3 f3f1 	udiv	r3, r3, r1
 8006d64:	4413      	add	r3, r2
 8006d66:	4619      	mov	r1, r3
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f7ff fdff 	bl	800696c <move_window>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006d72:	7ffb      	ldrb	r3, [r7, #31]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	f040 809c 	bne.w	8006eb2 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	899b      	ldrh	r3, [r3, #12]
 8006d84:	461a      	mov	r2, r3
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	fbb3 f0f2 	udiv	r0, r3, r2
 8006d8c:	fb02 f200 	mul.w	r2, r2, r0
 8006d90:	1a9b      	subs	r3, r3, r2
 8006d92:	440b      	add	r3, r1
 8006d94:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	f003 0301 	and.w	r3, r3, #1
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d003      	beq.n	8006da8 <put_fat+0x11a>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	091b      	lsrs	r3, r3, #4
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	e00e      	b.n	8006dc6 <put_fat+0x138>
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	b25b      	sxtb	r3, r3
 8006dae:	f023 030f 	bic.w	r3, r3, #15
 8006db2:	b25a      	sxtb	r2, r3
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	0a1b      	lsrs	r3, r3, #8
 8006db8:	b25b      	sxtb	r3, r3
 8006dba:	f003 030f 	and.w	r3, r3, #15
 8006dbe:	b25b      	sxtb	r3, r3
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	b25b      	sxtb	r3, r3
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	697a      	ldr	r2, [r7, #20]
 8006dc8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2201      	movs	r2, #1
 8006dce:	70da      	strb	r2, [r3, #3]
			break;
 8006dd0:	e074      	b.n	8006ebc <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	899b      	ldrh	r3, [r3, #12]
 8006dda:	085b      	lsrs	r3, r3, #1
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	4619      	mov	r1, r3
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	fbb3 f3f1 	udiv	r3, r3, r1
 8006de6:	4413      	add	r3, r2
 8006de8:	4619      	mov	r1, r3
 8006dea:	68f8      	ldr	r0, [r7, #12]
 8006dec:	f7ff fdbe 	bl	800696c <move_window>
 8006df0:	4603      	mov	r3, r0
 8006df2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006df4:	7ffb      	ldrb	r3, [r7, #31]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d15d      	bne.n	8006eb6 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	005b      	lsls	r3, r3, #1
 8006e04:	68fa      	ldr	r2, [r7, #12]
 8006e06:	8992      	ldrh	r2, [r2, #12]
 8006e08:	fbb3 f0f2 	udiv	r0, r3, r2
 8006e0c:	fb02 f200 	mul.w	r2, r2, r0
 8006e10:	1a9b      	subs	r3, r3, r2
 8006e12:	440b      	add	r3, r1
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	b292      	uxth	r2, r2
 8006e18:	4611      	mov	r1, r2
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f7ff faff 	bl	800641e <st_word>
			fs->wflag = 1;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2201      	movs	r2, #1
 8006e24:	70da      	strb	r2, [r3, #3]
			break;
 8006e26:	e049      	b.n	8006ebc <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	899b      	ldrh	r3, [r3, #12]
 8006e30:	089b      	lsrs	r3, r3, #2
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	4619      	mov	r1, r3
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e3c:	4413      	add	r3, r2
 8006e3e:	4619      	mov	r1, r3
 8006e40:	68f8      	ldr	r0, [r7, #12]
 8006e42:	f7ff fd93 	bl	800696c <move_window>
 8006e46:	4603      	mov	r3, r0
 8006e48:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006e4a:	7ffb      	ldrb	r3, [r7, #31]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d134      	bne.n	8006eba <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	8992      	ldrh	r2, [r2, #12]
 8006e64:	fbb3 f0f2 	udiv	r0, r3, r2
 8006e68:	fb02 f200 	mul.w	r2, r2, r0
 8006e6c:	1a9b      	subs	r3, r3, r2
 8006e6e:	440b      	add	r3, r1
 8006e70:	4618      	mov	r0, r3
 8006e72:	f7ff fab1 	bl	80063d8 <ld_dword>
 8006e76:	4603      	mov	r3, r0
 8006e78:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006e7c:	4323      	orrs	r3, r4
 8006e7e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	8992      	ldrh	r2, [r2, #12]
 8006e8e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006e92:	fb02 f200 	mul.w	r2, r2, r0
 8006e96:	1a9b      	subs	r3, r3, r2
 8006e98:	440b      	add	r3, r1
 8006e9a:	6879      	ldr	r1, [r7, #4]
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f7ff fad9 	bl	8006454 <st_dword>
			fs->wflag = 1;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	70da      	strb	r2, [r3, #3]
			break;
 8006ea8:	e008      	b.n	8006ebc <put_fat+0x22e>
		}
	}
 8006eaa:	bf00      	nop
 8006eac:	e006      	b.n	8006ebc <put_fat+0x22e>
			if (res != FR_OK) break;
 8006eae:	bf00      	nop
 8006eb0:	e004      	b.n	8006ebc <put_fat+0x22e>
			if (res != FR_OK) break;
 8006eb2:	bf00      	nop
 8006eb4:	e002      	b.n	8006ebc <put_fat+0x22e>
			if (res != FR_OK) break;
 8006eb6:	bf00      	nop
 8006eb8:	e000      	b.n	8006ebc <put_fat+0x22e>
			if (res != FR_OK) break;
 8006eba:	bf00      	nop
	return res;
 8006ebc:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3724      	adds	r7, #36	; 0x24
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd90      	pop	{r4, r7, pc}

08006ec6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006ec6:	b580      	push	{r7, lr}
 8006ec8:	b088      	sub	sp, #32
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	60f8      	str	r0, [r7, #12]
 8006ece:	60b9      	str	r1, [r7, #8]
 8006ed0:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d904      	bls.n	8006eec <remove_chain+0x26>
 8006ee2:	69bb      	ldr	r3, [r7, #24]
 8006ee4:	6a1b      	ldr	r3, [r3, #32]
 8006ee6:	68ba      	ldr	r2, [r7, #8]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d301      	bcc.n	8006ef0 <remove_chain+0x2a>
 8006eec:	2302      	movs	r3, #2
 8006eee:	e04b      	b.n	8006f88 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d00c      	beq.n	8006f10 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006ef6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006efa:	6879      	ldr	r1, [r7, #4]
 8006efc:	69b8      	ldr	r0, [r7, #24]
 8006efe:	f7ff fec6 	bl	8006c8e <put_fat>
 8006f02:	4603      	mov	r3, r0
 8006f04:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006f06:	7ffb      	ldrb	r3, [r7, #31]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d001      	beq.n	8006f10 <remove_chain+0x4a>
 8006f0c:	7ffb      	ldrb	r3, [r7, #31]
 8006f0e:	e03b      	b.n	8006f88 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006f10:	68b9      	ldr	r1, [r7, #8]
 8006f12:	68f8      	ldr	r0, [r7, #12]
 8006f14:	f7ff fde7 	bl	8006ae6 <get_fat>
 8006f18:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d031      	beq.n	8006f84 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d101      	bne.n	8006f2a <remove_chain+0x64>
 8006f26:	2302      	movs	r3, #2
 8006f28:	e02e      	b.n	8006f88 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f30:	d101      	bne.n	8006f36 <remove_chain+0x70>
 8006f32:	2301      	movs	r3, #1
 8006f34:	e028      	b.n	8006f88 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8006f36:	2200      	movs	r2, #0
 8006f38:	68b9      	ldr	r1, [r7, #8]
 8006f3a:	69b8      	ldr	r0, [r7, #24]
 8006f3c:	f7ff fea7 	bl	8006c8e <put_fat>
 8006f40:	4603      	mov	r3, r0
 8006f42:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8006f44:	7ffb      	ldrb	r3, [r7, #31]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d001      	beq.n	8006f4e <remove_chain+0x88>
 8006f4a:	7ffb      	ldrb	r3, [r7, #31]
 8006f4c:	e01c      	b.n	8006f88 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8006f4e:	69bb      	ldr	r3, [r7, #24]
 8006f50:	69da      	ldr	r2, [r3, #28]
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	6a1b      	ldr	r3, [r3, #32]
 8006f56:	3b02      	subs	r3, #2
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d20b      	bcs.n	8006f74 <remove_chain+0xae>
			fs->free_clst++;
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	69db      	ldr	r3, [r3, #28]
 8006f60:	1c5a      	adds	r2, r3, #1
 8006f62:	69bb      	ldr	r3, [r7, #24]
 8006f64:	61da      	str	r2, [r3, #28]
			fs->fsi_flag |= 1;
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	791b      	ldrb	r3, [r3, #4]
 8006f6a:	f043 0301 	orr.w	r3, r3, #1
 8006f6e:	b2da      	uxtb	r2, r3
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	6a1b      	ldr	r3, [r3, #32]
 8006f7c:	68ba      	ldr	r2, [r7, #8]
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d3c6      	bcc.n	8006f10 <remove_chain+0x4a>
 8006f82:	e000      	b.n	8006f86 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006f84:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3720      	adds	r7, #32
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b088      	sub	sp, #32
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10d      	bne.n	8006fc2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	699b      	ldr	r3, [r3, #24]
 8006faa:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d004      	beq.n	8006fbc <create_chain+0x2c>
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	69ba      	ldr	r2, [r7, #24]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d31b      	bcc.n	8006ff4 <create_chain+0x64>
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	61bb      	str	r3, [r7, #24]
 8006fc0:	e018      	b.n	8006ff4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006fc2:	6839      	ldr	r1, [r7, #0]
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f7ff fd8e 	bl	8006ae6 <get_fat>
 8006fca:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d801      	bhi.n	8006fd6 <create_chain+0x46>
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e070      	b.n	80070b8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fdc:	d101      	bne.n	8006fe2 <create_chain+0x52>
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	e06a      	b.n	80070b8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	68fa      	ldr	r2, [r7, #12]
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d201      	bcs.n	8006ff0 <create_chain+0x60>
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	e063      	b.n	80070b8 <create_chain+0x128>
		scl = clst;
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	6a1b      	ldr	r3, [r3, #32]
 8007002:	69fa      	ldr	r2, [r7, #28]
 8007004:	429a      	cmp	r2, r3
 8007006:	d307      	bcc.n	8007018 <create_chain+0x88>
				ncl = 2;
 8007008:	2302      	movs	r3, #2
 800700a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800700c:	69fa      	ldr	r2, [r7, #28]
 800700e:	69bb      	ldr	r3, [r7, #24]
 8007010:	429a      	cmp	r2, r3
 8007012:	d901      	bls.n	8007018 <create_chain+0x88>
 8007014:	2300      	movs	r3, #0
 8007016:	e04f      	b.n	80070b8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007018:	69f9      	ldr	r1, [r7, #28]
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7ff fd63 	bl	8006ae6 <get_fat>
 8007020:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d00e      	beq.n	8007046 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2b01      	cmp	r3, #1
 800702c:	d003      	beq.n	8007036 <create_chain+0xa6>
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007034:	d101      	bne.n	800703a <create_chain+0xaa>
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	e03e      	b.n	80070b8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800703a:	69fa      	ldr	r2, [r7, #28]
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	429a      	cmp	r2, r3
 8007040:	d1da      	bne.n	8006ff8 <create_chain+0x68>
 8007042:	2300      	movs	r3, #0
 8007044:	e038      	b.n	80070b8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007046:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007048:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800704c:	69f9      	ldr	r1, [r7, #28]
 800704e:	6938      	ldr	r0, [r7, #16]
 8007050:	f7ff fe1d 	bl	8006c8e <put_fat>
 8007054:	4603      	mov	r3, r0
 8007056:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007058:	7dfb      	ldrb	r3, [r7, #23]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d109      	bne.n	8007072 <create_chain+0xe2>
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d006      	beq.n	8007072 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007064:	69fa      	ldr	r2, [r7, #28]
 8007066:	6839      	ldr	r1, [r7, #0]
 8007068:	6938      	ldr	r0, [r7, #16]
 800706a:	f7ff fe10 	bl	8006c8e <put_fat>
 800706e:	4603      	mov	r3, r0
 8007070:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007072:	7dfb      	ldrb	r3, [r7, #23]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d116      	bne.n	80070a6 <create_chain+0x116>
		fs->last_clst = ncl;
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	69fa      	ldr	r2, [r7, #28]
 800707c:	619a      	str	r2, [r3, #24]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	69da      	ldr	r2, [r3, #28]
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	6a1b      	ldr	r3, [r3, #32]
 8007086:	3b02      	subs	r3, #2
 8007088:	429a      	cmp	r2, r3
 800708a:	d804      	bhi.n	8007096 <create_chain+0x106>
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	69db      	ldr	r3, [r3, #28]
 8007090:	1e5a      	subs	r2, r3, #1
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	61da      	str	r2, [r3, #28]
		fs->fsi_flag |= 1;
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	791b      	ldrb	r3, [r3, #4]
 800709a:	f043 0301 	orr.w	r3, r3, #1
 800709e:	b2da      	uxtb	r2, r3
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	711a      	strb	r2, [r3, #4]
 80070a4:	e007      	b.n	80070b6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80070a6:	7dfb      	ldrb	r3, [r7, #23]
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d102      	bne.n	80070b2 <create_chain+0x122>
 80070ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80070b0:	e000      	b.n	80070b4 <create_chain+0x124>
 80070b2:	2301      	movs	r3, #1
 80070b4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80070b6:	69fb      	ldr	r3, [r7, #28]
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3720      	adds	r7, #32
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}

080070c0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b087      	sub	sp, #28
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070d4:	3304      	adds	r3, #4
 80070d6:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	899b      	ldrh	r3, [r3, #12]
 80070dc:	461a      	mov	r2, r3
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80070e4:	68fa      	ldr	r2, [r7, #12]
 80070e6:	8952      	ldrh	r2, [r2, #10]
 80070e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80070ec:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	1d1a      	adds	r2, r3, #4
 80070f2:	613a      	str	r2, [r7, #16]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d101      	bne.n	8007102 <clmt_clust+0x42>
 80070fe:	2300      	movs	r3, #0
 8007100:	e010      	b.n	8007124 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8007102:	697a      	ldr	r2, [r7, #20]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	429a      	cmp	r2, r3
 8007108:	d307      	bcc.n	800711a <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800710a:	697a      	ldr	r2, [r7, #20]
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	1ad3      	subs	r3, r2, r3
 8007110:	617b      	str	r3, [r7, #20]
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	3304      	adds	r3, #4
 8007116:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007118:	e7e9      	b.n	80070ee <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800711a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	4413      	add	r3, r2
}
 8007124:	4618      	mov	r0, r3
 8007126:	371c      	adds	r7, #28
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b086      	sub	sp, #24
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 8007138:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007146:	d204      	bcs.n	8007152 <dir_sdi+0x22>
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	f003 031f 	and.w	r3, r3, #31
 800714e:	2b00      	cmp	r3, #0
 8007150:	d001      	beq.n	8007156 <dir_sdi+0x26>
		return FR_INT_ERR;
 8007152:	2302      	movs	r3, #2
 8007154:	e071      	b.n	800723a <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	683a      	ldr	r2, [r7, #0]
 800715a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d106      	bne.n	8007176 <dir_sdi+0x46>
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	2b02      	cmp	r3, #2
 800716e:	d902      	bls.n	8007176 <dir_sdi+0x46>
		clst = fs->dirbase;
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007174:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d10c      	bne.n	8007196 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	095b      	lsrs	r3, r3, #5
 8007180:	693a      	ldr	r2, [r7, #16]
 8007182:	8912      	ldrh	r2, [r2, #8]
 8007184:	4293      	cmp	r3, r2
 8007186:	d301      	bcc.n	800718c <dir_sdi+0x5c>
 8007188:	2302      	movs	r3, #2
 800718a:	e056      	b.n	800723a <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	61da      	str	r2, [r3, #28]
 8007194:	e02d      	b.n	80071f2 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	895b      	ldrh	r3, [r3, #10]
 800719a:	461a      	mov	r2, r3
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	899b      	ldrh	r3, [r3, #12]
 80071a0:	fb03 f302 	mul.w	r3, r3, r2
 80071a4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80071a6:	e019      	b.n	80071dc <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6979      	ldr	r1, [r7, #20]
 80071ac:	4618      	mov	r0, r3
 80071ae:	f7ff fc9a 	bl	8006ae6 <get_fat>
 80071b2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071ba:	d101      	bne.n	80071c0 <dir_sdi+0x90>
 80071bc:	2301      	movs	r3, #1
 80071be:	e03c      	b.n	800723a <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d904      	bls.n	80071d0 <dir_sdi+0xa0>
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	697a      	ldr	r2, [r7, #20]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d301      	bcc.n	80071d4 <dir_sdi+0xa4>
 80071d0:	2302      	movs	r3, #2
 80071d2:	e032      	b.n	800723a <dir_sdi+0x10a>
			ofs -= csz;
 80071d4:	683a      	ldr	r2, [r7, #0]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	1ad3      	subs	r3, r2, r3
 80071da:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80071dc:	683a      	ldr	r2, [r7, #0]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d2e1      	bcs.n	80071a8 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80071e4:	6979      	ldr	r1, [r7, #20]
 80071e6:	6938      	ldr	r0, [r7, #16]
 80071e8:	f7ff fc5e 	bl	8006aa8 <clust2sect>
 80071ec:	4602      	mov	r2, r0
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	697a      	ldr	r2, [r7, #20]
 80071f6:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	69db      	ldr	r3, [r3, #28]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d101      	bne.n	8007204 <dir_sdi+0xd4>
 8007200:	2302      	movs	r3, #2
 8007202:	e01a      	b.n	800723a <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	69da      	ldr	r2, [r3, #28]
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	899b      	ldrh	r3, [r3, #12]
 800720c:	4619      	mov	r1, r3
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	fbb3 f3f1 	udiv	r3, r3, r1
 8007214:	441a      	add	r2, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	899b      	ldrh	r3, [r3, #12]
 8007224:	461a      	mov	r2, r3
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	fbb3 f0f2 	udiv	r0, r3, r2
 800722c:	fb02 f200 	mul.w	r2, r2, r0
 8007230:	1a9b      	subs	r3, r3, r2
 8007232:	18ca      	adds	r2, r1, r3
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	3718      	adds	r7, #24
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}

08007242 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007242:	b580      	push	{r7, lr}
 8007244:	b086      	sub	sp, #24
 8007246:	af00      	add	r7, sp, #0
 8007248:	6078      	str	r0, [r7, #4]
 800724a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	695b      	ldr	r3, [r3, #20]
 8007256:	3320      	adds	r3, #32
 8007258:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	69db      	ldr	r3, [r3, #28]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d003      	beq.n	800726a <dir_next+0x28>
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007268:	d301      	bcc.n	800726e <dir_next+0x2c>
 800726a:	2304      	movs	r3, #4
 800726c:	e0bb      	b.n	80073e6 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	899b      	ldrh	r3, [r3, #12]
 8007272:	461a      	mov	r2, r3
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	fbb3 f1f2 	udiv	r1, r3, r2
 800727a:	fb02 f201 	mul.w	r2, r2, r1
 800727e:	1a9b      	subs	r3, r3, r2
 8007280:	2b00      	cmp	r3, #0
 8007282:	f040 809d 	bne.w	80073c0 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	69db      	ldr	r3, [r3, #28]
 800728a:	1c5a      	adds	r2, r3, #1
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	699b      	ldr	r3, [r3, #24]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10b      	bne.n	80072b0 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	095b      	lsrs	r3, r3, #5
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	8912      	ldrh	r2, [r2, #8]
 80072a0:	4293      	cmp	r3, r2
 80072a2:	f0c0 808d 	bcc.w	80073c0 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	61da      	str	r2, [r3, #28]
 80072ac:	2304      	movs	r3, #4
 80072ae:	e09a      	b.n	80073e6 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	899b      	ldrh	r3, [r3, #12]
 80072b4:	461a      	mov	r2, r3
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	8952      	ldrh	r2, [r2, #10]
 80072c0:	3a01      	subs	r2, #1
 80072c2:	4013      	ands	r3, r2
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d17b      	bne.n	80073c0 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80072c8:	687a      	ldr	r2, [r7, #4]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	699b      	ldr	r3, [r3, #24]
 80072ce:	4619      	mov	r1, r3
 80072d0:	4610      	mov	r0, r2
 80072d2:	f7ff fc08 	bl	8006ae6 <get_fat>
 80072d6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d801      	bhi.n	80072e2 <dir_next+0xa0>
 80072de:	2302      	movs	r3, #2
 80072e0:	e081      	b.n	80073e6 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80072e8:	d101      	bne.n	80072ee <dir_next+0xac>
 80072ea:	2301      	movs	r3, #1
 80072ec:	e07b      	b.n	80073e6 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	697a      	ldr	r2, [r7, #20]
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d359      	bcc.n	80073ac <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d104      	bne.n	8007308 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	61da      	str	r2, [r3, #28]
 8007304:	2304      	movs	r3, #4
 8007306:	e06e      	b.n	80073e6 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	699b      	ldr	r3, [r3, #24]
 800730e:	4619      	mov	r1, r3
 8007310:	4610      	mov	r0, r2
 8007312:	f7ff fe3d 	bl	8006f90 <create_chain>
 8007316:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d101      	bne.n	8007322 <dir_next+0xe0>
 800731e:	2307      	movs	r3, #7
 8007320:	e061      	b.n	80073e6 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	2b01      	cmp	r3, #1
 8007326:	d101      	bne.n	800732c <dir_next+0xea>
 8007328:	2302      	movs	r3, #2
 800732a:	e05c      	b.n	80073e6 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007332:	d101      	bne.n	8007338 <dir_next+0xf6>
 8007334:	2301      	movs	r3, #1
 8007336:	e056      	b.n	80073e6 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007338:	68f8      	ldr	r0, [r7, #12]
 800733a:	f7ff fad3 	bl	80068e4 <sync_window>
 800733e:	4603      	mov	r3, r0
 8007340:	2b00      	cmp	r3, #0
 8007342:	d001      	beq.n	8007348 <dir_next+0x106>
 8007344:	2301      	movs	r3, #1
 8007346:	e04e      	b.n	80073e6 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	899b      	ldrh	r3, [r3, #12]
 8007352:	461a      	mov	r2, r3
 8007354:	2100      	movs	r1, #0
 8007356:	f7ff f8ca 	bl	80064ee <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800735a:	2300      	movs	r3, #0
 800735c:	613b      	str	r3, [r7, #16]
 800735e:	6979      	ldr	r1, [r7, #20]
 8007360:	68f8      	ldr	r0, [r7, #12]
 8007362:	f7ff fba1 	bl	8006aa8 <clust2sect>
 8007366:	4602      	mov	r2, r0
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	639a      	str	r2, [r3, #56]	; 0x38
 800736c:	e012      	b.n	8007394 <dir_next+0x152>
						fs->wflag = 1;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2201      	movs	r2, #1
 8007372:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007374:	68f8      	ldr	r0, [r7, #12]
 8007376:	f7ff fab5 	bl	80068e4 <sync_window>
 800737a:	4603      	mov	r3, r0
 800737c:	2b00      	cmp	r3, #0
 800737e:	d001      	beq.n	8007384 <dir_next+0x142>
 8007380:	2301      	movs	r3, #1
 8007382:	e030      	b.n	80073e6 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	3301      	adds	r3, #1
 8007388:	613b      	str	r3, [r7, #16]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800738e:	1c5a      	adds	r2, r3, #1
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	639a      	str	r2, [r3, #56]	; 0x38
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	895b      	ldrh	r3, [r3, #10]
 8007398:	461a      	mov	r2, r3
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	4293      	cmp	r3, r2
 800739e:	d3e6      	bcc.n	800736e <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	1ad2      	subs	r2, r2, r3
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	639a      	str	r2, [r3, #56]	; 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	697a      	ldr	r2, [r7, #20]
 80073b0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80073b2:	6979      	ldr	r1, [r7, #20]
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f7ff fb77 	bl	8006aa8 <clust2sect>
 80073ba:	4602      	mov	r2, r0
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	68ba      	ldr	r2, [r7, #8]
 80073c4:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	899b      	ldrh	r3, [r3, #12]
 80073d0:	461a      	mov	r2, r3
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	fbb3 f0f2 	udiv	r0, r3, r2
 80073d8:	fb02 f200 	mul.w	r2, r2, r0
 80073dc:	1a9b      	subs	r3, r3, r2
 80073de:	18ca      	adds	r2, r1, r3
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80073e4:	2300      	movs	r3, #0
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3718      	adds	r7, #24
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}

080073ee <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80073ee:	b580      	push	{r7, lr}
 80073f0:	b086      	sub	sp, #24
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	6078      	str	r0, [r7, #4]
 80073f6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80073fe:	2100      	movs	r1, #0
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f7ff fe95 	bl	8007130 <dir_sdi>
 8007406:	4603      	mov	r3, r0
 8007408:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800740a:	7dfb      	ldrb	r3, [r7, #23]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d12b      	bne.n	8007468 <dir_alloc+0x7a>
		n = 0;
 8007410:	2300      	movs	r3, #0
 8007412:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	69db      	ldr	r3, [r3, #28]
 8007418:	4619      	mov	r1, r3
 800741a:	68f8      	ldr	r0, [r7, #12]
 800741c:	f7ff faa6 	bl	800696c <move_window>
 8007420:	4603      	mov	r3, r0
 8007422:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007424:	7dfb      	ldrb	r3, [r7, #23]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d11d      	bne.n	8007466 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a1b      	ldr	r3, [r3, #32]
 800742e:	781b      	ldrb	r3, [r3, #0]
 8007430:	2be5      	cmp	r3, #229	; 0xe5
 8007432:	d004      	beq.n	800743e <dir_alloc+0x50>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6a1b      	ldr	r3, [r3, #32]
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d107      	bne.n	800744e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	3301      	adds	r3, #1
 8007442:	613b      	str	r3, [r7, #16]
 8007444:	693a      	ldr	r2, [r7, #16]
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	429a      	cmp	r2, r3
 800744a:	d102      	bne.n	8007452 <dir_alloc+0x64>
 800744c:	e00c      	b.n	8007468 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800744e:	2300      	movs	r3, #0
 8007450:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007452:	2101      	movs	r1, #1
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f7ff fef4 	bl	8007242 <dir_next>
 800745a:	4603      	mov	r3, r0
 800745c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800745e:	7dfb      	ldrb	r3, [r7, #23]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d0d7      	beq.n	8007414 <dir_alloc+0x26>
 8007464:	e000      	b.n	8007468 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007466:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007468:	7dfb      	ldrb	r3, [r7, #23]
 800746a:	2b04      	cmp	r3, #4
 800746c:	d101      	bne.n	8007472 <dir_alloc+0x84>
 800746e:	2307      	movs	r3, #7
 8007470:	75fb      	strb	r3, [r7, #23]
	return res;
 8007472:	7dfb      	ldrb	r3, [r7, #23]
}
 8007474:	4618      	mov	r0, r3
 8007476:	3718      	adds	r7, #24
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	331a      	adds	r3, #26
 800748a:	4618      	mov	r0, r3
 800748c:	f7fe ff8c 	bl	80063a8 <ld_word>
 8007490:	4603      	mov	r3, r0
 8007492:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	2b03      	cmp	r3, #3
 800749a:	d109      	bne.n	80074b0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	3314      	adds	r3, #20
 80074a0:	4618      	mov	r0, r3
 80074a2:	f7fe ff81 	bl	80063a8 <ld_word>
 80074a6:	4603      	mov	r3, r0
 80074a8:	041b      	lsls	r3, r3, #16
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	4313      	orrs	r3, r2
 80074ae:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80074b0:	68fb      	ldr	r3, [r7, #12]
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3710      	adds	r7, #16
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}

080074ba <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80074ba:	b580      	push	{r7, lr}
 80074bc:	b084      	sub	sp, #16
 80074be:	af00      	add	r7, sp, #0
 80074c0:	60f8      	str	r0, [r7, #12]
 80074c2:	60b9      	str	r1, [r7, #8]
 80074c4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	331a      	adds	r3, #26
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	b292      	uxth	r2, r2
 80074ce:	4611      	mov	r1, r2
 80074d0:	4618      	mov	r0, r3
 80074d2:	f7fe ffa4 	bl	800641e <st_word>
	if (fs->fs_type == FS_FAT32) {
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	2b03      	cmp	r3, #3
 80074dc:	d109      	bne.n	80074f2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	f103 0214 	add.w	r2, r3, #20
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	0c1b      	lsrs	r3, r3, #16
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	4619      	mov	r1, r3
 80074ec:	4610      	mov	r0, r2
 80074ee:	f7fe ff96 	bl	800641e <st_word>
	}
}
 80074f2:	bf00      	nop
 80074f4:	3710      	adds	r7, #16
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
	...

080074fc <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80074fc:	b590      	push	{r4, r7, lr}
 80074fe:	b087      	sub	sp, #28
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	331a      	adds	r3, #26
 800750a:	4618      	mov	r0, r3
 800750c:	f7fe ff4c 	bl	80063a8 <ld_word>
 8007510:	4603      	mov	r3, r0
 8007512:	2b00      	cmp	r3, #0
 8007514:	d001      	beq.n	800751a <cmp_lfn+0x1e>
 8007516:	2300      	movs	r3, #0
 8007518:	e059      	b.n	80075ce <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007522:	1e5a      	subs	r2, r3, #1
 8007524:	4613      	mov	r3, r2
 8007526:	005b      	lsls	r3, r3, #1
 8007528:	4413      	add	r3, r2
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	4413      	add	r3, r2
 800752e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007530:	2301      	movs	r3, #1
 8007532:	81fb      	strh	r3, [r7, #14]
 8007534:	2300      	movs	r3, #0
 8007536:	613b      	str	r3, [r7, #16]
 8007538:	e033      	b.n	80075a2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800753a:	4a27      	ldr	r2, [pc, #156]	; (80075d8 <cmp_lfn+0xdc>)
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	4413      	add	r3, r2
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	461a      	mov	r2, r3
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	4413      	add	r3, r2
 8007548:	4618      	mov	r0, r3
 800754a:	f7fe ff2d 	bl	80063a8 <ld_word>
 800754e:	4603      	mov	r3, r0
 8007550:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8007552:	89fb      	ldrh	r3, [r7, #14]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d01a      	beq.n	800758e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	2bfe      	cmp	r3, #254	; 0xfe
 800755c:	d812      	bhi.n	8007584 <cmp_lfn+0x88>
 800755e:	89bb      	ldrh	r3, [r7, #12]
 8007560:	4618      	mov	r0, r3
 8007562:	f002 f93b 	bl	80097dc <ff_wtoupper>
 8007566:	4603      	mov	r3, r0
 8007568:	461c      	mov	r4, r3
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	1c5a      	adds	r2, r3, #1
 800756e:	617a      	str	r2, [r7, #20]
 8007570:	005b      	lsls	r3, r3, #1
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	4413      	add	r3, r2
 8007576:	881b      	ldrh	r3, [r3, #0]
 8007578:	4618      	mov	r0, r3
 800757a:	f002 f92f 	bl	80097dc <ff_wtoupper>
 800757e:	4603      	mov	r3, r0
 8007580:	429c      	cmp	r4, r3
 8007582:	d001      	beq.n	8007588 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8007584:	2300      	movs	r3, #0
 8007586:	e022      	b.n	80075ce <cmp_lfn+0xd2>
			}
			wc = uc;
 8007588:	89bb      	ldrh	r3, [r7, #12]
 800758a:	81fb      	strh	r3, [r7, #14]
 800758c:	e006      	b.n	800759c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800758e:	89bb      	ldrh	r3, [r7, #12]
 8007590:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007594:	4293      	cmp	r3, r2
 8007596:	d001      	beq.n	800759c <cmp_lfn+0xa0>
 8007598:	2300      	movs	r3, #0
 800759a:	e018      	b.n	80075ce <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	3301      	adds	r3, #1
 80075a0:	613b      	str	r3, [r7, #16]
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	2b0c      	cmp	r3, #12
 80075a6:	d9c8      	bls.n	800753a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00b      	beq.n	80075cc <cmp_lfn+0xd0>
 80075b4:	89fb      	ldrh	r3, [r7, #14]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d008      	beq.n	80075cc <cmp_lfn+0xd0>
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	005b      	lsls	r3, r3, #1
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	4413      	add	r3, r2
 80075c2:	881b      	ldrh	r3, [r3, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d001      	beq.n	80075cc <cmp_lfn+0xd0>
 80075c8:	2300      	movs	r3, #0
 80075ca:	e000      	b.n	80075ce <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80075cc:	2301      	movs	r3, #1
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	371c      	adds	r7, #28
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd90      	pop	{r4, r7, pc}
 80075d6:	bf00      	nop
 80075d8:	0800d4d0 	.word	0x0800d4d0

080075dc <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b088      	sub	sp, #32
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	4611      	mov	r1, r2
 80075e8:	461a      	mov	r2, r3
 80075ea:	460b      	mov	r3, r1
 80075ec:	71fb      	strb	r3, [r7, #7]
 80075ee:	4613      	mov	r3, r2
 80075f0:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	330d      	adds	r3, #13
 80075f6:	79ba      	ldrb	r2, [r7, #6]
 80075f8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	330b      	adds	r3, #11
 80075fe:	220f      	movs	r2, #15
 8007600:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	330c      	adds	r3, #12
 8007606:	2200      	movs	r2, #0
 8007608:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	331a      	adds	r3, #26
 800760e:	2100      	movs	r1, #0
 8007610:	4618      	mov	r0, r3
 8007612:	f7fe ff04 	bl	800641e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8007616:	79fb      	ldrb	r3, [r7, #7]
 8007618:	1e5a      	subs	r2, r3, #1
 800761a:	4613      	mov	r3, r2
 800761c:	005b      	lsls	r3, r3, #1
 800761e:	4413      	add	r3, r2
 8007620:	009b      	lsls	r3, r3, #2
 8007622:	4413      	add	r3, r2
 8007624:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8007626:	2300      	movs	r3, #0
 8007628:	82fb      	strh	r3, [r7, #22]
 800762a:	2300      	movs	r3, #0
 800762c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800762e:	8afb      	ldrh	r3, [r7, #22]
 8007630:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007634:	4293      	cmp	r3, r2
 8007636:	d007      	beq.n	8007648 <put_lfn+0x6c>
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	1c5a      	adds	r2, r3, #1
 800763c:	61fa      	str	r2, [r7, #28]
 800763e:	005b      	lsls	r3, r3, #1
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	4413      	add	r3, r2
 8007644:	881b      	ldrh	r3, [r3, #0]
 8007646:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8007648:	4a17      	ldr	r2, [pc, #92]	; (80076a8 <put_lfn+0xcc>)
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	4413      	add	r3, r2
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	461a      	mov	r2, r3
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	4413      	add	r3, r2
 8007656:	8afa      	ldrh	r2, [r7, #22]
 8007658:	4611      	mov	r1, r2
 800765a:	4618      	mov	r0, r3
 800765c:	f7fe fedf 	bl	800641e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8007660:	8afb      	ldrh	r3, [r7, #22]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d102      	bne.n	800766c <put_lfn+0x90>
 8007666:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800766a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800766c:	69bb      	ldr	r3, [r7, #24]
 800766e:	3301      	adds	r3, #1
 8007670:	61bb      	str	r3, [r7, #24]
 8007672:	69bb      	ldr	r3, [r7, #24]
 8007674:	2b0c      	cmp	r3, #12
 8007676:	d9da      	bls.n	800762e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8007678:	8afb      	ldrh	r3, [r7, #22]
 800767a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800767e:	4293      	cmp	r3, r2
 8007680:	d006      	beq.n	8007690 <put_lfn+0xb4>
 8007682:	69fb      	ldr	r3, [r7, #28]
 8007684:	005b      	lsls	r3, r3, #1
 8007686:	68fa      	ldr	r2, [r7, #12]
 8007688:	4413      	add	r3, r2
 800768a:	881b      	ldrh	r3, [r3, #0]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d103      	bne.n	8007698 <put_lfn+0xbc>
 8007690:	79fb      	ldrb	r3, [r7, #7]
 8007692:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007696:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	79fa      	ldrb	r2, [r7, #7]
 800769c:	701a      	strb	r2, [r3, #0]
}
 800769e:	bf00      	nop
 80076a0:	3720      	adds	r7, #32
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop
 80076a8:	0800d4d0 	.word	0x0800d4d0

080076ac <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b08c      	sub	sp, #48	; 0x30
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	607a      	str	r2, [r7, #4]
 80076b8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80076ba:	220b      	movs	r2, #11
 80076bc:	68b9      	ldr	r1, [r7, #8]
 80076be:	68f8      	ldr	r0, [r7, #12]
 80076c0:	f7fe fef4 	bl	80064ac <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	2b05      	cmp	r3, #5
 80076c8:	d92b      	bls.n	8007722 <gen_numname+0x76>
		sr = seq;
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80076ce:	e022      	b.n	8007716 <gen_numname+0x6a>
			wc = *lfn++;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	1c9a      	adds	r2, r3, #2
 80076d4:	607a      	str	r2, [r7, #4]
 80076d6:	881b      	ldrh	r3, [r3, #0]
 80076d8:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80076da:	2300      	movs	r3, #0
 80076dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80076de:	e017      	b.n	8007710 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80076e0:	69fb      	ldr	r3, [r7, #28]
 80076e2:	005a      	lsls	r2, r3, #1
 80076e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80076e6:	f003 0301 	and.w	r3, r3, #1
 80076ea:	4413      	add	r3, r2
 80076ec:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80076ee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80076f0:	085b      	lsrs	r3, r3, #1
 80076f2:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80076f4:	69fb      	ldr	r3, [r7, #28]
 80076f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d005      	beq.n	800770a <gen_numname+0x5e>
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8007704:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8007708:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800770a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800770c:	3301      	adds	r3, #1
 800770e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007712:	2b0f      	cmp	r3, #15
 8007714:	d9e4      	bls.n	80076e0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	881b      	ldrh	r3, [r3, #0]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1d8      	bne.n	80076d0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8007722:	2307      	movs	r3, #7
 8007724:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	b2db      	uxtb	r3, r3
 800772a:	f003 030f 	and.w	r3, r3, #15
 800772e:	b2db      	uxtb	r3, r3
 8007730:	3330      	adds	r3, #48	; 0x30
 8007732:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8007736:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800773a:	2b39      	cmp	r3, #57	; 0x39
 800773c:	d904      	bls.n	8007748 <gen_numname+0x9c>
 800773e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007742:	3307      	adds	r3, #7
 8007744:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8007748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800774a:	1e5a      	subs	r2, r3, #1
 800774c:	62ba      	str	r2, [r7, #40]	; 0x28
 800774e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8007752:	4413      	add	r3, r2
 8007754:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8007758:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	091b      	lsrs	r3, r3, #4
 8007760:	603b      	str	r3, [r7, #0]
	} while (seq);
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d1de      	bne.n	8007726 <gen_numname+0x7a>
	ns[i] = '~';
 8007768:	f107 0214 	add.w	r2, r7, #20
 800776c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800776e:	4413      	add	r3, r2
 8007770:	227e      	movs	r2, #126	; 0x7e
 8007772:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8007774:	2300      	movs	r3, #0
 8007776:	627b      	str	r3, [r7, #36]	; 0x24
 8007778:	e002      	b.n	8007780 <gen_numname+0xd4>
 800777a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777c:	3301      	adds	r3, #1
 800777e:	627b      	str	r3, [r7, #36]	; 0x24
 8007780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007784:	429a      	cmp	r2, r3
 8007786:	d205      	bcs.n	8007794 <gen_numname+0xe8>
 8007788:	68fa      	ldr	r2, [r7, #12]
 800778a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778c:	4413      	add	r3, r2
 800778e:	781b      	ldrb	r3, [r3, #0]
 8007790:	2b20      	cmp	r3, #32
 8007792:	d1f2      	bne.n	800777a <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8007794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007796:	2b07      	cmp	r3, #7
 8007798:	d808      	bhi.n	80077ac <gen_numname+0x100>
 800779a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800779c:	1c5a      	adds	r2, r3, #1
 800779e:	62ba      	str	r2, [r7, #40]	; 0x28
 80077a0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80077a4:	4413      	add	r3, r2
 80077a6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80077aa:	e000      	b.n	80077ae <gen_numname+0x102>
 80077ac:	2120      	movs	r1, #32
 80077ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b0:	1c5a      	adds	r2, r3, #1
 80077b2:	627a      	str	r2, [r7, #36]	; 0x24
 80077b4:	68fa      	ldr	r2, [r7, #12]
 80077b6:	4413      	add	r3, r2
 80077b8:	460a      	mov	r2, r1
 80077ba:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80077bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077be:	2b07      	cmp	r3, #7
 80077c0:	d9e8      	bls.n	8007794 <gen_numname+0xe8>
}
 80077c2:	bf00      	nop
 80077c4:	bf00      	nop
 80077c6:	3730      	adds	r7, #48	; 0x30
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}

080077cc <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80077d4:	2300      	movs	r3, #0
 80077d6:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80077d8:	230b      	movs	r3, #11
 80077da:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80077dc:	7bfb      	ldrb	r3, [r7, #15]
 80077de:	b2da      	uxtb	r2, r3
 80077e0:	0852      	lsrs	r2, r2, #1
 80077e2:	01db      	lsls	r3, r3, #7
 80077e4:	4313      	orrs	r3, r2
 80077e6:	b2da      	uxtb	r2, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	1c59      	adds	r1, r3, #1
 80077ec:	6079      	str	r1, [r7, #4]
 80077ee:	781b      	ldrb	r3, [r3, #0]
 80077f0:	4413      	add	r3, r2
 80077f2:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	3b01      	subs	r3, #1
 80077f8:	60bb      	str	r3, [r7, #8]
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d1ed      	bne.n	80077dc <sum_sfn+0x10>
	return sum;
 8007800:	7bfb      	ldrb	r3, [r7, #15]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3714      	adds	r7, #20
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr

0800780e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800780e:	b580      	push	{r7, lr}
 8007810:	b086      	sub	sp, #24
 8007812:	af00      	add	r7, sp, #0
 8007814:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800781c:	2100      	movs	r1, #0
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f7ff fc86 	bl	8007130 <dir_sdi>
 8007824:	4603      	mov	r3, r0
 8007826:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007828:	7dfb      	ldrb	r3, [r7, #23]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d001      	beq.n	8007832 <dir_find+0x24>
 800782e:	7dfb      	ldrb	r3, [r7, #23]
 8007830:	e0a9      	b.n	8007986 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007832:	23ff      	movs	r3, #255	; 0xff
 8007834:	753b      	strb	r3, [r7, #20]
 8007836:	7d3b      	ldrb	r3, [r7, #20]
 8007838:	757b      	strb	r3, [r7, #21]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007840:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	69db      	ldr	r3, [r3, #28]
 8007846:	4619      	mov	r1, r3
 8007848:	6938      	ldr	r0, [r7, #16]
 800784a:	f7ff f88f 	bl	800696c <move_window>
 800784e:	4603      	mov	r3, r0
 8007850:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007852:	7dfb      	ldrb	r3, [r7, #23]
 8007854:	2b00      	cmp	r3, #0
 8007856:	f040 8090 	bne.w	800797a <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6a1b      	ldr	r3, [r3, #32]
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007862:	7dbb      	ldrb	r3, [r7, #22]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d102      	bne.n	800786e <dir_find+0x60>
 8007868:	2304      	movs	r3, #4
 800786a:	75fb      	strb	r3, [r7, #23]
 800786c:	e08a      	b.n	8007984 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	330b      	adds	r3, #11
 8007874:	781b      	ldrb	r3, [r3, #0]
 8007876:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800787a:	73fb      	strb	r3, [r7, #15]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	7bfa      	ldrb	r2, [r7, #15]
 8007880:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8007882:	7dbb      	ldrb	r3, [r7, #22]
 8007884:	2be5      	cmp	r3, #229	; 0xe5
 8007886:	d007      	beq.n	8007898 <dir_find+0x8a>
 8007888:	7bfb      	ldrb	r3, [r7, #15]
 800788a:	f003 0308 	and.w	r3, r3, #8
 800788e:	2b00      	cmp	r3, #0
 8007890:	d009      	beq.n	80078a6 <dir_find+0x98>
 8007892:	7bfb      	ldrb	r3, [r7, #15]
 8007894:	2b0f      	cmp	r3, #15
 8007896:	d006      	beq.n	80078a6 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007898:	23ff      	movs	r3, #255	; 0xff
 800789a:	757b      	strb	r3, [r7, #21]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078a2:	631a      	str	r2, [r3, #48]	; 0x30
 80078a4:	e05e      	b.n	8007964 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80078a6:	7bfb      	ldrb	r3, [r7, #15]
 80078a8:	2b0f      	cmp	r3, #15
 80078aa:	d136      	bne.n	800791a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80078b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d154      	bne.n	8007964 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80078ba:	7dbb      	ldrb	r3, [r7, #22]
 80078bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d00d      	beq.n	80078e0 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6a1b      	ldr	r3, [r3, #32]
 80078c8:	7b5b      	ldrb	r3, [r3, #13]
 80078ca:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80078cc:	7dbb      	ldrb	r3, [r7, #22]
 80078ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078d2:	75bb      	strb	r3, [r7, #22]
 80078d4:	7dbb      	ldrb	r3, [r7, #22]
 80078d6:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	695a      	ldr	r2, [r3, #20]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80078e0:	7dba      	ldrb	r2, [r7, #22]
 80078e2:	7d7b      	ldrb	r3, [r7, #21]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d115      	bne.n	8007914 <dir_find+0x106>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a1b      	ldr	r3, [r3, #32]
 80078ec:	330d      	adds	r3, #13
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	7d3a      	ldrb	r2, [r7, #20]
 80078f2:	429a      	cmp	r2, r3
 80078f4:	d10e      	bne.n	8007914 <dir_find+0x106>
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	691a      	ldr	r2, [r3, #16]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6a1b      	ldr	r3, [r3, #32]
 80078fe:	4619      	mov	r1, r3
 8007900:	4610      	mov	r0, r2
 8007902:	f7ff fdfb 	bl	80074fc <cmp_lfn>
 8007906:	4603      	mov	r3, r0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d003      	beq.n	8007914 <dir_find+0x106>
 800790c:	7d7b      	ldrb	r3, [r7, #21]
 800790e:	3b01      	subs	r3, #1
 8007910:	b2db      	uxtb	r3, r3
 8007912:	e000      	b.n	8007916 <dir_find+0x108>
 8007914:	23ff      	movs	r3, #255	; 0xff
 8007916:	757b      	strb	r3, [r7, #21]
 8007918:	e024      	b.n	8007964 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800791a:	7d7b      	ldrb	r3, [r7, #21]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d109      	bne.n	8007934 <dir_find+0x126>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6a1b      	ldr	r3, [r3, #32]
 8007924:	4618      	mov	r0, r3
 8007926:	f7ff ff51 	bl	80077cc <sum_sfn>
 800792a:	4603      	mov	r3, r0
 800792c:	461a      	mov	r2, r3
 800792e:	7d3b      	ldrb	r3, [r7, #20]
 8007930:	4293      	cmp	r3, r2
 8007932:	d024      	beq.n	800797e <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800793a:	f003 0301 	and.w	r3, r3, #1
 800793e:	2b00      	cmp	r3, #0
 8007940:	d10a      	bne.n	8007958 <dir_find+0x14a>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6a18      	ldr	r0, [r3, #32]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	3324      	adds	r3, #36	; 0x24
 800794a:	220b      	movs	r2, #11
 800794c:	4619      	mov	r1, r3
 800794e:	f7fe fde9 	bl	8006524 <mem_cmp>
 8007952:	4603      	mov	r3, r0
 8007954:	2b00      	cmp	r3, #0
 8007956:	d014      	beq.n	8007982 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007958:	23ff      	movs	r3, #255	; 0xff
 800795a:	757b      	strb	r3, [r7, #21]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007962:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007964:	2100      	movs	r1, #0
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f7ff fc6b 	bl	8007242 <dir_next>
 800796c:	4603      	mov	r3, r0
 800796e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007970:	7dfb      	ldrb	r3, [r7, #23]
 8007972:	2b00      	cmp	r3, #0
 8007974:	f43f af65 	beq.w	8007842 <dir_find+0x34>
 8007978:	e004      	b.n	8007984 <dir_find+0x176>
		if (res != FR_OK) break;
 800797a:	bf00      	nop
 800797c:	e002      	b.n	8007984 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800797e:	bf00      	nop
 8007980:	e000      	b.n	8007984 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8007982:	bf00      	nop

	return res;
 8007984:	7dfb      	ldrb	r3, [r7, #23]
}
 8007986:	4618      	mov	r0, r3
 8007988:	3718      	adds	r7, #24
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
	...

08007990 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b08c      	sub	sp, #48	; 0x30
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80079a4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d001      	beq.n	80079b0 <dir_register+0x20>
 80079ac:	2306      	movs	r3, #6
 80079ae:	e0e0      	b.n	8007b72 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80079b0:	2300      	movs	r3, #0
 80079b2:	627b      	str	r3, [r7, #36]	; 0x24
 80079b4:	e002      	b.n	80079bc <dir_register+0x2c>
 80079b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b8:	3301      	adds	r3, #1
 80079ba:	627b      	str	r3, [r7, #36]	; 0x24
 80079bc:	69fb      	ldr	r3, [r7, #28]
 80079be:	691a      	ldr	r2, [r3, #16]
 80079c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c2:	005b      	lsls	r3, r3, #1
 80079c4:	4413      	add	r3, r2
 80079c6:	881b      	ldrh	r3, [r3, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1f4      	bne.n	80079b6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80079d2:	f107 030c 	add.w	r3, r7, #12
 80079d6:	220c      	movs	r2, #12
 80079d8:	4618      	mov	r0, r3
 80079da:	f7fe fd67 	bl	80064ac <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80079de:	7dfb      	ldrb	r3, [r7, #23]
 80079e0:	f003 0301 	and.w	r3, r3, #1
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d032      	beq.n	8007a4e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2240      	movs	r2, #64	; 0x40
 80079ec:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 80079f0:	2301      	movs	r3, #1
 80079f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80079f4:	e016      	b.n	8007a24 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80079fc:	69fb      	ldr	r3, [r7, #28]
 80079fe:	691a      	ldr	r2, [r3, #16]
 8007a00:	f107 010c 	add.w	r1, r7, #12
 8007a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a06:	f7ff fe51 	bl	80076ac <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f7ff feff 	bl	800780e <dir_find>
 8007a10:	4603      	mov	r3, r0
 8007a12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8007a16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d106      	bne.n	8007a2c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8007a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a20:	3301      	adds	r3, #1
 8007a22:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a26:	2b63      	cmp	r3, #99	; 0x63
 8007a28:	d9e5      	bls.n	80079f6 <dir_register+0x66>
 8007a2a:	e000      	b.n	8007a2e <dir_register+0x9e>
			if (res != FR_OK) break;
 8007a2c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8007a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a30:	2b64      	cmp	r3, #100	; 0x64
 8007a32:	d101      	bne.n	8007a38 <dir_register+0xa8>
 8007a34:	2307      	movs	r3, #7
 8007a36:	e09c      	b.n	8007b72 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8007a38:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007a3c:	2b04      	cmp	r3, #4
 8007a3e:	d002      	beq.n	8007a46 <dir_register+0xb6>
 8007a40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007a44:	e095      	b.n	8007b72 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8007a46:	7dfa      	ldrb	r2, [r7, #23]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8007a4e:	7dfb      	ldrb	r3, [r7, #23]
 8007a50:	f003 0302 	and.w	r3, r3, #2
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d007      	beq.n	8007a68 <dir_register+0xd8>
 8007a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5a:	330c      	adds	r3, #12
 8007a5c:	4a47      	ldr	r2, [pc, #284]	; (8007b7c <dir_register+0x1ec>)
 8007a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a62:	089b      	lsrs	r3, r3, #2
 8007a64:	3301      	adds	r3, #1
 8007a66:	e000      	b.n	8007a6a <dir_register+0xda>
 8007a68:	2301      	movs	r3, #1
 8007a6a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8007a6c:	6a39      	ldr	r1, [r7, #32]
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f7ff fcbd 	bl	80073ee <dir_alloc>
 8007a74:	4603      	mov	r3, r0
 8007a76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8007a7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d148      	bne.n	8007b14 <dir_register+0x184>
 8007a82:	6a3b      	ldr	r3, [r7, #32]
 8007a84:	3b01      	subs	r3, #1
 8007a86:	623b      	str	r3, [r7, #32]
 8007a88:	6a3b      	ldr	r3, [r7, #32]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d042      	beq.n	8007b14 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	695a      	ldr	r2, [r3, #20]
 8007a92:	6a3b      	ldr	r3, [r7, #32]
 8007a94:	015b      	lsls	r3, r3, #5
 8007a96:	1ad3      	subs	r3, r2, r3
 8007a98:	4619      	mov	r1, r3
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f7ff fb48 	bl	8007130 <dir_sdi>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8007aa6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d132      	bne.n	8007b14 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	3324      	adds	r3, #36	; 0x24
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f7ff fe8a 	bl	80077cc <sum_sfn>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	69db      	ldr	r3, [r3, #28]
 8007ac0:	4619      	mov	r1, r3
 8007ac2:	69f8      	ldr	r0, [r7, #28]
 8007ac4:	f7fe ff52 	bl	800696c <move_window>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8007ace:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d11d      	bne.n	8007b12 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8007ad6:	69fb      	ldr	r3, [r7, #28]
 8007ad8:	6918      	ldr	r0, [r3, #16]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6a19      	ldr	r1, [r3, #32]
 8007ade:	6a3b      	ldr	r3, [r7, #32]
 8007ae0:	b2da      	uxtb	r2, r3
 8007ae2:	7efb      	ldrb	r3, [r7, #27]
 8007ae4:	f7ff fd7a 	bl	80075dc <put_lfn>
				fs->wflag = 1;
 8007ae8:	69fb      	ldr	r3, [r7, #28]
 8007aea:	2201      	movs	r2, #1
 8007aec:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8007aee:	2100      	movs	r1, #0
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f7ff fba6 	bl	8007242 <dir_next>
 8007af6:	4603      	mov	r3, r0
 8007af8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8007afc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d107      	bne.n	8007b14 <dir_register+0x184>
 8007b04:	6a3b      	ldr	r3, [r7, #32]
 8007b06:	3b01      	subs	r3, #1
 8007b08:	623b      	str	r3, [r7, #32]
 8007b0a:	6a3b      	ldr	r3, [r7, #32]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d1d5      	bne.n	8007abc <dir_register+0x12c>
 8007b10:	e000      	b.n	8007b14 <dir_register+0x184>
				if (res != FR_OK) break;
 8007b12:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8007b14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d128      	bne.n	8007b6e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	69db      	ldr	r3, [r3, #28]
 8007b20:	4619      	mov	r1, r3
 8007b22:	69f8      	ldr	r0, [r7, #28]
 8007b24:	f7fe ff22 	bl	800696c <move_window>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8007b2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d11b      	bne.n	8007b6e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6a1b      	ldr	r3, [r3, #32]
 8007b3a:	2220      	movs	r2, #32
 8007b3c:	2100      	movs	r1, #0
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f7fe fcd5 	bl	80064ee <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6a18      	ldr	r0, [r3, #32]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	3324      	adds	r3, #36	; 0x24
 8007b4c:	220b      	movs	r2, #11
 8007b4e:	4619      	mov	r1, r3
 8007b50:	f7fe fcac 	bl	80064ac <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a1b      	ldr	r3, [r3, #32]
 8007b5e:	330c      	adds	r3, #12
 8007b60:	f002 0218 	and.w	r2, r2, #24
 8007b64:	b2d2      	uxtb	r2, r2
 8007b66:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8007b68:	69fb      	ldr	r3, [r7, #28]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8007b6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3730      	adds	r7, #48	; 0x30
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	4ec4ec4f 	.word	0x4ec4ec4f

08007b80 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b088      	sub	sp, #32
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
 8007b88:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	2200      	movs	r2, #0
 8007b94:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	69db      	ldr	r3, [r3, #28]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	f000 80c9 	beq.w	8007d32 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ba4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ba8:	d032      	beq.n	8007c10 <get_fileinfo+0x90>
			i = j = 0;
 8007baa:	2300      	movs	r3, #0
 8007bac:	61bb      	str	r3, [r7, #24]
 8007bae:	69bb      	ldr	r3, [r7, #24]
 8007bb0:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8007bb2:	e01b      	b.n	8007bec <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8007bb4:	89fb      	ldrh	r3, [r7, #14]
 8007bb6:	2100      	movs	r1, #0
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f001 fdd3 	bl	8009764 <ff_convert>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8007bc2:	89fb      	ldrh	r3, [r7, #14]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d102      	bne.n	8007bce <get_fileinfo+0x4e>
 8007bc8:	2300      	movs	r3, #0
 8007bca:	61fb      	str	r3, [r7, #28]
 8007bcc:	e01a      	b.n	8007c04 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 8007bce:	69fb      	ldr	r3, [r7, #28]
 8007bd0:	2bfe      	cmp	r3, #254	; 0xfe
 8007bd2:	d902      	bls.n	8007bda <get_fileinfo+0x5a>
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	61fb      	str	r3, [r7, #28]
 8007bd8:	e014      	b.n	8007c04 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	1c5a      	adds	r2, r3, #1
 8007bde:	61fa      	str	r2, [r7, #28]
 8007be0:	89fa      	ldrh	r2, [r7, #14]
 8007be2:	b2d1      	uxtb	r1, r2
 8007be4:	683a      	ldr	r2, [r7, #0]
 8007be6:	4413      	add	r3, r2
 8007be8:	460a      	mov	r2, r1
 8007bea:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	691a      	ldr	r2, [r3, #16]
 8007bf0:	69bb      	ldr	r3, [r7, #24]
 8007bf2:	1c59      	adds	r1, r3, #1
 8007bf4:	61b9      	str	r1, [r7, #24]
 8007bf6:	005b      	lsls	r3, r3, #1
 8007bf8:	4413      	add	r3, r2
 8007bfa:	881b      	ldrh	r3, [r3, #0]
 8007bfc:	81fb      	strh	r3, [r7, #14]
 8007bfe:	89fb      	ldrh	r3, [r7, #14]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d1d7      	bne.n	8007bb4 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 8007c04:	683a      	ldr	r2, [r7, #0]
 8007c06:	69fb      	ldr	r3, [r7, #28]
 8007c08:	4413      	add	r3, r2
 8007c0a:	3316      	adds	r3, #22
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 8007c10:	2300      	movs	r3, #0
 8007c12:	61bb      	str	r3, [r7, #24]
 8007c14:	69bb      	ldr	r3, [r7, #24]
 8007c16:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 8007c18:	683a      	ldr	r2, [r7, #0]
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	3316      	adds	r3, #22
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 8007c24:	e04c      	b.n	8007cc0 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a1a      	ldr	r2, [r3, #32]
 8007c2a:	69fb      	ldr	r3, [r7, #28]
 8007c2c:	1c59      	adds	r1, r3, #1
 8007c2e:	61f9      	str	r1, [r7, #28]
 8007c30:	4413      	add	r3, r2
 8007c32:	781b      	ldrb	r3, [r3, #0]
 8007c34:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 8007c36:	7dfb      	ldrb	r3, [r7, #23]
 8007c38:	2b20      	cmp	r3, #32
 8007c3a:	d100      	bne.n	8007c3e <get_fileinfo+0xbe>
 8007c3c:	e040      	b.n	8007cc0 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8007c3e:	7dfb      	ldrb	r3, [r7, #23]
 8007c40:	2b05      	cmp	r3, #5
 8007c42:	d101      	bne.n	8007c48 <get_fileinfo+0xc8>
 8007c44:	23e5      	movs	r3, #229	; 0xe5
 8007c46:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 8007c48:	69fb      	ldr	r3, [r7, #28]
 8007c4a:	2b09      	cmp	r3, #9
 8007c4c:	d10f      	bne.n	8007c6e <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 8007c4e:	89bb      	ldrh	r3, [r7, #12]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d105      	bne.n	8007c60 <get_fileinfo+0xe0>
 8007c54:	683a      	ldr	r2, [r7, #0]
 8007c56:	69bb      	ldr	r3, [r7, #24]
 8007c58:	4413      	add	r3, r2
 8007c5a:	3316      	adds	r3, #22
 8007c5c:	222e      	movs	r2, #46	; 0x2e
 8007c5e:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	1c5a      	adds	r2, r3, #1
 8007c64:	61ba      	str	r2, [r7, #24]
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	4413      	add	r3, r2
 8007c6a:	222e      	movs	r2, #46	; 0x2e
 8007c6c:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 8007c6e:	683a      	ldr	r2, [r7, #0]
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	4413      	add	r3, r2
 8007c74:	3309      	adds	r3, #9
 8007c76:	7dfa      	ldrb	r2, [r7, #23]
 8007c78:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 8007c7a:	89bb      	ldrh	r3, [r7, #12]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d11c      	bne.n	8007cba <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8007c80:	7dfb      	ldrb	r3, [r7, #23]
 8007c82:	2b40      	cmp	r3, #64	; 0x40
 8007c84:	d913      	bls.n	8007cae <get_fileinfo+0x12e>
 8007c86:	7dfb      	ldrb	r3, [r7, #23]
 8007c88:	2b5a      	cmp	r3, #90	; 0x5a
 8007c8a:	d810      	bhi.n	8007cae <get_fileinfo+0x12e>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6a1b      	ldr	r3, [r3, #32]
 8007c90:	330c      	adds	r3, #12
 8007c92:	781b      	ldrb	r3, [r3, #0]
 8007c94:	461a      	mov	r2, r3
 8007c96:	69fb      	ldr	r3, [r7, #28]
 8007c98:	2b08      	cmp	r3, #8
 8007c9a:	d901      	bls.n	8007ca0 <get_fileinfo+0x120>
 8007c9c:	2310      	movs	r3, #16
 8007c9e:	e000      	b.n	8007ca2 <get_fileinfo+0x122>
 8007ca0:	2308      	movs	r3, #8
 8007ca2:	4013      	ands	r3, r2
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d002      	beq.n	8007cae <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 8007ca8:	7dfb      	ldrb	r3, [r7, #23]
 8007caa:	3320      	adds	r3, #32
 8007cac:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 8007cae:	683a      	ldr	r2, [r7, #0]
 8007cb0:	69bb      	ldr	r3, [r7, #24]
 8007cb2:	4413      	add	r3, r2
 8007cb4:	3316      	adds	r3, #22
 8007cb6:	7dfa      	ldrb	r2, [r7, #23]
 8007cb8:	701a      	strb	r2, [r3, #0]
		}
		j++;
 8007cba:	69bb      	ldr	r3, [r7, #24]
 8007cbc:	3301      	adds	r3, #1
 8007cbe:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 8007cc0:	69fb      	ldr	r3, [r7, #28]
 8007cc2:	2b0a      	cmp	r3, #10
 8007cc4:	d9af      	bls.n	8007c26 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 8007cc6:	89bb      	ldrh	r3, [r7, #12]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d10d      	bne.n	8007ce8 <get_fileinfo+0x168>
		fno->fname[j] = 0;
 8007ccc:	683a      	ldr	r2, [r7, #0]
 8007cce:	69bb      	ldr	r3, [r7, #24]
 8007cd0:	4413      	add	r3, r2
 8007cd2:	3316      	adds	r3, #22
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a1b      	ldr	r3, [r3, #32]
 8007cdc:	330c      	adds	r3, #12
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d101      	bne.n	8007ce8 <get_fileinfo+0x168>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 8007ce8:	683a      	ldr	r2, [r7, #0]
 8007cea:	69bb      	ldr	r3, [r7, #24]
 8007cec:	4413      	add	r3, r2
 8007cee:	3309      	adds	r3, #9
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6a1b      	ldr	r3, [r3, #32]
 8007cf8:	7ada      	ldrb	r2, [r3, #11]
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	331c      	adds	r3, #28
 8007d04:	4618      	mov	r0, r3
 8007d06:	f7fe fb67 	bl	80063d8 <ld_dword>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6a1b      	ldr	r3, [r3, #32]
 8007d14:	3316      	adds	r3, #22
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7fe fb5e 	bl	80063d8 <ld_dword>
 8007d1c:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	b29a      	uxth	r2, r3
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	80da      	strh	r2, [r3, #6]
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	0c1b      	lsrs	r3, r3, #16
 8007d2a:	b29a      	uxth	r2, r3
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	809a      	strh	r2, [r3, #4]
 8007d30:	e000      	b.n	8007d34 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8007d32:	bf00      	nop
}
 8007d34:	3720      	adds	r7, #32
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}
	...

08007d3c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b08a      	sub	sp, #40	; 0x28
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	613b      	str	r3, [r7, #16]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	691b      	ldr	r3, [r3, #16]
 8007d52:	60fb      	str	r3, [r7, #12]
 8007d54:	2300      	movs	r3, #0
 8007d56:	617b      	str	r3, [r7, #20]
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8007d5c:	69bb      	ldr	r3, [r7, #24]
 8007d5e:	1c5a      	adds	r2, r3, #1
 8007d60:	61ba      	str	r2, [r7, #24]
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	4413      	add	r3, r2
 8007d66:	781b      	ldrb	r3, [r3, #0]
 8007d68:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8007d6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007d6c:	2b1f      	cmp	r3, #31
 8007d6e:	d940      	bls.n	8007df2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8007d70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007d72:	2b2f      	cmp	r3, #47	; 0x2f
 8007d74:	d006      	beq.n	8007d84 <create_name+0x48>
 8007d76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007d78:	2b5c      	cmp	r3, #92	; 0x5c
 8007d7a:	d110      	bne.n	8007d9e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007d7c:	e002      	b.n	8007d84 <create_name+0x48>
 8007d7e:	69bb      	ldr	r3, [r7, #24]
 8007d80:	3301      	adds	r3, #1
 8007d82:	61bb      	str	r3, [r7, #24]
 8007d84:	693a      	ldr	r2, [r7, #16]
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	4413      	add	r3, r2
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	2b2f      	cmp	r3, #47	; 0x2f
 8007d8e:	d0f6      	beq.n	8007d7e <create_name+0x42>
 8007d90:	693a      	ldr	r2, [r7, #16]
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	4413      	add	r3, r2
 8007d96:	781b      	ldrb	r3, [r3, #0]
 8007d98:	2b5c      	cmp	r3, #92	; 0x5c
 8007d9a:	d0f0      	beq.n	8007d7e <create_name+0x42>
			break;
 8007d9c:	e02a      	b.n	8007df4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	2bfe      	cmp	r3, #254	; 0xfe
 8007da2:	d901      	bls.n	8007da8 <create_name+0x6c>
 8007da4:	2306      	movs	r3, #6
 8007da6:	e177      	b.n	8008098 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8007da8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8007dae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007db0:	2101      	movs	r1, #1
 8007db2:	4618      	mov	r0, r3
 8007db4:	f001 fcd6 	bl	8009764 <ff_convert>
 8007db8:	4603      	mov	r3, r0
 8007dba:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8007dbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d101      	bne.n	8007dc6 <create_name+0x8a>
 8007dc2:	2306      	movs	r3, #6
 8007dc4:	e168      	b.n	8008098 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8007dc6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007dc8:	2b7f      	cmp	r3, #127	; 0x7f
 8007dca:	d809      	bhi.n	8007de0 <create_name+0xa4>
 8007dcc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007dce:	4619      	mov	r1, r3
 8007dd0:	48b3      	ldr	r0, [pc, #716]	; (80080a0 <create_name+0x364>)
 8007dd2:	f7fe fbce 	bl	8006572 <chk_chr>
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d001      	beq.n	8007de0 <create_name+0xa4>
 8007ddc:	2306      	movs	r3, #6
 8007dde:	e15b      	b.n	8008098 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	1c5a      	adds	r2, r3, #1
 8007de4:	617a      	str	r2, [r7, #20]
 8007de6:	005b      	lsls	r3, r3, #1
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	4413      	add	r3, r2
 8007dec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007dee:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8007df0:	e7b4      	b.n	8007d5c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8007df2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8007df4:	693a      	ldr	r2, [r7, #16]
 8007df6:	69bb      	ldr	r3, [r7, #24]
 8007df8:	441a      	add	r2, r3
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007dfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007e00:	2b1f      	cmp	r3, #31
 8007e02:	d801      	bhi.n	8007e08 <create_name+0xcc>
 8007e04:	2304      	movs	r3, #4
 8007e06:	e000      	b.n	8007e0a <create_name+0xce>
 8007e08:	2300      	movs	r3, #0
 8007e0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8007e0e:	e011      	b.n	8007e34 <create_name+0xf8>
		w = lfn[di - 1];
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007e16:	3b01      	subs	r3, #1
 8007e18:	005b      	lsls	r3, r3, #1
 8007e1a:	68fa      	ldr	r2, [r7, #12]
 8007e1c:	4413      	add	r3, r2
 8007e1e:	881b      	ldrh	r3, [r3, #0]
 8007e20:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8007e22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007e24:	2b20      	cmp	r3, #32
 8007e26:	d002      	beq.n	8007e2e <create_name+0xf2>
 8007e28:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007e2a:	2b2e      	cmp	r3, #46	; 0x2e
 8007e2c:	d106      	bne.n	8007e3c <create_name+0x100>
		di--;
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	3b01      	subs	r3, #1
 8007e32:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d1ea      	bne.n	8007e10 <create_name+0xd4>
 8007e3a:	e000      	b.n	8007e3e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8007e3c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	005b      	lsls	r3, r3, #1
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	4413      	add	r3, r2
 8007e46:	2200      	movs	r2, #0
 8007e48:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d101      	bne.n	8007e54 <create_name+0x118>
 8007e50:	2306      	movs	r3, #6
 8007e52:	e121      	b.n	8008098 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	3324      	adds	r3, #36	; 0x24
 8007e58:	220b      	movs	r2, #11
 8007e5a:	2120      	movs	r1, #32
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	f7fe fb46 	bl	80064ee <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8007e62:	2300      	movs	r3, #0
 8007e64:	61bb      	str	r3, [r7, #24]
 8007e66:	e002      	b.n	8007e6e <create_name+0x132>
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	3301      	adds	r3, #1
 8007e6c:	61bb      	str	r3, [r7, #24]
 8007e6e:	69bb      	ldr	r3, [r7, #24]
 8007e70:	005b      	lsls	r3, r3, #1
 8007e72:	68fa      	ldr	r2, [r7, #12]
 8007e74:	4413      	add	r3, r2
 8007e76:	881b      	ldrh	r3, [r3, #0]
 8007e78:	2b20      	cmp	r3, #32
 8007e7a:	d0f5      	beq.n	8007e68 <create_name+0x12c>
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	005b      	lsls	r3, r3, #1
 8007e80:	68fa      	ldr	r2, [r7, #12]
 8007e82:	4413      	add	r3, r2
 8007e84:	881b      	ldrh	r3, [r3, #0]
 8007e86:	2b2e      	cmp	r3, #46	; 0x2e
 8007e88:	d0ee      	beq.n	8007e68 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d009      	beq.n	8007ea4 <create_name+0x168>
 8007e90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007e94:	f043 0303 	orr.w	r3, r3, #3
 8007e98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8007e9c:	e002      	b.n	8007ea4 <create_name+0x168>
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	617b      	str	r3, [r7, #20]
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d009      	beq.n	8007ebe <create_name+0x182>
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007eb0:	3b01      	subs	r3, #1
 8007eb2:	005b      	lsls	r3, r3, #1
 8007eb4:	68fa      	ldr	r2, [r7, #12]
 8007eb6:	4413      	add	r3, r2
 8007eb8:	881b      	ldrh	r3, [r3, #0]
 8007eba:	2b2e      	cmp	r3, #46	; 0x2e
 8007ebc:	d1ef      	bne.n	8007e9e <create_name+0x162>

	i = b = 0; ni = 8;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	623b      	str	r3, [r7, #32]
 8007ec8:	2308      	movs	r3, #8
 8007eca:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	1c5a      	adds	r2, r3, #1
 8007ed0:	61ba      	str	r2, [r7, #24]
 8007ed2:	005b      	lsls	r3, r3, #1
 8007ed4:	68fa      	ldr	r2, [r7, #12]
 8007ed6:	4413      	add	r3, r2
 8007ed8:	881b      	ldrh	r3, [r3, #0]
 8007eda:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8007edc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f000 8090 	beq.w	8008004 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8007ee4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007ee6:	2b20      	cmp	r3, #32
 8007ee8:	d006      	beq.n	8007ef8 <create_name+0x1bc>
 8007eea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007eec:	2b2e      	cmp	r3, #46	; 0x2e
 8007eee:	d10a      	bne.n	8007f06 <create_name+0x1ca>
 8007ef0:	69ba      	ldr	r2, [r7, #24]
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	d006      	beq.n	8007f06 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8007ef8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007efc:	f043 0303 	orr.w	r3, r3, #3
 8007f00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007f04:	e07d      	b.n	8008002 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8007f06:	6a3a      	ldr	r2, [r7, #32]
 8007f08:	69fb      	ldr	r3, [r7, #28]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d203      	bcs.n	8007f16 <create_name+0x1da>
 8007f0e:	69ba      	ldr	r2, [r7, #24]
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	429a      	cmp	r2, r3
 8007f14:	d123      	bne.n	8007f5e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8007f16:	69fb      	ldr	r3, [r7, #28]
 8007f18:	2b0b      	cmp	r3, #11
 8007f1a:	d106      	bne.n	8007f2a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8007f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007f20:	f043 0303 	orr.w	r3, r3, #3
 8007f24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007f28:	e06f      	b.n	800800a <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8007f2a:	69ba      	ldr	r2, [r7, #24]
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d005      	beq.n	8007f3e <create_name+0x202>
 8007f32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007f36:	f043 0303 	orr.w	r3, r3, #3
 8007f3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8007f3e:	69ba      	ldr	r2, [r7, #24]
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d860      	bhi.n	8008008 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	61bb      	str	r3, [r7, #24]
 8007f4a:	2308      	movs	r3, #8
 8007f4c:	623b      	str	r3, [r7, #32]
 8007f4e:	230b      	movs	r3, #11
 8007f50:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8007f52:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007f5c:	e051      	b.n	8008002 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8007f5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007f60:	2b7f      	cmp	r3, #127	; 0x7f
 8007f62:	d914      	bls.n	8007f8e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8007f64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007f66:	2100      	movs	r1, #0
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f001 fbfb 	bl	8009764 <ff_convert>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8007f72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d004      	beq.n	8007f82 <create_name+0x246>
 8007f78:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007f7a:	3b80      	subs	r3, #128	; 0x80
 8007f7c:	4a49      	ldr	r2, [pc, #292]	; (80080a4 <create_name+0x368>)
 8007f7e:	5cd3      	ldrb	r3, [r2, r3]
 8007f80:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8007f82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007f86:	f043 0302 	orr.w	r3, r3, #2
 8007f8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8007f8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d007      	beq.n	8007fa4 <create_name+0x268>
 8007f94:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007f96:	4619      	mov	r1, r3
 8007f98:	4843      	ldr	r0, [pc, #268]	; (80080a8 <create_name+0x36c>)
 8007f9a:	f7fe faea 	bl	8006572 <chk_chr>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d008      	beq.n	8007fb6 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8007fa4:	235f      	movs	r3, #95	; 0x5f
 8007fa6:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007fa8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007fac:	f043 0303 	orr.w	r3, r3, #3
 8007fb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007fb4:	e01b      	b.n	8007fee <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8007fb6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007fb8:	2b40      	cmp	r3, #64	; 0x40
 8007fba:	d909      	bls.n	8007fd0 <create_name+0x294>
 8007fbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007fbe:	2b5a      	cmp	r3, #90	; 0x5a
 8007fc0:	d806      	bhi.n	8007fd0 <create_name+0x294>
					b |= 2;
 8007fc2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007fc6:	f043 0302 	orr.w	r3, r3, #2
 8007fca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007fce:	e00e      	b.n	8007fee <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8007fd0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007fd2:	2b60      	cmp	r3, #96	; 0x60
 8007fd4:	d90b      	bls.n	8007fee <create_name+0x2b2>
 8007fd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007fd8:	2b7a      	cmp	r3, #122	; 0x7a
 8007fda:	d808      	bhi.n	8007fee <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8007fdc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007fe0:	f043 0301 	orr.w	r3, r3, #1
 8007fe4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007fe8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007fea:	3b20      	subs	r3, #32
 8007fec:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8007fee:	6a3b      	ldr	r3, [r7, #32]
 8007ff0:	1c5a      	adds	r2, r3, #1
 8007ff2:	623a      	str	r2, [r7, #32]
 8007ff4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007ff6:	b2d1      	uxtb	r1, r2
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	4413      	add	r3, r2
 8007ffc:	460a      	mov	r2, r1
 8007ffe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8008002:	e763      	b.n	8007ecc <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8008004:	bf00      	nop
 8008006:	e000      	b.n	800800a <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 8008008:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008010:	2be5      	cmp	r3, #229	; 0xe5
 8008012:	d103      	bne.n	800801c <create_name+0x2e0>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2205      	movs	r2, #5
 8008018:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	2b08      	cmp	r3, #8
 8008020:	d104      	bne.n	800802c <create_name+0x2f0>
 8008022:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800802c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008030:	f003 030c 	and.w	r3, r3, #12
 8008034:	2b0c      	cmp	r3, #12
 8008036:	d005      	beq.n	8008044 <create_name+0x308>
 8008038:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800803c:	f003 0303 	and.w	r3, r3, #3
 8008040:	2b03      	cmp	r3, #3
 8008042:	d105      	bne.n	8008050 <create_name+0x314>
 8008044:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008048:	f043 0302 	orr.w	r3, r3, #2
 800804c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8008050:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008054:	f003 0302 	and.w	r3, r3, #2
 8008058:	2b00      	cmp	r3, #0
 800805a:	d117      	bne.n	800808c <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800805c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008060:	f003 0303 	and.w	r3, r3, #3
 8008064:	2b01      	cmp	r3, #1
 8008066:	d105      	bne.n	8008074 <create_name+0x338>
 8008068:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800806c:	f043 0310 	orr.w	r3, r3, #16
 8008070:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8008074:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008078:	f003 030c 	and.w	r3, r3, #12
 800807c:	2b04      	cmp	r3, #4
 800807e:	d105      	bne.n	800808c <create_name+0x350>
 8008080:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008084:	f043 0308 	orr.w	r3, r3, #8
 8008088:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8008092:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8008096:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8008098:	4618      	mov	r0, r3
 800809a:	3728      	adds	r7, #40	; 0x28
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	0800d34c 	.word	0x0800d34c
 80080a4:	0800d450 	.word	0x0800d450
 80080a8:	0800d358 	.word	0x0800d358

080080ac <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b086      	sub	sp, #24
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
 80080b4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80080c0:	e002      	b.n	80080c8 <follow_path+0x1c>
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	3301      	adds	r3, #1
 80080c6:	603b      	str	r3, [r7, #0]
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	2b2f      	cmp	r3, #47	; 0x2f
 80080ce:	d0f8      	beq.n	80080c2 <follow_path+0x16>
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	2b5c      	cmp	r3, #92	; 0x5c
 80080d6:	d0f4      	beq.n	80080c2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80080d8:	693b      	ldr	r3, [r7, #16]
 80080da:	2200      	movs	r2, #0
 80080dc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	781b      	ldrb	r3, [r3, #0]
 80080e2:	2b1f      	cmp	r3, #31
 80080e4:	d80a      	bhi.n	80080fc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2280      	movs	r2, #128	; 0x80
 80080ea:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80080ee:	2100      	movs	r1, #0
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f7ff f81d 	bl	8007130 <dir_sdi>
 80080f6:	4603      	mov	r3, r0
 80080f8:	75fb      	strb	r3, [r7, #23]
 80080fa:	e048      	b.n	800818e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80080fc:	463b      	mov	r3, r7
 80080fe:	4619      	mov	r1, r3
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f7ff fe1b 	bl	8007d3c <create_name>
 8008106:	4603      	mov	r3, r0
 8008108:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800810a:	7dfb      	ldrb	r3, [r7, #23]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d139      	bne.n	8008184 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f7ff fb7c 	bl	800780e <dir_find>
 8008116:	4603      	mov	r3, r0
 8008118:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008120:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008122:	7dfb      	ldrb	r3, [r7, #23]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d00a      	beq.n	800813e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008128:	7dfb      	ldrb	r3, [r7, #23]
 800812a:	2b04      	cmp	r3, #4
 800812c:	d12c      	bne.n	8008188 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800812e:	7afb      	ldrb	r3, [r7, #11]
 8008130:	f003 0304 	and.w	r3, r3, #4
 8008134:	2b00      	cmp	r3, #0
 8008136:	d127      	bne.n	8008188 <follow_path+0xdc>
 8008138:	2305      	movs	r3, #5
 800813a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800813c:	e024      	b.n	8008188 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800813e:	7afb      	ldrb	r3, [r7, #11]
 8008140:	f003 0304 	and.w	r3, r3, #4
 8008144:	2b00      	cmp	r3, #0
 8008146:	d121      	bne.n	800818c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	799b      	ldrb	r3, [r3, #6]
 800814c:	f003 0310 	and.w	r3, r3, #16
 8008150:	2b00      	cmp	r3, #0
 8008152:	d102      	bne.n	800815a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008154:	2305      	movs	r3, #5
 8008156:	75fb      	strb	r3, [r7, #23]
 8008158:	e019      	b.n	800818e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	695b      	ldr	r3, [r3, #20]
 8008164:	68fa      	ldr	r2, [r7, #12]
 8008166:	8992      	ldrh	r2, [r2, #12]
 8008168:	fbb3 f0f2 	udiv	r0, r3, r2
 800816c:	fb02 f200 	mul.w	r2, r2, r0
 8008170:	1a9b      	subs	r3, r3, r2
 8008172:	440b      	add	r3, r1
 8008174:	4619      	mov	r1, r3
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f7ff f980 	bl	800747c <ld_clust>
 800817c:	4602      	mov	r2, r0
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008182:	e7bb      	b.n	80080fc <follow_path+0x50>
			if (res != FR_OK) break;
 8008184:	bf00      	nop
 8008186:	e002      	b.n	800818e <follow_path+0xe2>
				break;
 8008188:	bf00      	nop
 800818a:	e000      	b.n	800818e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800818c:	bf00      	nop
			}
		}
	}

	return res;
 800818e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008190:	4618      	mov	r0, r3
 8008192:	3718      	adds	r7, #24
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008198:	b480      	push	{r7}
 800819a:	b087      	sub	sp, #28
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80081a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80081a4:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d031      	beq.n	8008212 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	617b      	str	r3, [r7, #20]
 80081b4:	e002      	b.n	80081bc <get_ldnumber+0x24>
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	3301      	adds	r3, #1
 80081ba:	617b      	str	r3, [r7, #20]
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	2b1f      	cmp	r3, #31
 80081c2:	d903      	bls.n	80081cc <get_ldnumber+0x34>
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	2b3a      	cmp	r3, #58	; 0x3a
 80081ca:	d1f4      	bne.n	80081b6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	781b      	ldrb	r3, [r3, #0]
 80081d0:	2b3a      	cmp	r3, #58	; 0x3a
 80081d2:	d11c      	bne.n	800820e <get_ldnumber+0x76>
			tp = *path;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	1c5a      	adds	r2, r3, #1
 80081de:	60fa      	str	r2, [r7, #12]
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	3b30      	subs	r3, #48	; 0x30
 80081e4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	2b09      	cmp	r3, #9
 80081ea:	d80e      	bhi.n	800820a <get_ldnumber+0x72>
 80081ec:	68fa      	ldr	r2, [r7, #12]
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d10a      	bne.n	800820a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d107      	bne.n	800820a <get_ldnumber+0x72>
					vol = (int)i;
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	3301      	adds	r3, #1
 8008202:	617b      	str	r3, [r7, #20]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	e002      	b.n	8008214 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800820e:	2300      	movs	r3, #0
 8008210:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008212:	693b      	ldr	r3, [r7, #16]
}
 8008214:	4618      	mov	r0, r3
 8008216:	371c      	adds	r7, #28
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr

08008220 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
 8008228:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	70da      	strb	r2, [r3, #3]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008236:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008238:	6839      	ldr	r1, [r7, #0]
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f7fe fb96 	bl	800696c <move_window>
 8008240:	4603      	mov	r3, r0
 8008242:	2b00      	cmp	r3, #0
 8008244:	d001      	beq.n	800824a <check_fs+0x2a>
 8008246:	2304      	movs	r3, #4
 8008248:	e038      	b.n	80082bc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	333c      	adds	r3, #60	; 0x3c
 800824e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008252:	4618      	mov	r0, r3
 8008254:	f7fe f8a8 	bl	80063a8 <ld_word>
 8008258:	4603      	mov	r3, r0
 800825a:	461a      	mov	r2, r3
 800825c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008260:	429a      	cmp	r2, r3
 8008262:	d001      	beq.n	8008268 <check_fs+0x48>
 8008264:	2303      	movs	r3, #3
 8008266:	e029      	b.n	80082bc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800826e:	2be9      	cmp	r3, #233	; 0xe9
 8008270:	d009      	beq.n	8008286 <check_fs+0x66>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008278:	2beb      	cmp	r3, #235	; 0xeb
 800827a:	d11e      	bne.n	80082ba <check_fs+0x9a>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008282:	2b90      	cmp	r3, #144	; 0x90
 8008284:	d119      	bne.n	80082ba <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	333c      	adds	r3, #60	; 0x3c
 800828a:	3336      	adds	r3, #54	; 0x36
 800828c:	4618      	mov	r0, r3
 800828e:	f7fe f8a3 	bl	80063d8 <ld_dword>
 8008292:	4603      	mov	r3, r0
 8008294:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008298:	4a0a      	ldr	r2, [pc, #40]	; (80082c4 <check_fs+0xa4>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d101      	bne.n	80082a2 <check_fs+0x82>
 800829e:	2300      	movs	r3, #0
 80082a0:	e00c      	b.n	80082bc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	333c      	adds	r3, #60	; 0x3c
 80082a6:	3352      	adds	r3, #82	; 0x52
 80082a8:	4618      	mov	r0, r3
 80082aa:	f7fe f895 	bl	80063d8 <ld_dword>
 80082ae:	4603      	mov	r3, r0
 80082b0:	4a05      	ldr	r2, [pc, #20]	; (80082c8 <check_fs+0xa8>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d101      	bne.n	80082ba <check_fs+0x9a>
 80082b6:	2300      	movs	r3, #0
 80082b8:	e000      	b.n	80082bc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80082ba:	2302      	movs	r3, #2
}
 80082bc:	4618      	mov	r0, r3
 80082be:	3708      	adds	r7, #8
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}
 80082c4:	00544146 	.word	0x00544146
 80082c8:	33544146 	.word	0x33544146

080082cc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b096      	sub	sp, #88	; 0x58
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	60f8      	str	r0, [r7, #12]
 80082d4:	60b9      	str	r1, [r7, #8]
 80082d6:	4613      	mov	r3, r2
 80082d8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	2200      	movs	r2, #0
 80082de:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80082e0:	68f8      	ldr	r0, [r7, #12]
 80082e2:	f7ff ff59 	bl	8008198 <get_ldnumber>
 80082e6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80082e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	da01      	bge.n	80082f2 <find_volume+0x26>
 80082ee:	230b      	movs	r3, #11
 80082f0:	e26c      	b.n	80087cc <find_volume+0x500>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80082f2:	4aa4      	ldr	r2, [pc, #656]	; (8008584 <find_volume+0x2b8>)
 80082f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80082fa:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80082fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d101      	bne.n	8008306 <find_volume+0x3a>
 8008302:	230c      	movs	r3, #12
 8008304:	e262      	b.n	80087cc <find_volume+0x500>

	ENTER_FF(fs);						/* Lock the volume */
 8008306:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008308:	f7fe f94e 	bl	80065a8 <lock_fs>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d101      	bne.n	8008316 <find_volume+0x4a>
 8008312:	230f      	movs	r3, #15
 8008314:	e25a      	b.n	80087cc <find_volume+0x500>
	*rfs = fs;							/* Return pointer to the file system object */
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800831a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800831c:	79fb      	ldrb	r3, [r7, #7]
 800831e:	f023 0301 	bic.w	r3, r3, #1
 8008322:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d01a      	beq.n	8008362 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800832c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800832e:	785b      	ldrb	r3, [r3, #1]
 8008330:	4618      	mov	r0, r3
 8008332:	f7fd ff9b 	bl	800626c <disk_status>
 8008336:	4603      	mov	r3, r0
 8008338:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800833c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008340:	f003 0301 	and.w	r3, r3, #1
 8008344:	2b00      	cmp	r3, #0
 8008346:	d10c      	bne.n	8008362 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008348:	79fb      	ldrb	r3, [r7, #7]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d007      	beq.n	800835e <find_volume+0x92>
 800834e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008352:	f003 0304 	and.w	r3, r3, #4
 8008356:	2b00      	cmp	r3, #0
 8008358:	d001      	beq.n	800835e <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800835a:	230a      	movs	r3, #10
 800835c:	e236      	b.n	80087cc <find_volume+0x500>
			}
			return FR_OK;				/* The file system object is valid */
 800835e:	2300      	movs	r3, #0
 8008360:	e234      	b.n	80087cc <find_volume+0x500>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008364:	2200      	movs	r2, #0
 8008366:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008368:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800836a:	b2da      	uxtb	r2, r3
 800836c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800836e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008372:	785b      	ldrb	r3, [r3, #1]
 8008374:	4618      	mov	r0, r3
 8008376:	f7fd ff93 	bl	80062a0 <disk_initialize>
 800837a:	4603      	mov	r3, r0
 800837c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008380:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008384:	f003 0301 	and.w	r3, r3, #1
 8008388:	2b00      	cmp	r3, #0
 800838a:	d001      	beq.n	8008390 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800838c:	2303      	movs	r3, #3
 800838e:	e21d      	b.n	80087cc <find_volume+0x500>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008390:	79fb      	ldrb	r3, [r7, #7]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d007      	beq.n	80083a6 <find_volume+0xda>
 8008396:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800839a:	f003 0304 	and.w	r3, r3, #4
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d001      	beq.n	80083a6 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80083a2:	230a      	movs	r3, #10
 80083a4:	e212      	b.n	80087cc <find_volume+0x500>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80083a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083a8:	7858      	ldrb	r0, [r3, #1]
 80083aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ac:	330c      	adds	r3, #12
 80083ae:	461a      	mov	r2, r3
 80083b0:	2102      	movs	r1, #2
 80083b2:	f7fd ffdb 	bl	800636c <disk_ioctl>
 80083b6:	4603      	mov	r3, r0
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d001      	beq.n	80083c0 <find_volume+0xf4>
 80083bc:	2301      	movs	r3, #1
 80083be:	e205      	b.n	80087cc <find_volume+0x500>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80083c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083c2:	899b      	ldrh	r3, [r3, #12]
 80083c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083c8:	d80d      	bhi.n	80083e6 <find_volume+0x11a>
 80083ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083cc:	899b      	ldrh	r3, [r3, #12]
 80083ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083d2:	d308      	bcc.n	80083e6 <find_volume+0x11a>
 80083d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083d6:	899b      	ldrh	r3, [r3, #12]
 80083d8:	461a      	mov	r2, r3
 80083da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083dc:	899b      	ldrh	r3, [r3, #12]
 80083de:	3b01      	subs	r3, #1
 80083e0:	4013      	ands	r3, r2
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d001      	beq.n	80083ea <find_volume+0x11e>
 80083e6:	2301      	movs	r3, #1
 80083e8:	e1f0      	b.n	80087cc <find_volume+0x500>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80083ea:	2300      	movs	r3, #0
 80083ec:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80083ee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80083f0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80083f2:	f7ff ff15 	bl	8008220 <check_fs>
 80083f6:	4603      	mov	r3, r0
 80083f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80083fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008400:	2b02      	cmp	r3, #2
 8008402:	d14b      	bne.n	800849c <find_volume+0x1d0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008404:	2300      	movs	r3, #0
 8008406:	643b      	str	r3, [r7, #64]	; 0x40
 8008408:	e01f      	b.n	800844a <find_volume+0x17e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800840a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800840c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8008410:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008412:	011b      	lsls	r3, r3, #4
 8008414:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008418:	4413      	add	r3, r2
 800841a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800841c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800841e:	3304      	adds	r3, #4
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d006      	beq.n	8008434 <find_volume+0x168>
 8008426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008428:	3308      	adds	r3, #8
 800842a:	4618      	mov	r0, r3
 800842c:	f7fd ffd4 	bl	80063d8 <ld_dword>
 8008430:	4602      	mov	r2, r0
 8008432:	e000      	b.n	8008436 <find_volume+0x16a>
 8008434:	2200      	movs	r2, #0
 8008436:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008438:	009b      	lsls	r3, r3, #2
 800843a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800843e:	440b      	add	r3, r1
 8008440:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008444:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008446:	3301      	adds	r3, #1
 8008448:	643b      	str	r3, [r7, #64]	; 0x40
 800844a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800844c:	2b03      	cmp	r3, #3
 800844e:	d9dc      	bls.n	800840a <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008450:	2300      	movs	r3, #0
 8008452:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008454:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008456:	2b00      	cmp	r3, #0
 8008458:	d002      	beq.n	8008460 <find_volume+0x194>
 800845a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800845c:	3b01      	subs	r3, #1
 800845e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008468:	4413      	add	r3, r2
 800846a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800846e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008470:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008472:	2b00      	cmp	r3, #0
 8008474:	d005      	beq.n	8008482 <find_volume+0x1b6>
 8008476:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008478:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800847a:	f7ff fed1 	bl	8008220 <check_fs>
 800847e:	4603      	mov	r3, r0
 8008480:	e000      	b.n	8008484 <find_volume+0x1b8>
 8008482:	2303      	movs	r3, #3
 8008484:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008488:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800848c:	2b01      	cmp	r3, #1
 800848e:	d905      	bls.n	800849c <find_volume+0x1d0>
 8008490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008492:	3301      	adds	r3, #1
 8008494:	643b      	str	r3, [r7, #64]	; 0x40
 8008496:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008498:	2b03      	cmp	r3, #3
 800849a:	d9e1      	bls.n	8008460 <find_volume+0x194>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800849c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80084a0:	2b04      	cmp	r3, #4
 80084a2:	d101      	bne.n	80084a8 <find_volume+0x1dc>
 80084a4:	2301      	movs	r3, #1
 80084a6:	e191      	b.n	80087cc <find_volume+0x500>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80084a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d901      	bls.n	80084b4 <find_volume+0x1e8>
 80084b0:	230d      	movs	r3, #13
 80084b2:	e18b      	b.n	80087cc <find_volume+0x500>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80084b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b6:	333c      	adds	r3, #60	; 0x3c
 80084b8:	330b      	adds	r3, #11
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7fd ff74 	bl	80063a8 <ld_word>
 80084c0:	4603      	mov	r3, r0
 80084c2:	461a      	mov	r2, r3
 80084c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084c6:	899b      	ldrh	r3, [r3, #12]
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d001      	beq.n	80084d0 <find_volume+0x204>
 80084cc:	230d      	movs	r3, #13
 80084ce:	e17d      	b.n	80087cc <find_volume+0x500>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80084d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084d2:	333c      	adds	r3, #60	; 0x3c
 80084d4:	3316      	adds	r3, #22
 80084d6:	4618      	mov	r0, r3
 80084d8:	f7fd ff66 	bl	80063a8 <ld_word>
 80084dc:	4603      	mov	r3, r0
 80084de:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80084e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d106      	bne.n	80084f4 <find_volume+0x228>
 80084e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084e8:	333c      	adds	r3, #60	; 0x3c
 80084ea:	3324      	adds	r3, #36	; 0x24
 80084ec:	4618      	mov	r0, r3
 80084ee:	f7fd ff73 	bl	80063d8 <ld_dword>
 80084f2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80084f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80084f8:	625a      	str	r2, [r3, #36]	; 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80084fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084fc:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 8008500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008502:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008506:	789b      	ldrb	r3, [r3, #2]
 8008508:	2b01      	cmp	r3, #1
 800850a:	d005      	beq.n	8008518 <find_volume+0x24c>
 800850c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800850e:	789b      	ldrb	r3, [r3, #2]
 8008510:	2b02      	cmp	r3, #2
 8008512:	d001      	beq.n	8008518 <find_volume+0x24c>
 8008514:	230d      	movs	r3, #13
 8008516:	e159      	b.n	80087cc <find_volume+0x500>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800851a:	789b      	ldrb	r3, [r3, #2]
 800851c:	461a      	mov	r2, r3
 800851e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008520:	fb02 f303 	mul.w	r3, r2, r3
 8008524:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008528:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800852c:	b29a      	uxth	r2, r3
 800852e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008530:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008534:	895b      	ldrh	r3, [r3, #10]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d008      	beq.n	800854c <find_volume+0x280>
 800853a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800853c:	895b      	ldrh	r3, [r3, #10]
 800853e:	461a      	mov	r2, r3
 8008540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008542:	895b      	ldrh	r3, [r3, #10]
 8008544:	3b01      	subs	r3, #1
 8008546:	4013      	ands	r3, r2
 8008548:	2b00      	cmp	r3, #0
 800854a:	d001      	beq.n	8008550 <find_volume+0x284>
 800854c:	230d      	movs	r3, #13
 800854e:	e13d      	b.n	80087cc <find_volume+0x500>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008552:	333c      	adds	r3, #60	; 0x3c
 8008554:	3311      	adds	r3, #17
 8008556:	4618      	mov	r0, r3
 8008558:	f7fd ff26 	bl	80063a8 <ld_word>
 800855c:	4603      	mov	r3, r0
 800855e:	461a      	mov	r2, r3
 8008560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008562:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008566:	891b      	ldrh	r3, [r3, #8]
 8008568:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800856a:	8992      	ldrh	r2, [r2, #12]
 800856c:	0952      	lsrs	r2, r2, #5
 800856e:	b292      	uxth	r2, r2
 8008570:	fbb3 f1f2 	udiv	r1, r3, r2
 8008574:	fb02 f201 	mul.w	r2, r2, r1
 8008578:	1a9b      	subs	r3, r3, r2
 800857a:	b29b      	uxth	r3, r3
 800857c:	2b00      	cmp	r3, #0
 800857e:	d003      	beq.n	8008588 <find_volume+0x2bc>
 8008580:	230d      	movs	r3, #13
 8008582:	e123      	b.n	80087cc <find_volume+0x500>
 8008584:	200000c0 	.word	0x200000c0

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800858a:	333c      	adds	r3, #60	; 0x3c
 800858c:	3313      	adds	r3, #19
 800858e:	4618      	mov	r0, r3
 8008590:	f7fd ff0a 	bl	80063a8 <ld_word>
 8008594:	4603      	mov	r3, r0
 8008596:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008598:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800859a:	2b00      	cmp	r3, #0
 800859c:	d106      	bne.n	80085ac <find_volume+0x2e0>
 800859e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085a0:	333c      	adds	r3, #60	; 0x3c
 80085a2:	3320      	adds	r3, #32
 80085a4:	4618      	mov	r0, r3
 80085a6:	f7fd ff17 	bl	80063d8 <ld_dword>
 80085aa:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80085ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ae:	333c      	adds	r3, #60	; 0x3c
 80085b0:	330e      	adds	r3, #14
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7fd fef8 	bl	80063a8 <ld_word>
 80085b8:	4603      	mov	r3, r0
 80085ba:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80085bc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d101      	bne.n	80085c6 <find_volume+0x2fa>
 80085c2:	230d      	movs	r3, #13
 80085c4:	e102      	b.n	80087cc <find_volume+0x500>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80085c6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80085c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085ca:	4413      	add	r3, r2
 80085cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80085ce:	8911      	ldrh	r1, [r2, #8]
 80085d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80085d2:	8992      	ldrh	r2, [r2, #12]
 80085d4:	0952      	lsrs	r2, r2, #5
 80085d6:	b292      	uxth	r2, r2
 80085d8:	fbb1 f2f2 	udiv	r2, r1, r2
 80085dc:	b292      	uxth	r2, r2
 80085de:	4413      	add	r3, r2
 80085e0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80085e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80085e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d201      	bcs.n	80085ee <find_volume+0x322>
 80085ea:	230d      	movs	r3, #13
 80085ec:	e0ee      	b.n	80087cc <find_volume+0x500>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80085ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80085f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f2:	1ad3      	subs	r3, r2, r3
 80085f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80085f6:	8952      	ldrh	r2, [r2, #10]
 80085f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80085fc:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80085fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008600:	2b00      	cmp	r3, #0
 8008602:	d101      	bne.n	8008608 <find_volume+0x33c>
 8008604:	230d      	movs	r3, #13
 8008606:	e0e1      	b.n	80087cc <find_volume+0x500>
		fmt = FS_FAT32;
 8008608:	2303      	movs	r3, #3
 800860a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800860e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008610:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008614:	4293      	cmp	r3, r2
 8008616:	d802      	bhi.n	800861e <find_volume+0x352>
 8008618:	2302      	movs	r3, #2
 800861a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800861e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008620:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008624:	4293      	cmp	r3, r2
 8008626:	d802      	bhi.n	800862e <find_volume+0x362>
 8008628:	2301      	movs	r3, #1
 800862a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800862e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008630:	1c9a      	adds	r2, r3, #2
 8008632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008634:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 8008636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008638:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800863a:	629a      	str	r2, [r3, #40]	; 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800863c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800863e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008640:	441a      	add	r2, r3
 8008642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008644:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 8008646:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800864a:	441a      	add	r2, r3
 800864c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800864e:	635a      	str	r2, [r3, #52]	; 0x34
		if (fmt == FS_FAT32) {
 8008650:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008654:	2b03      	cmp	r3, #3
 8008656:	d11e      	bne.n	8008696 <find_volume+0x3ca>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800865a:	333c      	adds	r3, #60	; 0x3c
 800865c:	332a      	adds	r3, #42	; 0x2a
 800865e:	4618      	mov	r0, r3
 8008660:	f7fd fea2 	bl	80063a8 <ld_word>
 8008664:	4603      	mov	r3, r0
 8008666:	2b00      	cmp	r3, #0
 8008668:	d001      	beq.n	800866e <find_volume+0x3a2>
 800866a:	230d      	movs	r3, #13
 800866c:	e0ae      	b.n	80087cc <find_volume+0x500>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800866e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008670:	891b      	ldrh	r3, [r3, #8]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d001      	beq.n	800867a <find_volume+0x3ae>
 8008676:	230d      	movs	r3, #13
 8008678:	e0a8      	b.n	80087cc <find_volume+0x500>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800867a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800867c:	333c      	adds	r3, #60	; 0x3c
 800867e:	332c      	adds	r3, #44	; 0x2c
 8008680:	4618      	mov	r0, r3
 8008682:	f7fd fea9 	bl	80063d8 <ld_dword>
 8008686:	4602      	mov	r2, r0
 8008688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800868a:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800868c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800868e:	6a1b      	ldr	r3, [r3, #32]
 8008690:	009b      	lsls	r3, r3, #2
 8008692:	647b      	str	r3, [r7, #68]	; 0x44
 8008694:	e01f      	b.n	80086d6 <find_volume+0x40a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008698:	891b      	ldrh	r3, [r3, #8]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d101      	bne.n	80086a2 <find_volume+0x3d6>
 800869e:	230d      	movs	r3, #13
 80086a0:	e094      	b.n	80087cc <find_volume+0x500>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80086a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086a8:	441a      	add	r2, r3
 80086aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ac:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80086ae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80086b2:	2b02      	cmp	r3, #2
 80086b4:	d103      	bne.n	80086be <find_volume+0x3f2>
 80086b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086b8:	6a1b      	ldr	r3, [r3, #32]
 80086ba:	005b      	lsls	r3, r3, #1
 80086bc:	e00a      	b.n	80086d4 <find_volume+0x408>
 80086be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086c0:	6a1a      	ldr	r2, [r3, #32]
 80086c2:	4613      	mov	r3, r2
 80086c4:	005b      	lsls	r3, r3, #1
 80086c6:	4413      	add	r3, r2
 80086c8:	085a      	lsrs	r2, r3, #1
 80086ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086cc:	6a1b      	ldr	r3, [r3, #32]
 80086ce:	f003 0301 	and.w	r3, r3, #1
 80086d2:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80086d4:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80086d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80086da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086dc:	899b      	ldrh	r3, [r3, #12]
 80086de:	4619      	mov	r1, r3
 80086e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086e2:	440b      	add	r3, r1
 80086e4:	3b01      	subs	r3, #1
 80086e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80086e8:	8989      	ldrh	r1, [r1, #12]
 80086ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d201      	bcs.n	80086f6 <find_volume+0x42a>
 80086f2:	230d      	movs	r3, #13
 80086f4:	e06a      	b.n	80087cc <find_volume+0x500>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80086f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80086fc:	61da      	str	r2, [r3, #28]
 80086fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008700:	69da      	ldr	r2, [r3, #28]
 8008702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008704:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 8008706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008708:	2280      	movs	r2, #128	; 0x80
 800870a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800870c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008710:	2b03      	cmp	r3, #3
 8008712:	d149      	bne.n	80087a8 <find_volume+0x4dc>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008716:	333c      	adds	r3, #60	; 0x3c
 8008718:	3330      	adds	r3, #48	; 0x30
 800871a:	4618      	mov	r0, r3
 800871c:	f7fd fe44 	bl	80063a8 <ld_word>
 8008720:	4603      	mov	r3, r0
 8008722:	2b01      	cmp	r3, #1
 8008724:	d140      	bne.n	80087a8 <find_volume+0x4dc>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008726:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008728:	3301      	adds	r3, #1
 800872a:	4619      	mov	r1, r3
 800872c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800872e:	f7fe f91d 	bl	800696c <move_window>
 8008732:	4603      	mov	r3, r0
 8008734:	2b00      	cmp	r3, #0
 8008736:	d137      	bne.n	80087a8 <find_volume+0x4dc>
		{
			fs->fsi_flag = 0;
 8008738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800873a:	2200      	movs	r2, #0
 800873c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800873e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008740:	333c      	adds	r3, #60	; 0x3c
 8008742:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008746:	4618      	mov	r0, r3
 8008748:	f7fd fe2e 	bl	80063a8 <ld_word>
 800874c:	4603      	mov	r3, r0
 800874e:	461a      	mov	r2, r3
 8008750:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008754:	429a      	cmp	r2, r3
 8008756:	d127      	bne.n	80087a8 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800875a:	333c      	adds	r3, #60	; 0x3c
 800875c:	4618      	mov	r0, r3
 800875e:	f7fd fe3b 	bl	80063d8 <ld_dword>
 8008762:	4603      	mov	r3, r0
 8008764:	4a1b      	ldr	r2, [pc, #108]	; (80087d4 <find_volume+0x508>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d11e      	bne.n	80087a8 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800876a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800876c:	333c      	adds	r3, #60	; 0x3c
 800876e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008772:	4618      	mov	r0, r3
 8008774:	f7fd fe30 	bl	80063d8 <ld_dword>
 8008778:	4603      	mov	r3, r0
 800877a:	4a17      	ldr	r2, [pc, #92]	; (80087d8 <find_volume+0x50c>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d113      	bne.n	80087a8 <find_volume+0x4dc>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008782:	333c      	adds	r3, #60	; 0x3c
 8008784:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8008788:	4618      	mov	r0, r3
 800878a:	f7fd fe25 	bl	80063d8 <ld_dword>
 800878e:	4602      	mov	r2, r0
 8008790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008792:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008796:	333c      	adds	r3, #60	; 0x3c
 8008798:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800879c:	4618      	mov	r0, r3
 800879e:	f7fd fe1b 	bl	80063d8 <ld_dword>
 80087a2:	4602      	mov	r2, r0
 80087a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087a6:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80087a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087aa:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80087ae:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80087b0:	4b0a      	ldr	r3, [pc, #40]	; (80087dc <find_volume+0x510>)
 80087b2:	881b      	ldrh	r3, [r3, #0]
 80087b4:	3301      	adds	r3, #1
 80087b6:	b29a      	uxth	r2, r3
 80087b8:	4b08      	ldr	r3, [pc, #32]	; (80087dc <find_volume+0x510>)
 80087ba:	801a      	strh	r2, [r3, #0]
 80087bc:	4b07      	ldr	r3, [pc, #28]	; (80087dc <find_volume+0x510>)
 80087be:	881a      	ldrh	r2, [r3, #0]
 80087c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c2:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80087c4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80087c6:	f7fe f869 	bl	800689c <clear_lock>
#endif
	return FR_OK;
 80087ca:	2300      	movs	r3, #0
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3758      	adds	r7, #88	; 0x58
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}
 80087d4:	41615252 	.word	0x41615252
 80087d8:	61417272 	.word	0x61417272
 80087dc:	200000c4 	.word	0x200000c4

080087e0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b084      	sub	sp, #16
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80087ea:	2309      	movs	r3, #9
 80087ec:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d02e      	beq.n	8008852 <validate+0x72>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d02a      	beq.n	8008852 <validate+0x72>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d025      	beq.n	8008852 <validate+0x72>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	889a      	ldrh	r2, [r3, #4]
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	88db      	ldrh	r3, [r3, #6]
 8008810:	429a      	cmp	r2, r3
 8008812:	d11e      	bne.n	8008852 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4618      	mov	r0, r3
 800881a:	f7fd fec5 	bl	80065a8 <lock_fs>
 800881e:	4603      	mov	r3, r0
 8008820:	2b00      	cmp	r3, #0
 8008822:	d014      	beq.n	800884e <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	785b      	ldrb	r3, [r3, #1]
 800882a:	4618      	mov	r0, r3
 800882c:	f7fd fd1e 	bl	800626c <disk_status>
 8008830:	4603      	mov	r3, r0
 8008832:	f003 0301 	and.w	r3, r3, #1
 8008836:	2b00      	cmp	r3, #0
 8008838:	d102      	bne.n	8008840 <validate+0x60>
				res = FR_OK;
 800883a:	2300      	movs	r3, #0
 800883c:	73fb      	strb	r3, [r7, #15]
 800883e:	e008      	b.n	8008852 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	2100      	movs	r1, #0
 8008846:	4618      	mov	r0, r3
 8008848:	f7fd fec4 	bl	80065d4 <unlock_fs>
 800884c:	e001      	b.n	8008852 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800884e:	230f      	movs	r3, #15
 8008850:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008852:	7bfb      	ldrb	r3, [r7, #15]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d102      	bne.n	800885e <validate+0x7e>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	e000      	b.n	8008860 <validate+0x80>
 800885e:	2300      	movs	r3, #0
 8008860:	683a      	ldr	r2, [r7, #0]
 8008862:	6013      	str	r3, [r2, #0]
	return res;
 8008864:	7bfb      	ldrb	r3, [r7, #15]
}
 8008866:	4618      	mov	r0, r3
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
	...

08008870 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b088      	sub	sp, #32
 8008874:	af00      	add	r7, sp, #0
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	60b9      	str	r1, [r7, #8]
 800887a:	4613      	mov	r3, r2
 800887c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008882:	f107 0310 	add.w	r3, r7, #16
 8008886:	4618      	mov	r0, r3
 8008888:	f7ff fc86 	bl	8008198 <get_ldnumber>
 800888c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	2b00      	cmp	r3, #0
 8008892:	da01      	bge.n	8008898 <f_mount+0x28>
 8008894:	230b      	movs	r3, #11
 8008896:	e048      	b.n	800892a <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008898:	4a26      	ldr	r2, [pc, #152]	; (8008934 <f_mount+0xc4>)
 800889a:	69fb      	ldr	r3, [r7, #28]
 800889c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088a0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00f      	beq.n	80088c8 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80088a8:	69b8      	ldr	r0, [r7, #24]
 80088aa:	f7fd fff7 	bl	800689c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 80088ae:	69bb      	ldr	r3, [r7, #24]
 80088b0:	695b      	ldr	r3, [r3, #20]
 80088b2:	4618      	mov	r0, r3
 80088b4:	f001 f837 	bl	8009926 <ff_del_syncobj>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d101      	bne.n	80088c2 <f_mount+0x52>
 80088be:	2302      	movs	r3, #2
 80088c0:	e033      	b.n	800892a <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	2200      	movs	r2, #0
 80088c6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d00f      	beq.n	80088ee <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2200      	movs	r2, #0
 80088d2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 80088d4:	69fb      	ldr	r3, [r7, #28]
 80088d6:	b2da      	uxtb	r2, r3
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	3314      	adds	r3, #20
 80088dc:	4619      	mov	r1, r3
 80088de:	4610      	mov	r0, r2
 80088e0:	f001 f806 	bl	80098f0 <ff_cre_syncobj>
 80088e4:	4603      	mov	r3, r0
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d101      	bne.n	80088ee <f_mount+0x7e>
 80088ea:	2302      	movs	r3, #2
 80088ec:	e01d      	b.n	800892a <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80088ee:	68fa      	ldr	r2, [r7, #12]
 80088f0:	4910      	ldr	r1, [pc, #64]	; (8008934 <f_mount+0xc4>)
 80088f2:	69fb      	ldr	r3, [r7, #28]
 80088f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d002      	beq.n	8008904 <f_mount+0x94>
 80088fe:	79fb      	ldrb	r3, [r7, #7]
 8008900:	2b01      	cmp	r3, #1
 8008902:	d001      	beq.n	8008908 <f_mount+0x98>
 8008904:	2300      	movs	r3, #0
 8008906:	e010      	b.n	800892a <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008908:	f107 010c 	add.w	r1, r7, #12
 800890c:	f107 0308 	add.w	r3, r7, #8
 8008910:	2200      	movs	r2, #0
 8008912:	4618      	mov	r0, r3
 8008914:	f7ff fcda 	bl	80082cc <find_volume>
 8008918:	4603      	mov	r3, r0
 800891a:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	7dfa      	ldrb	r2, [r7, #23]
 8008920:	4611      	mov	r1, r2
 8008922:	4618      	mov	r0, r3
 8008924:	f7fd fe56 	bl	80065d4 <unlock_fs>
 8008928:	7dfb      	ldrb	r3, [r7, #23]
}
 800892a:	4618      	mov	r0, r3
 800892c:	3720      	adds	r7, #32
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop
 8008934:	200000c0 	.word	0x200000c0

08008938 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 800893e:	af00      	add	r7, sp, #0
 8008940:	f107 030c 	add.w	r3, r7, #12
 8008944:	6018      	str	r0, [r3, #0]
 8008946:	f107 0308 	add.w	r3, r7, #8
 800894a:	6019      	str	r1, [r3, #0]
 800894c:	1dfb      	adds	r3, r7, #7
 800894e:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008950:	f107 030c 	add.w	r3, r7, #12
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d101      	bne.n	800895e <f_open+0x26>
 800895a:	2309      	movs	r3, #9
 800895c:	e24a      	b.n	8008df4 <f_open+0x4bc>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800895e:	1dfb      	adds	r3, r7, #7
 8008960:	1dfa      	adds	r2, r7, #7
 8008962:	7812      	ldrb	r2, [r2, #0]
 8008964:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8008968:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800896a:	1dfb      	adds	r3, r7, #7
 800896c:	781a      	ldrb	r2, [r3, #0]
 800896e:	f507 7105 	add.w	r1, r7, #532	; 0x214
 8008972:	f107 0308 	add.w	r3, r7, #8
 8008976:	4618      	mov	r0, r3
 8008978:	f7ff fca8 	bl	80082cc <find_volume>
 800897c:	4603      	mov	r3, r0
 800897e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	if (res == FR_OK) {
 8008982:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8008986:	2b00      	cmp	r3, #0
 8008988:	f040 8221 	bne.w	8008dce <f_open+0x496>
		dj.obj.fs = fs;
 800898c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008990:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
		INIT_NAMBUF(fs);
 8008994:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008998:	f107 0214 	add.w	r2, r7, #20
 800899c:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800899e:	f107 0308 	add.w	r3, r7, #8
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80089a8:	4611      	mov	r1, r2
 80089aa:	4618      	mov	r0, r3
 80089ac:	f7ff fb7e 	bl	80080ac <follow_path>
 80089b0:	4603      	mov	r3, r0
 80089b2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80089b6:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d11b      	bne.n	80089f6 <f_open+0xbe>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80089be:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 80089c2:	b25b      	sxtb	r3, r3
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	da03      	bge.n	80089d0 <f_open+0x98>
				res = FR_INVALID_NAME;
 80089c8:	2306      	movs	r3, #6
 80089ca:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 80089ce:	e012      	b.n	80089f6 <f_open+0xbe>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80089d0:	1dfb      	adds	r3, r7, #7
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	f023 0301 	bic.w	r3, r3, #1
 80089d8:	2b00      	cmp	r3, #0
 80089da:	bf14      	ite	ne
 80089dc:	2301      	movne	r3, #1
 80089de:	2300      	moveq	r3, #0
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	461a      	mov	r2, r3
 80089e4:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80089e8:	4611      	mov	r1, r2
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7fd fe0e 	bl	800660c <chk_lock>
 80089f0:	4603      	mov	r3, r0
 80089f2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80089f6:	1dfb      	adds	r3, r7, #7
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	f003 031c 	and.w	r3, r3, #28
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	f000 809b 	beq.w	8008b3a <f_open+0x202>
			if (res != FR_OK) {					/* No file, create new */
 8008a04:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d019      	beq.n	8008a40 <f_open+0x108>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008a0c:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8008a10:	2b04      	cmp	r3, #4
 8008a12:	d10e      	bne.n	8008a32 <f_open+0xfa>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008a14:	f7fd fe56 	bl	80066c4 <enq_lock>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d006      	beq.n	8008a2c <f_open+0xf4>
 8008a1e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7fe ffb4 	bl	8007990 <dir_register>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	e000      	b.n	8008a2e <f_open+0xf6>
 8008a2c:	2312      	movs	r3, #18
 8008a2e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008a32:	1dfb      	adds	r3, r7, #7
 8008a34:	1dfa      	adds	r2, r7, #7
 8008a36:	7812      	ldrb	r2, [r2, #0]
 8008a38:	f042 0208 	orr.w	r2, r2, #8
 8008a3c:	701a      	strb	r2, [r3, #0]
 8008a3e:	e012      	b.n	8008a66 <f_open+0x12e>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008a40:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 8008a44:	f003 0311 	and.w	r3, r3, #17
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d003      	beq.n	8008a54 <f_open+0x11c>
					res = FR_DENIED;
 8008a4c:	2307      	movs	r3, #7
 8008a4e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 8008a52:	e008      	b.n	8008a66 <f_open+0x12e>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008a54:	1dfb      	adds	r3, r7, #7
 8008a56:	781b      	ldrb	r3, [r3, #0]
 8008a58:	f003 0304 	and.w	r3, r3, #4
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d002      	beq.n	8008a66 <f_open+0x12e>
 8008a60:	2308      	movs	r3, #8
 8008a62:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008a66:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f040 8082 	bne.w	8008b74 <f_open+0x23c>
 8008a70:	1dfb      	adds	r3, r7, #7
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	f003 0308 	and.w	r3, r3, #8
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d07b      	beq.n	8008b74 <f_open+0x23c>
				dw = GET_FATTIME();
 8008a7c:	f7fd f908 	bl	8005c90 <get_fattime>
 8008a80:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008a84:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8008a88:	330e      	adds	r3, #14
 8008a8a:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f7fd fce0 	bl	8006454 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008a94:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8008a98:	3316      	adds	r3, #22
 8008a9a:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f7fd fcd8 	bl	8006454 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008aa4:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8008aa8:	330b      	adds	r3, #11
 8008aaa:	2220      	movs	r2, #32
 8008aac:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008aae:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008ab2:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 8008ab6:	4611      	mov	r1, r2
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f7fe fcdf 	bl	800747c <ld_clust>
 8008abe:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008ac2:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008ac6:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 8008aca:	2200      	movs	r2, #0
 8008acc:	4618      	mov	r0, r3
 8008ace:	f7fe fcf4 	bl	80074ba <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008ad2:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8008ad6:	331c      	adds	r3, #28
 8008ad8:	2100      	movs	r1, #0
 8008ada:	4618      	mov	r0, r3
 8008adc:	f7fd fcba 	bl	8006454 <st_dword>
					fs->wflag = 1;
 8008ae0:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008ae4:	2201      	movs	r2, #1
 8008ae6:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008ae8:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d041      	beq.n	8008b74 <f_open+0x23c>
						dw = fs->winsect;
 8008af0:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008af6:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
						res = remove_chain(&dj.obj, cl, 0);
 8008afa:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008afe:	2200      	movs	r2, #0
 8008b00:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 8008b04:	4618      	mov	r0, r3
 8008b06:	f7fe f9de 	bl	8006ec6 <remove_chain>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
						if (res == FR_OK) {
 8008b10:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d12d      	bne.n	8008b74 <f_open+0x23c>
							res = move_window(fs, dw);
 8008b18:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008b1c:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 8008b20:	4618      	mov	r0, r3
 8008b22:	f7fd ff23 	bl	800696c <move_window>
 8008b26:	4603      	mov	r3, r0
 8008b28:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008b2c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008b30:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 8008b34:	3a01      	subs	r2, #1
 8008b36:	619a      	str	r2, [r3, #24]
 8008b38:	e01c      	b.n	8008b74 <f_open+0x23c>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008b3a:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d118      	bne.n	8008b74 <f_open+0x23c>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008b42:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 8008b46:	f003 0310 	and.w	r3, r3, #16
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d003      	beq.n	8008b56 <f_open+0x21e>
					res = FR_NO_FILE;
 8008b4e:	2304      	movs	r3, #4
 8008b50:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 8008b54:	e00e      	b.n	8008b74 <f_open+0x23c>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008b56:	1dfb      	adds	r3, r7, #7
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	f003 0302 	and.w	r3, r3, #2
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d008      	beq.n	8008b74 <f_open+0x23c>
 8008b62:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 8008b66:	f003 0301 	and.w	r3, r3, #1
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d002      	beq.n	8008b74 <f_open+0x23c>
						res = FR_DENIED;
 8008b6e:	2307      	movs	r3, #7
 8008b70:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 8008b74:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d136      	bne.n	8008bea <f_open+0x2b2>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008b7c:	1dfb      	adds	r3, r7, #7
 8008b7e:	781b      	ldrb	r3, [r3, #0]
 8008b80:	f003 0308 	and.w	r3, r3, #8
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d005      	beq.n	8008b94 <f_open+0x25c>
				mode |= FA_MODIFIED;
 8008b88:	1dfb      	adds	r3, r7, #7
 8008b8a:	1dfa      	adds	r2, r7, #7
 8008b8c:	7812      	ldrb	r2, [r2, #0]
 8008b8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b92:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008b94:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008b98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b9a:	f107 030c 	add.w	r3, r7, #12
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8008ba2:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 8008ba6:	f107 030c 	add.w	r3, r7, #12
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008bae:	1dfb      	adds	r3, r7, #7
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	f023 0301 	bic.w	r3, r3, #1
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	bf14      	ite	ne
 8008bba:	2301      	movne	r3, #1
 8008bbc:	2300      	moveq	r3, #0
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	461a      	mov	r2, r3
 8008bc2:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8008bc6:	4611      	mov	r1, r2
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f7fd fd9d 	bl	8006708 <inc_lock>
 8008bce:	4602      	mov	r2, r0
 8008bd0:	f107 030c 	add.w	r3, r7, #12
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008bd8:	f107 030c 	add.w	r3, r7, #12
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	691b      	ldr	r3, [r3, #16]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d102      	bne.n	8008bea <f_open+0x2b2>
 8008be4:	2302      	movs	r3, #2
 8008be6:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008bea:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	f040 80ed 	bne.w	8008dce <f_open+0x496>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008bf4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008bf8:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 8008bfc:	4611      	mov	r1, r2
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f7fe fc3c 	bl	800747c <ld_clust>
 8008c04:	4602      	mov	r2, r0
 8008c06:	f107 030c 	add.w	r3, r7, #12
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008c0e:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8008c12:	331c      	adds	r3, #28
 8008c14:	4618      	mov	r0, r3
 8008c16:	f7fd fbdf 	bl	80063d8 <ld_dword>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	f107 030c 	add.w	r3, r7, #12
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008c24:	f107 030c 	add.w	r3, r7, #12
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008c2e:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8008c32:	f107 030c 	add.w	r3, r7, #12
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008c3a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008c3e:	88da      	ldrh	r2, [r3, #6]
 8008c40:	f107 030c 	add.w	r3, r7, #12
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008c48:	f107 030c 	add.w	r3, r7, #12
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	1dfa      	adds	r2, r7, #7
 8008c50:	7812      	ldrb	r2, [r2, #0]
 8008c52:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008c54:	f107 030c 	add.w	r3, r7, #12
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008c5e:	f107 030c 	add.w	r3, r7, #12
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	2200      	movs	r2, #0
 8008c66:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008c68:	f107 030c 	add.w	r3, r7, #12
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008c72:	f107 030c 	add.w	r3, r7, #12
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	3330      	adds	r3, #48	; 0x30
 8008c7a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008c7e:	2100      	movs	r1, #0
 8008c80:	4618      	mov	r0, r3
 8008c82:	f7fd fc34 	bl	80064ee <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008c86:	1dfb      	adds	r3, r7, #7
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	f003 0320 	and.w	r3, r3, #32
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	f000 809d 	beq.w	8008dce <f_open+0x496>
 8008c94:	f107 030c 	add.w	r3, r7, #12
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	68db      	ldr	r3, [r3, #12]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	f000 8096 	beq.w	8008dce <f_open+0x496>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008ca2:	f107 030c 	add.w	r3, r7, #12
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68da      	ldr	r2, [r3, #12]
 8008caa:	f107 030c 	add.w	r3, r7, #12
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008cb2:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008cb6:	895b      	ldrh	r3, [r3, #10]
 8008cb8:	461a      	mov	r2, r3
 8008cba:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008cbe:	899b      	ldrh	r3, [r3, #12]
 8008cc0:	fb03 f302 	mul.w	r3, r3, r2
 8008cc4:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008cc8:	f107 030c 	add.w	r3, r7, #12
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008cd4:	f107 030c 	add.w	r3, r7, #12
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68db      	ldr	r3, [r3, #12]
 8008cdc:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 8008ce0:	e01f      	b.n	8008d22 <f_open+0x3ea>
					clst = get_fat(&fp->obj, clst);
 8008ce2:	f107 030c 	add.w	r3, r7, #12
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 8008cec:	4618      	mov	r0, r3
 8008cee:	f7fd fefa 	bl	8006ae6 <get_fat>
 8008cf2:	f8c7 0260 	str.w	r0, [r7, #608]	; 0x260
					if (clst <= 1) res = FR_INT_ERR;
 8008cf6:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	d802      	bhi.n	8008d04 <f_open+0x3cc>
 8008cfe:	2302      	movs	r3, #2
 8008d00:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008d04:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 8008d08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d0c:	d102      	bne.n	8008d14 <f_open+0x3dc>
 8008d0e:	2301      	movs	r3, #1
 8008d10:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008d14:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 8008d18:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8008d1c:	1ad3      	subs	r3, r2, r3
 8008d1e:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 8008d22:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d105      	bne.n	8008d36 <f_open+0x3fe>
 8008d2a:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 8008d2e:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d8d5      	bhi.n	8008ce2 <f_open+0x3aa>
				}
				fp->clust = clst;
 8008d36:	f107 030c 	add.w	r3, r7, #12
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 8008d40:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008d42:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d141      	bne.n	8008dce <f_open+0x496>
 8008d4a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008d4e:	899b      	ldrh	r3, [r3, #12]
 8008d50:	461a      	mov	r2, r3
 8008d52:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 8008d56:	fbb3 f1f2 	udiv	r1, r3, r2
 8008d5a:	fb02 f201 	mul.w	r2, r2, r1
 8008d5e:	1a9b      	subs	r3, r3, r2
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d034      	beq.n	8008dce <f_open+0x496>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008d64:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008d68:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f7fd fe9b 	bl	8006aa8 <clust2sect>
 8008d72:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
 8008d76:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d103      	bne.n	8008d86 <f_open+0x44e>
						res = FR_INT_ERR;
 8008d7e:	2302      	movs	r3, #2
 8008d80:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 8008d84:	e023      	b.n	8008dce <f_open+0x496>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008d86:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008d8a:	899b      	ldrh	r3, [r3, #12]
 8008d8c:	461a      	mov	r2, r3
 8008d8e:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 8008d92:	fbb3 f2f2 	udiv	r2, r3, r2
 8008d96:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 8008d9a:	441a      	add	r2, r3
 8008d9c:	f107 030c 	add.w	r3, r7, #12
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008da4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008da8:	7858      	ldrb	r0, [r3, #1]
 8008daa:	f107 030c 	add.w	r3, r7, #12
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008db4:	f107 030c 	add.w	r3, r7, #12
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	6a1a      	ldr	r2, [r3, #32]
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	f7fd fa95 	bl	80062ec <disk_read>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <f_open+0x496>
 8008dc8:	2301      	movs	r3, #1
 8008dca:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008dce:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d004      	beq.n	8008de0 <f_open+0x4a8>
 8008dd6:	f107 030c 	add.w	r3, r7, #12
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008de0:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8008de4:	f897 2267 	ldrb.w	r2, [r7, #615]	; 0x267
 8008de8:	4611      	mov	r1, r2
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7fd fbf2 	bl	80065d4 <unlock_fs>
 8008df0:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	f507 771a 	add.w	r7, r7, #616	; 0x268
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b08e      	sub	sp, #56	; 0x38
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	60f8      	str	r0, [r7, #12]
 8008e06:	60b9      	str	r1, [r7, #8]
 8008e08:	607a      	str	r2, [r7, #4]
 8008e0a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	2200      	movs	r2, #0
 8008e14:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	f107 0214 	add.w	r2, r7, #20
 8008e1c:	4611      	mov	r1, r2
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f7ff fcde 	bl	80087e0 <validate>
 8008e24:	4603      	mov	r3, r0
 8008e26:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008e2a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d107      	bne.n	8008e42 <f_read+0x44>
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	7d5b      	ldrb	r3, [r3, #21]
 8008e36:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8008e3a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d009      	beq.n	8008e56 <f_read+0x58>
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8008e48:	4611      	mov	r1, r2
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f7fd fbc2 	bl	80065d4 <unlock_fs>
 8008e50:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e54:	e15d      	b.n	8009112 <f_read+0x314>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	7d1b      	ldrb	r3, [r3, #20]
 8008e5a:	f003 0301 	and.w	r3, r3, #1
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d106      	bne.n	8008e70 <f_read+0x72>
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	2107      	movs	r1, #7
 8008e66:	4618      	mov	r0, r3
 8008e68:	f7fd fbb4 	bl	80065d4 <unlock_fs>
 8008e6c:	2307      	movs	r3, #7
 8008e6e:	e150      	b.n	8009112 <f_read+0x314>
	remain = fp->obj.objsize - fp->fptr;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	68da      	ldr	r2, [r3, #12]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	699b      	ldr	r3, [r3, #24]
 8008e78:	1ad3      	subs	r3, r2, r3
 8008e7a:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8008e7c:	687a      	ldr	r2, [r7, #4]
 8008e7e:	6a3b      	ldr	r3, [r7, #32]
 8008e80:	429a      	cmp	r2, r3
 8008e82:	f240 813c 	bls.w	80090fe <f_read+0x300>
 8008e86:	6a3b      	ldr	r3, [r7, #32]
 8008e88:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8008e8a:	e138      	b.n	80090fe <f_read+0x300>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	699b      	ldr	r3, [r3, #24]
 8008e90:	697a      	ldr	r2, [r7, #20]
 8008e92:	8992      	ldrh	r2, [r2, #12]
 8008e94:	fbb3 f1f2 	udiv	r1, r3, r2
 8008e98:	fb02 f201 	mul.w	r2, r2, r1
 8008e9c:	1a9b      	subs	r3, r3, r2
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	f040 80f3 	bne.w	800908a <f_read+0x28c>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	699b      	ldr	r3, [r3, #24]
 8008ea8:	697a      	ldr	r2, [r7, #20]
 8008eaa:	8992      	ldrh	r2, [r2, #12]
 8008eac:	fbb3 f3f2 	udiv	r3, r3, r2
 8008eb0:	697a      	ldr	r2, [r7, #20]
 8008eb2:	8952      	ldrh	r2, [r2, #10]
 8008eb4:	3a01      	subs	r2, #1
 8008eb6:	4013      	ands	r3, r2
 8008eb8:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8008eba:	69fb      	ldr	r3, [r7, #28]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d139      	bne.n	8008f34 <f_read+0x136>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	699b      	ldr	r3, [r3, #24]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d103      	bne.n	8008ed0 <f_read+0xd2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	689b      	ldr	r3, [r3, #8]
 8008ecc:	633b      	str	r3, [r7, #48]	; 0x30
 8008ece:	e013      	b.n	8008ef8 <f_read+0xfa>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d007      	beq.n	8008ee8 <f_read+0xea>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	699b      	ldr	r3, [r3, #24]
 8008edc:	4619      	mov	r1, r3
 8008ede:	68f8      	ldr	r0, [r7, #12]
 8008ee0:	f7fe f8ee 	bl	80070c0 <clmt_clust>
 8008ee4:	6338      	str	r0, [r7, #48]	; 0x30
 8008ee6:	e007      	b.n	8008ef8 <f_read+0xfa>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	69db      	ldr	r3, [r3, #28]
 8008eee:	4619      	mov	r1, r3
 8008ef0:	4610      	mov	r0, r2
 8008ef2:	f7fd fdf8 	bl	8006ae6 <get_fat>
 8008ef6:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8008ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008efa:	2b01      	cmp	r3, #1
 8008efc:	d809      	bhi.n	8008f12 <f_read+0x114>
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2202      	movs	r2, #2
 8008f02:	755a      	strb	r2, [r3, #21]
 8008f04:	697b      	ldr	r3, [r7, #20]
 8008f06:	2102      	movs	r1, #2
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f7fd fb63 	bl	80065d4 <unlock_fs>
 8008f0e:	2302      	movs	r3, #2
 8008f10:	e0ff      	b.n	8009112 <f_read+0x314>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f18:	d109      	bne.n	8008f2e <f_read+0x130>
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2201      	movs	r2, #1
 8008f1e:	755a      	strb	r2, [r3, #21]
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	2101      	movs	r1, #1
 8008f24:	4618      	mov	r0, r3
 8008f26:	f7fd fb55 	bl	80065d4 <unlock_fs>
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	e0f1      	b.n	8009112 <f_read+0x314>
				fp->clust = clst;				/* Update current cluster */
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f32:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008f34:	697a      	ldr	r2, [r7, #20]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	69db      	ldr	r3, [r3, #28]
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	4610      	mov	r0, r2
 8008f3e:	f7fd fdb3 	bl	8006aa8 <clust2sect>
 8008f42:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008f44:	69bb      	ldr	r3, [r7, #24]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d109      	bne.n	8008f5e <f_read+0x160>
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2202      	movs	r2, #2
 8008f4e:	755a      	strb	r2, [r3, #21]
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	2102      	movs	r1, #2
 8008f54:	4618      	mov	r0, r3
 8008f56:	f7fd fb3d 	bl	80065d4 <unlock_fs>
 8008f5a:	2302      	movs	r3, #2
 8008f5c:	e0d9      	b.n	8009112 <f_read+0x314>
			sect += csect;
 8008f5e:	69ba      	ldr	r2, [r7, #24]
 8008f60:	69fb      	ldr	r3, [r7, #28]
 8008f62:	4413      	add	r3, r2
 8008f64:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	899b      	ldrh	r3, [r3, #12]
 8008f6a:	461a      	mov	r2, r3
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f72:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8008f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d046      	beq.n	8009008 <f_read+0x20a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008f7a:	69fa      	ldr	r2, [r7, #28]
 8008f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f7e:	4413      	add	r3, r2
 8008f80:	697a      	ldr	r2, [r7, #20]
 8008f82:	8952      	ldrh	r2, [r2, #10]
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d905      	bls.n	8008f94 <f_read+0x196>
					cc = fs->csize - csect;
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	895b      	ldrh	r3, [r3, #10]
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	69fb      	ldr	r3, [r7, #28]
 8008f90:	1ad3      	subs	r3, r2, r3
 8008f92:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	7858      	ldrb	r0, [r3, #1]
 8008f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f9a:	69ba      	ldr	r2, [r7, #24]
 8008f9c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008f9e:	f7fd f9a5 	bl	80062ec <disk_read>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d009      	beq.n	8008fbc <f_read+0x1be>
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2201      	movs	r2, #1
 8008fac:	755a      	strb	r2, [r3, #21]
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	2101      	movs	r1, #1
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	f7fd fb0e 	bl	80065d4 <unlock_fs>
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e0aa      	b.n	8009112 <f_read+0x314>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	7d1b      	ldrb	r3, [r3, #20]
 8008fc0:	b25b      	sxtb	r3, r3
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	da18      	bge.n	8008ff8 <f_read+0x1fa>
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	6a1a      	ldr	r2, [r3, #32]
 8008fca:	69bb      	ldr	r3, [r7, #24]
 8008fcc:	1ad3      	subs	r3, r2, r3
 8008fce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008fd0:	429a      	cmp	r2, r3
 8008fd2:	d911      	bls.n	8008ff8 <f_read+0x1fa>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	6a1a      	ldr	r2, [r3, #32]
 8008fd8:	69bb      	ldr	r3, [r7, #24]
 8008fda:	1ad3      	subs	r3, r2, r3
 8008fdc:	697a      	ldr	r2, [r7, #20]
 8008fde:	8992      	ldrh	r2, [r2, #12]
 8008fe0:	fb02 f303 	mul.w	r3, r2, r3
 8008fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fe6:	18d0      	adds	r0, r2, r3
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	899b      	ldrh	r3, [r3, #12]
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	f7fd fa5a 	bl	80064ac <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	899b      	ldrh	r3, [r3, #12]
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009000:	fb02 f303 	mul.w	r3, r2, r3
 8009004:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8009006:	e066      	b.n	80090d6 <f_read+0x2d8>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	6a1b      	ldr	r3, [r3, #32]
 800900c:	69ba      	ldr	r2, [r7, #24]
 800900e:	429a      	cmp	r2, r3
 8009010:	d038      	beq.n	8009084 <f_read+0x286>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	7d1b      	ldrb	r3, [r3, #20]
 8009016:	b25b      	sxtb	r3, r3
 8009018:	2b00      	cmp	r3, #0
 800901a:	da1d      	bge.n	8009058 <f_read+0x25a>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	7858      	ldrb	r0, [r3, #1]
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	6a1a      	ldr	r2, [r3, #32]
 800902a:	2301      	movs	r3, #1
 800902c:	f7fd f97e 	bl	800632c <disk_write>
 8009030:	4603      	mov	r3, r0
 8009032:	2b00      	cmp	r3, #0
 8009034:	d009      	beq.n	800904a <f_read+0x24c>
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2201      	movs	r2, #1
 800903a:	755a      	strb	r2, [r3, #21]
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	2101      	movs	r1, #1
 8009040:	4618      	mov	r0, r3
 8009042:	f7fd fac7 	bl	80065d4 <unlock_fs>
 8009046:	2301      	movs	r3, #1
 8009048:	e063      	b.n	8009112 <f_read+0x314>
					fp->flag &= (BYTE)~FA_DIRTY;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	7d1b      	ldrb	r3, [r3, #20]
 800904e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009052:	b2da      	uxtb	r2, r3
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	7858      	ldrb	r0, [r3, #1]
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009062:	2301      	movs	r3, #1
 8009064:	69ba      	ldr	r2, [r7, #24]
 8009066:	f7fd f941 	bl	80062ec <disk_read>
 800906a:	4603      	mov	r3, r0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d009      	beq.n	8009084 <f_read+0x286>
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2201      	movs	r2, #1
 8009074:	755a      	strb	r2, [r3, #21]
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	2101      	movs	r1, #1
 800907a:	4618      	mov	r0, r3
 800907c:	f7fd faaa 	bl	80065d4 <unlock_fs>
 8009080:	2301      	movs	r3, #1
 8009082:	e046      	b.n	8009112 <f_read+0x314>
			}
#endif
			fp->sect = sect;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	69ba      	ldr	r2, [r7, #24]
 8009088:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	899b      	ldrh	r3, [r3, #12]
 800908e:	4618      	mov	r0, r3
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	699b      	ldr	r3, [r3, #24]
 8009094:	697a      	ldr	r2, [r7, #20]
 8009096:	8992      	ldrh	r2, [r2, #12]
 8009098:	fbb3 f1f2 	udiv	r1, r3, r2
 800909c:	fb02 f201 	mul.w	r2, r2, r1
 80090a0:	1a9b      	subs	r3, r3, r2
 80090a2:	1ac3      	subs	r3, r0, r3
 80090a4:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80090a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	429a      	cmp	r2, r3
 80090ac:	d901      	bls.n	80090b2 <f_read+0x2b4>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	699b      	ldr	r3, [r3, #24]
 80090bc:	697a      	ldr	r2, [r7, #20]
 80090be:	8992      	ldrh	r2, [r2, #12]
 80090c0:	fbb3 f0f2 	udiv	r0, r3, r2
 80090c4:	fb02 f200 	mul.w	r2, r2, r0
 80090c8:	1a9b      	subs	r3, r3, r2
 80090ca:	440b      	add	r3, r1
 80090cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090ce:	4619      	mov	r1, r3
 80090d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80090d2:	f7fd f9eb 	bl	80064ac <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80090d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090da:	4413      	add	r3, r2
 80090dc:	627b      	str	r3, [r7, #36]	; 0x24
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	699a      	ldr	r2, [r3, #24]
 80090e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090e4:	441a      	add	r2, r3
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	619a      	str	r2, [r3, #24]
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	681a      	ldr	r2, [r3, #0]
 80090ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090f0:	441a      	add	r2, r3
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	601a      	str	r2, [r3, #0]
 80090f6:	687a      	ldr	r2, [r7, #4]
 80090f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090fa:	1ad3      	subs	r3, r2, r3
 80090fc:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2b00      	cmp	r3, #0
 8009102:	f47f aec3 	bne.w	8008e8c <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	2100      	movs	r1, #0
 800910a:	4618      	mov	r0, r3
 800910c:	f7fd fa62 	bl	80065d4 <unlock_fs>
 8009110:	2300      	movs	r3, #0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3738      	adds	r7, #56	; 0x38
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}

0800911a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800911a:	b580      	push	{r7, lr}
 800911c:	b08c      	sub	sp, #48	; 0x30
 800911e:	af00      	add	r7, sp, #0
 8009120:	60f8      	str	r0, [r7, #12]
 8009122:	60b9      	str	r1, [r7, #8]
 8009124:	607a      	str	r2, [r7, #4]
 8009126:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	2200      	movs	r2, #0
 8009130:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	f107 0210 	add.w	r2, r7, #16
 8009138:	4611      	mov	r1, r2
 800913a:	4618      	mov	r0, r3
 800913c:	f7ff fb50 	bl	80087e0 <validate>
 8009140:	4603      	mov	r3, r0
 8009142:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009146:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800914a:	2b00      	cmp	r3, #0
 800914c:	d107      	bne.n	800915e <f_write+0x44>
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	7d5b      	ldrb	r3, [r3, #21]
 8009152:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009156:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800915a:	2b00      	cmp	r3, #0
 800915c:	d009      	beq.n	8009172 <f_write+0x58>
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8009164:	4611      	mov	r1, r2
 8009166:	4618      	mov	r0, r3
 8009168:	f7fd fa34 	bl	80065d4 <unlock_fs>
 800916c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009170:	e192      	b.n	8009498 <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	7d1b      	ldrb	r3, [r3, #20]
 8009176:	f003 0302 	and.w	r3, r3, #2
 800917a:	2b00      	cmp	r3, #0
 800917c:	d106      	bne.n	800918c <f_write+0x72>
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	2107      	movs	r1, #7
 8009182:	4618      	mov	r0, r3
 8009184:	f7fd fa26 	bl	80065d4 <unlock_fs>
 8009188:	2307      	movs	r3, #7
 800918a:	e185      	b.n	8009498 <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	699a      	ldr	r2, [r3, #24]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	441a      	add	r2, r3
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	699b      	ldr	r3, [r3, #24]
 8009198:	429a      	cmp	r2, r3
 800919a:	f080 816a 	bcs.w	8009472 <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	699b      	ldr	r3, [r3, #24]
 80091a2:	43db      	mvns	r3, r3
 80091a4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80091a6:	e164      	b.n	8009472 <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	699b      	ldr	r3, [r3, #24]
 80091ac:	693a      	ldr	r2, [r7, #16]
 80091ae:	8992      	ldrh	r2, [r2, #12]
 80091b0:	fbb3 f1f2 	udiv	r1, r3, r2
 80091b4:	fb02 f201 	mul.w	r2, r2, r1
 80091b8:	1a9b      	subs	r3, r3, r2
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	f040 810f 	bne.w	80093de <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	699b      	ldr	r3, [r3, #24]
 80091c4:	693a      	ldr	r2, [r7, #16]
 80091c6:	8992      	ldrh	r2, [r2, #12]
 80091c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80091cc:	693a      	ldr	r2, [r7, #16]
 80091ce:	8952      	ldrh	r2, [r2, #10]
 80091d0:	3a01      	subs	r2, #1
 80091d2:	4013      	ands	r3, r2
 80091d4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80091d6:	69bb      	ldr	r3, [r7, #24]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d14d      	bne.n	8009278 <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	699b      	ldr	r3, [r3, #24]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d10c      	bne.n	80091fe <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	689b      	ldr	r3, [r3, #8]
 80091e8:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80091ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d11a      	bne.n	8009226 <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2100      	movs	r1, #0
 80091f4:	4618      	mov	r0, r3
 80091f6:	f7fd fecb 	bl	8006f90 <create_chain>
 80091fa:	62b8      	str	r0, [r7, #40]	; 0x28
 80091fc:	e013      	b.n	8009226 <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009202:	2b00      	cmp	r3, #0
 8009204:	d007      	beq.n	8009216 <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	699b      	ldr	r3, [r3, #24]
 800920a:	4619      	mov	r1, r3
 800920c:	68f8      	ldr	r0, [r7, #12]
 800920e:	f7fd ff57 	bl	80070c0 <clmt_clust>
 8009212:	62b8      	str	r0, [r7, #40]	; 0x28
 8009214:	e007      	b.n	8009226 <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009216:	68fa      	ldr	r2, [r7, #12]
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	69db      	ldr	r3, [r3, #28]
 800921c:	4619      	mov	r1, r3
 800921e:	4610      	mov	r0, r2
 8009220:	f7fd feb6 	bl	8006f90 <create_chain>
 8009224:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009228:	2b00      	cmp	r3, #0
 800922a:	f000 8127 	beq.w	800947c <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800922e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009230:	2b01      	cmp	r3, #1
 8009232:	d109      	bne.n	8009248 <f_write+0x12e>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2202      	movs	r2, #2
 8009238:	755a      	strb	r2, [r3, #21]
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	2102      	movs	r1, #2
 800923e:	4618      	mov	r0, r3
 8009240:	f7fd f9c8 	bl	80065d4 <unlock_fs>
 8009244:	2302      	movs	r3, #2
 8009246:	e127      	b.n	8009498 <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800924a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800924e:	d109      	bne.n	8009264 <f_write+0x14a>
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2201      	movs	r2, #1
 8009254:	755a      	strb	r2, [r3, #21]
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	2101      	movs	r1, #1
 800925a:	4618      	mov	r0, r3
 800925c:	f7fd f9ba 	bl	80065d4 <unlock_fs>
 8009260:	2301      	movs	r3, #1
 8009262:	e119      	b.n	8009498 <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009268:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	689b      	ldr	r3, [r3, #8]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d102      	bne.n	8009278 <f_write+0x15e>
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009276:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	7d1b      	ldrb	r3, [r3, #20]
 800927c:	b25b      	sxtb	r3, r3
 800927e:	2b00      	cmp	r3, #0
 8009280:	da1d      	bge.n	80092be <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	7858      	ldrb	r0, [r3, #1]
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	6a1a      	ldr	r2, [r3, #32]
 8009290:	2301      	movs	r3, #1
 8009292:	f7fd f84b 	bl	800632c <disk_write>
 8009296:	4603      	mov	r3, r0
 8009298:	2b00      	cmp	r3, #0
 800929a:	d009      	beq.n	80092b0 <f_write+0x196>
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2201      	movs	r2, #1
 80092a0:	755a      	strb	r2, [r3, #21]
 80092a2:	693b      	ldr	r3, [r7, #16]
 80092a4:	2101      	movs	r1, #1
 80092a6:	4618      	mov	r0, r3
 80092a8:	f7fd f994 	bl	80065d4 <unlock_fs>
 80092ac:	2301      	movs	r3, #1
 80092ae:	e0f3      	b.n	8009498 <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	7d1b      	ldrb	r3, [r3, #20]
 80092b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80092b8:	b2da      	uxtb	r2, r3
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80092be:	693a      	ldr	r2, [r7, #16]
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	69db      	ldr	r3, [r3, #28]
 80092c4:	4619      	mov	r1, r3
 80092c6:	4610      	mov	r0, r2
 80092c8:	f7fd fbee 	bl	8006aa8 <clust2sect>
 80092cc:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d109      	bne.n	80092e8 <f_write+0x1ce>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2202      	movs	r2, #2
 80092d8:	755a      	strb	r2, [r3, #21]
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	2102      	movs	r1, #2
 80092de:	4618      	mov	r0, r3
 80092e0:	f7fd f978 	bl	80065d4 <unlock_fs>
 80092e4:	2302      	movs	r3, #2
 80092e6:	e0d7      	b.n	8009498 <f_write+0x37e>
			sect += csect;
 80092e8:	697a      	ldr	r2, [r7, #20]
 80092ea:	69bb      	ldr	r3, [r7, #24]
 80092ec:	4413      	add	r3, r2
 80092ee:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	899b      	ldrh	r3, [r3, #12]
 80092f4:	461a      	mov	r2, r3
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80092fc:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80092fe:	6a3b      	ldr	r3, [r7, #32]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d048      	beq.n	8009396 <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009304:	69ba      	ldr	r2, [r7, #24]
 8009306:	6a3b      	ldr	r3, [r7, #32]
 8009308:	4413      	add	r3, r2
 800930a:	693a      	ldr	r2, [r7, #16]
 800930c:	8952      	ldrh	r2, [r2, #10]
 800930e:	4293      	cmp	r3, r2
 8009310:	d905      	bls.n	800931e <f_write+0x204>
					cc = fs->csize - csect;
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	895b      	ldrh	r3, [r3, #10]
 8009316:	461a      	mov	r2, r3
 8009318:	69bb      	ldr	r3, [r7, #24]
 800931a:	1ad3      	subs	r3, r2, r3
 800931c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	7858      	ldrb	r0, [r3, #1]
 8009322:	6a3b      	ldr	r3, [r7, #32]
 8009324:	697a      	ldr	r2, [r7, #20]
 8009326:	69f9      	ldr	r1, [r7, #28]
 8009328:	f7fd f800 	bl	800632c <disk_write>
 800932c:	4603      	mov	r3, r0
 800932e:	2b00      	cmp	r3, #0
 8009330:	d009      	beq.n	8009346 <f_write+0x22c>
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	2201      	movs	r2, #1
 8009336:	755a      	strb	r2, [r3, #21]
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	2101      	movs	r1, #1
 800933c:	4618      	mov	r0, r3
 800933e:	f7fd f949 	bl	80065d4 <unlock_fs>
 8009342:	2301      	movs	r3, #1
 8009344:	e0a8      	b.n	8009498 <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	6a1a      	ldr	r2, [r3, #32]
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	1ad3      	subs	r3, r2, r3
 800934e:	6a3a      	ldr	r2, [r7, #32]
 8009350:	429a      	cmp	r2, r3
 8009352:	d918      	bls.n	8009386 <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	6a1a      	ldr	r2, [r3, #32]
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	1ad3      	subs	r3, r2, r3
 8009362:	693a      	ldr	r2, [r7, #16]
 8009364:	8992      	ldrh	r2, [r2, #12]
 8009366:	fb02 f303 	mul.w	r3, r2, r3
 800936a:	69fa      	ldr	r2, [r7, #28]
 800936c:	18d1      	adds	r1, r2, r3
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	899b      	ldrh	r3, [r3, #12]
 8009372:	461a      	mov	r2, r3
 8009374:	f7fd f89a 	bl	80064ac <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	7d1b      	ldrb	r3, [r3, #20]
 800937c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009380:	b2da      	uxtb	r2, r3
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	899b      	ldrh	r3, [r3, #12]
 800938a:	461a      	mov	r2, r3
 800938c:	6a3b      	ldr	r3, [r7, #32]
 800938e:	fb02 f303 	mul.w	r3, r2, r3
 8009392:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009394:	e050      	b.n	8009438 <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	6a1b      	ldr	r3, [r3, #32]
 800939a:	697a      	ldr	r2, [r7, #20]
 800939c:	429a      	cmp	r2, r3
 800939e:	d01b      	beq.n	80093d8 <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	699a      	ldr	r2, [r3, #24]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d215      	bcs.n	80093d8 <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	7858      	ldrb	r0, [r3, #1]
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80093b6:	2301      	movs	r3, #1
 80093b8:	697a      	ldr	r2, [r7, #20]
 80093ba:	f7fc ff97 	bl	80062ec <disk_read>
 80093be:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d009      	beq.n	80093d8 <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2201      	movs	r2, #1
 80093c8:	755a      	strb	r2, [r3, #21]
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	2101      	movs	r1, #1
 80093ce:	4618      	mov	r0, r3
 80093d0:	f7fd f900 	bl	80065d4 <unlock_fs>
 80093d4:	2301      	movs	r3, #1
 80093d6:	e05f      	b.n	8009498 <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	899b      	ldrh	r3, [r3, #12]
 80093e2:	4618      	mov	r0, r3
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	699b      	ldr	r3, [r3, #24]
 80093e8:	693a      	ldr	r2, [r7, #16]
 80093ea:	8992      	ldrh	r2, [r2, #12]
 80093ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80093f0:	fb02 f201 	mul.w	r2, r2, r1
 80093f4:	1a9b      	subs	r3, r3, r2
 80093f6:	1ac3      	subs	r3, r0, r3
 80093f8:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80093fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	429a      	cmp	r2, r3
 8009400:	d901      	bls.n	8009406 <f_write+0x2ec>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	699b      	ldr	r3, [r3, #24]
 8009410:	693a      	ldr	r2, [r7, #16]
 8009412:	8992      	ldrh	r2, [r2, #12]
 8009414:	fbb3 f0f2 	udiv	r0, r3, r2
 8009418:	fb02 f200 	mul.w	r2, r2, r0
 800941c:	1a9b      	subs	r3, r3, r2
 800941e:	440b      	add	r3, r1
 8009420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009422:	69f9      	ldr	r1, [r7, #28]
 8009424:	4618      	mov	r0, r3
 8009426:	f7fd f841 	bl	80064ac <mem_cpy>
		fp->flag |= FA_DIRTY;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	7d1b      	ldrb	r3, [r3, #20]
 800942e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009432:	b2da      	uxtb	r2, r3
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009438:	69fa      	ldr	r2, [r7, #28]
 800943a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800943c:	4413      	add	r3, r2
 800943e:	61fb      	str	r3, [r7, #28]
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	699a      	ldr	r2, [r3, #24]
 8009444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009446:	441a      	add	r2, r3
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	619a      	str	r2, [r3, #24]
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	68da      	ldr	r2, [r3, #12]
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	699b      	ldr	r3, [r3, #24]
 8009454:	429a      	cmp	r2, r3
 8009456:	bf38      	it	cc
 8009458:	461a      	movcc	r2, r3
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	60da      	str	r2, [r3, #12]
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009464:	441a      	add	r2, r3
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	601a      	str	r2, [r3, #0]
 800946a:	687a      	ldr	r2, [r7, #4]
 800946c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800946e:	1ad3      	subs	r3, r2, r3
 8009470:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	f47f ae97 	bne.w	80091a8 <f_write+0x8e>
 800947a:	e000      	b.n	800947e <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800947c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	7d1b      	ldrb	r3, [r3, #20]
 8009482:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009486:	b2da      	uxtb	r2, r3
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	2100      	movs	r1, #0
 8009490:	4618      	mov	r0, r3
 8009492:	f7fd f89f 	bl	80065d4 <unlock_fs>
 8009496:	2300      	movs	r3, #0
}
 8009498:	4618      	mov	r0, r3
 800949a:	3730      	adds	r7, #48	; 0x30
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b086      	sub	sp, #24
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f107 0208 	add.w	r2, r7, #8
 80094ae:	4611      	mov	r1, r2
 80094b0:	4618      	mov	r0, r3
 80094b2:	f7ff f995 	bl	80087e0 <validate>
 80094b6:	4603      	mov	r3, r0
 80094b8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80094ba:	7dfb      	ldrb	r3, [r7, #23]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d16d      	bne.n	800959c <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	7d1b      	ldrb	r3, [r3, #20]
 80094c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d067      	beq.n	800959c <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	7d1b      	ldrb	r3, [r3, #20]
 80094d0:	b25b      	sxtb	r3, r3
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	da1a      	bge.n	800950c <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	7858      	ldrb	r0, [r3, #1]
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6a1a      	ldr	r2, [r3, #32]
 80094e4:	2301      	movs	r3, #1
 80094e6:	f7fc ff21 	bl	800632c <disk_write>
 80094ea:	4603      	mov	r3, r0
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d006      	beq.n	80094fe <f_sync+0x5e>
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	2101      	movs	r1, #1
 80094f4:	4618      	mov	r0, r3
 80094f6:	f7fd f86d 	bl	80065d4 <unlock_fs>
 80094fa:	2301      	movs	r3, #1
 80094fc:	e055      	b.n	80095aa <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	7d1b      	ldrb	r3, [r3, #20]
 8009502:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009506:	b2da      	uxtb	r2, r3
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800950c:	f7fc fbc0 	bl	8005c90 <get_fattime>
 8009510:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009512:	68ba      	ldr	r2, [r7, #8]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009518:	4619      	mov	r1, r3
 800951a:	4610      	mov	r0, r2
 800951c:	f7fd fa26 	bl	800696c <move_window>
 8009520:	4603      	mov	r3, r0
 8009522:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009524:	7dfb      	ldrb	r3, [r7, #23]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d138      	bne.n	800959c <f_sync+0xfc>
					dir = fp->dir_ptr;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800952e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	330b      	adds	r3, #11
 8009534:	781a      	ldrb	r2, [r3, #0]
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	330b      	adds	r3, #11
 800953a:	f042 0220 	orr.w	r2, r2, #32
 800953e:	b2d2      	uxtb	r2, r2
 8009540:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6818      	ldr	r0, [r3, #0]
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	689b      	ldr	r3, [r3, #8]
 800954a:	461a      	mov	r2, r3
 800954c:	68f9      	ldr	r1, [r7, #12]
 800954e:	f7fd ffb4 	bl	80074ba <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f103 021c 	add.w	r2, r3, #28
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	4619      	mov	r1, r3
 800955e:	4610      	mov	r0, r2
 8009560:	f7fc ff78 	bl	8006454 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	3316      	adds	r3, #22
 8009568:	6939      	ldr	r1, [r7, #16]
 800956a:	4618      	mov	r0, r3
 800956c:	f7fc ff72 	bl	8006454 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	3312      	adds	r3, #18
 8009574:	2100      	movs	r1, #0
 8009576:	4618      	mov	r0, r3
 8009578:	f7fc ff51 	bl	800641e <st_word>
					fs->wflag = 1;
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	2201      	movs	r2, #1
 8009580:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	4618      	mov	r0, r3
 8009586:	f7fd fa1f 	bl	80069c8 <sync_fs>
 800958a:	4603      	mov	r3, r0
 800958c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	7d1b      	ldrb	r3, [r3, #20]
 8009592:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009596:	b2da      	uxtb	r2, r3
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	7dfa      	ldrb	r2, [r7, #23]
 80095a0:	4611      	mov	r1, r2
 80095a2:	4618      	mov	r0, r3
 80095a4:	f7fd f816 	bl	80065d4 <unlock_fs>
 80095a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	3718      	adds	r7, #24
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b084      	sub	sp, #16
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f7ff ff70 	bl	80094a0 <f_sync>
 80095c0:	4603      	mov	r3, r0
 80095c2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80095c4:	7bfb      	ldrb	r3, [r7, #15]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d11d      	bne.n	8009606 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	f107 0208 	add.w	r2, r7, #8
 80095d0:	4611      	mov	r1, r2
 80095d2:	4618      	mov	r0, r3
 80095d4:	f7ff f904 	bl	80087e0 <validate>
 80095d8:	4603      	mov	r3, r0
 80095da:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80095dc:	7bfb      	ldrb	r3, [r7, #15]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d111      	bne.n	8009606 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	691b      	ldr	r3, [r3, #16]
 80095e6:	4618      	mov	r0, r3
 80095e8:	f7fd f91c 	bl	8006824 <dec_lock>
 80095ec:	4603      	mov	r3, r0
 80095ee:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80095f0:	7bfb      	ldrb	r3, [r7, #15]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d102      	bne.n	80095fc <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2200      	movs	r2, #0
 80095fa:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	2100      	movs	r1, #0
 8009600:	4618      	mov	r0, r3
 8009602:	f7fc ffe7 	bl	80065d4 <unlock_fs>
#endif
		}
	}
	return res;
 8009606:	7bfb      	ldrb	r3, [r7, #15]
}
 8009608:	4618      	mov	r0, r3
 800960a:	3710      	adds	r7, #16
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	f5ad 7d10 	sub.w	sp, sp, #576	; 0x240
 8009616:	af00      	add	r7, sp, #0
 8009618:	1d3b      	adds	r3, r7, #4
 800961a:	6018      	str	r0, [r3, #0]
 800961c:	463b      	mov	r3, r7
 800961e:	6019      	str	r1, [r3, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 8009620:	f507 7102 	add.w	r1, r7, #520	; 0x208
 8009624:	1d3b      	adds	r3, r7, #4
 8009626:	2200      	movs	r2, #0
 8009628:	4618      	mov	r0, r3
 800962a:	f7fe fe4f 	bl	80082cc <find_volume>
 800962e:	4603      	mov	r3, r0
 8009630:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
	if (res == FR_OK) {
 8009634:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 8009638:	2b00      	cmp	r3, #0
 800963a:	d127      	bne.n	800968c <f_stat+0x7c>
		INIT_NAMBUF(dj.obj.fs);
 800963c:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8009640:	f107 0208 	add.w	r2, r7, #8
 8009644:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 8009646:	1d3b      	adds	r3, r7, #4
 8009648:	681a      	ldr	r2, [r3, #0]
 800964a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800964e:	4611      	mov	r1, r2
 8009650:	4618      	mov	r0, r3
 8009652:	f7fe fd2b 	bl	80080ac <follow_path>
 8009656:	4603      	mov	r3, r0
 8009658:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
		if (res == FR_OK) {				/* Follow completed */
 800965c:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 8009660:	2b00      	cmp	r3, #0
 8009662:	d113      	bne.n	800968c <f_stat+0x7c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 8009664:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 8009668:	b25b      	sxtb	r3, r3
 800966a:	2b00      	cmp	r3, #0
 800966c:	da03      	bge.n	8009676 <f_stat+0x66>
				res = FR_INVALID_NAME;
 800966e:	2306      	movs	r3, #6
 8009670:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
 8009674:	e00a      	b.n	800968c <f_stat+0x7c>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 8009676:	463b      	mov	r3, r7
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d006      	beq.n	800968c <f_stat+0x7c>
 800967e:	463b      	mov	r3, r7
 8009680:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009684:	6819      	ldr	r1, [r3, #0]
 8009686:	4610      	mov	r0, r2
 8009688:	f7fe fa7a 	bl	8007b80 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 800968c:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8009690:	f897 223f 	ldrb.w	r2, [r7, #575]	; 0x23f
 8009694:	4611      	mov	r1, r2
 8009696:	4618      	mov	r0, r3
 8009698:	f7fc ff9c 	bl	80065d4 <unlock_fs>
 800969c:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	f507 7710 	add.w	r7, r7, #576	; 0x240
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}
	...

080096ac <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80096ac:	b480      	push	{r7}
 80096ae:	b087      	sub	sp, #28
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	60f8      	str	r0, [r7, #12]
 80096b4:	60b9      	str	r1, [r7, #8]
 80096b6:	4613      	mov	r3, r2
 80096b8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80096ba:	2301      	movs	r3, #1
 80096bc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80096be:	2300      	movs	r3, #0
 80096c0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80096c2:	4b1f      	ldr	r3, [pc, #124]	; (8009740 <FATFS_LinkDriverEx+0x94>)
 80096c4:	7a5b      	ldrb	r3, [r3, #9]
 80096c6:	b2db      	uxtb	r3, r3
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d131      	bne.n	8009730 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80096cc:	4b1c      	ldr	r3, [pc, #112]	; (8009740 <FATFS_LinkDriverEx+0x94>)
 80096ce:	7a5b      	ldrb	r3, [r3, #9]
 80096d0:	b2db      	uxtb	r3, r3
 80096d2:	461a      	mov	r2, r3
 80096d4:	4b1a      	ldr	r3, [pc, #104]	; (8009740 <FATFS_LinkDriverEx+0x94>)
 80096d6:	2100      	movs	r1, #0
 80096d8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80096da:	4b19      	ldr	r3, [pc, #100]	; (8009740 <FATFS_LinkDriverEx+0x94>)
 80096dc:	7a5b      	ldrb	r3, [r3, #9]
 80096de:	b2db      	uxtb	r3, r3
 80096e0:	4a17      	ldr	r2, [pc, #92]	; (8009740 <FATFS_LinkDriverEx+0x94>)
 80096e2:	009b      	lsls	r3, r3, #2
 80096e4:	4413      	add	r3, r2
 80096e6:	68fa      	ldr	r2, [r7, #12]
 80096e8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80096ea:	4b15      	ldr	r3, [pc, #84]	; (8009740 <FATFS_LinkDriverEx+0x94>)
 80096ec:	7a5b      	ldrb	r3, [r3, #9]
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	461a      	mov	r2, r3
 80096f2:	4b13      	ldr	r3, [pc, #76]	; (8009740 <FATFS_LinkDriverEx+0x94>)
 80096f4:	4413      	add	r3, r2
 80096f6:	79fa      	ldrb	r2, [r7, #7]
 80096f8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80096fa:	4b11      	ldr	r3, [pc, #68]	; (8009740 <FATFS_LinkDriverEx+0x94>)
 80096fc:	7a5b      	ldrb	r3, [r3, #9]
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	1c5a      	adds	r2, r3, #1
 8009702:	b2d1      	uxtb	r1, r2
 8009704:	4a0e      	ldr	r2, [pc, #56]	; (8009740 <FATFS_LinkDriverEx+0x94>)
 8009706:	7251      	strb	r1, [r2, #9]
 8009708:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800970a:	7dbb      	ldrb	r3, [r7, #22]
 800970c:	3330      	adds	r3, #48	; 0x30
 800970e:	b2da      	uxtb	r2, r3
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	3301      	adds	r3, #1
 8009718:	223a      	movs	r2, #58	; 0x3a
 800971a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	3302      	adds	r3, #2
 8009720:	222f      	movs	r2, #47	; 0x2f
 8009722:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	3303      	adds	r3, #3
 8009728:	2200      	movs	r2, #0
 800972a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800972c:	2300      	movs	r3, #0
 800972e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009730:	7dfb      	ldrb	r3, [r7, #23]
}
 8009732:	4618      	mov	r0, r3
 8009734:	371c      	adds	r7, #28
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr
 800973e:	bf00      	nop
 8009740:	200000e8 	.word	0x200000e8

08009744 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b082      	sub	sp, #8
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800974e:	2200      	movs	r2, #0
 8009750:	6839      	ldr	r1, [r7, #0]
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f7ff ffaa 	bl	80096ac <FATFS_LinkDriverEx>
 8009758:	4603      	mov	r3, r0
}
 800975a:	4618      	mov	r0, r3
 800975c:	3708      	adds	r7, #8
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
	...

08009764 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
 800976a:	4603      	mov	r3, r0
 800976c:	6039      	str	r1, [r7, #0]
 800976e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8009770:	88fb      	ldrh	r3, [r7, #6]
 8009772:	2b7f      	cmp	r3, #127	; 0x7f
 8009774:	d802      	bhi.n	800977c <ff_convert+0x18>
		c = chr;
 8009776:	88fb      	ldrh	r3, [r7, #6]
 8009778:	81fb      	strh	r3, [r7, #14]
 800977a:	e025      	b.n	80097c8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d00b      	beq.n	800979a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8009782:	88fb      	ldrh	r3, [r7, #6]
 8009784:	2bff      	cmp	r3, #255	; 0xff
 8009786:	d805      	bhi.n	8009794 <ff_convert+0x30>
 8009788:	88fb      	ldrh	r3, [r7, #6]
 800978a:	3b80      	subs	r3, #128	; 0x80
 800978c:	4a12      	ldr	r2, [pc, #72]	; (80097d8 <ff_convert+0x74>)
 800978e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009792:	e000      	b.n	8009796 <ff_convert+0x32>
 8009794:	2300      	movs	r3, #0
 8009796:	81fb      	strh	r3, [r7, #14]
 8009798:	e016      	b.n	80097c8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800979a:	2300      	movs	r3, #0
 800979c:	81fb      	strh	r3, [r7, #14]
 800979e:	e009      	b.n	80097b4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80097a0:	89fb      	ldrh	r3, [r7, #14]
 80097a2:	4a0d      	ldr	r2, [pc, #52]	; (80097d8 <ff_convert+0x74>)
 80097a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097a8:	88fa      	ldrh	r2, [r7, #6]
 80097aa:	429a      	cmp	r2, r3
 80097ac:	d006      	beq.n	80097bc <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80097ae:	89fb      	ldrh	r3, [r7, #14]
 80097b0:	3301      	adds	r3, #1
 80097b2:	81fb      	strh	r3, [r7, #14]
 80097b4:	89fb      	ldrh	r3, [r7, #14]
 80097b6:	2b7f      	cmp	r3, #127	; 0x7f
 80097b8:	d9f2      	bls.n	80097a0 <ff_convert+0x3c>
 80097ba:	e000      	b.n	80097be <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80097bc:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80097be:	89fb      	ldrh	r3, [r7, #14]
 80097c0:	3380      	adds	r3, #128	; 0x80
 80097c2:	b29b      	uxth	r3, r3
 80097c4:	b2db      	uxtb	r3, r3
 80097c6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80097c8:	89fb      	ldrh	r3, [r7, #14]
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3714      	adds	r7, #20
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr
 80097d6:	bf00      	nop
 80097d8:	0800d4e0 	.word	0x0800d4e0

080097dc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80097dc:	b480      	push	{r7}
 80097de:	b087      	sub	sp, #28
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	4603      	mov	r3, r0
 80097e4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80097e6:	88fb      	ldrh	r3, [r7, #6]
 80097e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097ec:	d201      	bcs.n	80097f2 <ff_wtoupper+0x16>
 80097ee:	4b3e      	ldr	r3, [pc, #248]	; (80098e8 <ff_wtoupper+0x10c>)
 80097f0:	e000      	b.n	80097f4 <ff_wtoupper+0x18>
 80097f2:	4b3e      	ldr	r3, [pc, #248]	; (80098ec <ff_wtoupper+0x110>)
 80097f4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	1c9a      	adds	r2, r3, #2
 80097fa:	617a      	str	r2, [r7, #20]
 80097fc:	881b      	ldrh	r3, [r3, #0]
 80097fe:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8009800:	8a7b      	ldrh	r3, [r7, #18]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d068      	beq.n	80098d8 <ff_wtoupper+0xfc>
 8009806:	88fa      	ldrh	r2, [r7, #6]
 8009808:	8a7b      	ldrh	r3, [r7, #18]
 800980a:	429a      	cmp	r2, r3
 800980c:	d364      	bcc.n	80098d8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	1c9a      	adds	r2, r3, #2
 8009812:	617a      	str	r2, [r7, #20]
 8009814:	881b      	ldrh	r3, [r3, #0]
 8009816:	823b      	strh	r3, [r7, #16]
 8009818:	8a3b      	ldrh	r3, [r7, #16]
 800981a:	0a1b      	lsrs	r3, r3, #8
 800981c:	81fb      	strh	r3, [r7, #14]
 800981e:	8a3b      	ldrh	r3, [r7, #16]
 8009820:	b2db      	uxtb	r3, r3
 8009822:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8009824:	88fa      	ldrh	r2, [r7, #6]
 8009826:	8a79      	ldrh	r1, [r7, #18]
 8009828:	8a3b      	ldrh	r3, [r7, #16]
 800982a:	440b      	add	r3, r1
 800982c:	429a      	cmp	r2, r3
 800982e:	da49      	bge.n	80098c4 <ff_wtoupper+0xe8>
			switch (cmd) {
 8009830:	89fb      	ldrh	r3, [r7, #14]
 8009832:	2b08      	cmp	r3, #8
 8009834:	d84f      	bhi.n	80098d6 <ff_wtoupper+0xfa>
 8009836:	a201      	add	r2, pc, #4	; (adr r2, 800983c <ff_wtoupper+0x60>)
 8009838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800983c:	08009861 	.word	0x08009861
 8009840:	08009873 	.word	0x08009873
 8009844:	08009889 	.word	0x08009889
 8009848:	08009891 	.word	0x08009891
 800984c:	08009899 	.word	0x08009899
 8009850:	080098a1 	.word	0x080098a1
 8009854:	080098a9 	.word	0x080098a9
 8009858:	080098b1 	.word	0x080098b1
 800985c:	080098b9 	.word	0x080098b9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8009860:	88fa      	ldrh	r2, [r7, #6]
 8009862:	8a7b      	ldrh	r3, [r7, #18]
 8009864:	1ad3      	subs	r3, r2, r3
 8009866:	005b      	lsls	r3, r3, #1
 8009868:	697a      	ldr	r2, [r7, #20]
 800986a:	4413      	add	r3, r2
 800986c:	881b      	ldrh	r3, [r3, #0]
 800986e:	80fb      	strh	r3, [r7, #6]
 8009870:	e027      	b.n	80098c2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8009872:	88fa      	ldrh	r2, [r7, #6]
 8009874:	8a7b      	ldrh	r3, [r7, #18]
 8009876:	1ad3      	subs	r3, r2, r3
 8009878:	b29b      	uxth	r3, r3
 800987a:	f003 0301 	and.w	r3, r3, #1
 800987e:	b29b      	uxth	r3, r3
 8009880:	88fa      	ldrh	r2, [r7, #6]
 8009882:	1ad3      	subs	r3, r2, r3
 8009884:	80fb      	strh	r3, [r7, #6]
 8009886:	e01c      	b.n	80098c2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8009888:	88fb      	ldrh	r3, [r7, #6]
 800988a:	3b10      	subs	r3, #16
 800988c:	80fb      	strh	r3, [r7, #6]
 800988e:	e018      	b.n	80098c2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8009890:	88fb      	ldrh	r3, [r7, #6]
 8009892:	3b20      	subs	r3, #32
 8009894:	80fb      	strh	r3, [r7, #6]
 8009896:	e014      	b.n	80098c2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8009898:	88fb      	ldrh	r3, [r7, #6]
 800989a:	3b30      	subs	r3, #48	; 0x30
 800989c:	80fb      	strh	r3, [r7, #6]
 800989e:	e010      	b.n	80098c2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80098a0:	88fb      	ldrh	r3, [r7, #6]
 80098a2:	3b1a      	subs	r3, #26
 80098a4:	80fb      	strh	r3, [r7, #6]
 80098a6:	e00c      	b.n	80098c2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80098a8:	88fb      	ldrh	r3, [r7, #6]
 80098aa:	3308      	adds	r3, #8
 80098ac:	80fb      	strh	r3, [r7, #6]
 80098ae:	e008      	b.n	80098c2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80098b0:	88fb      	ldrh	r3, [r7, #6]
 80098b2:	3b50      	subs	r3, #80	; 0x50
 80098b4:	80fb      	strh	r3, [r7, #6]
 80098b6:	e004      	b.n	80098c2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80098b8:	88fb      	ldrh	r3, [r7, #6]
 80098ba:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 80098be:	80fb      	strh	r3, [r7, #6]
 80098c0:	bf00      	nop
			}
			break;
 80098c2:	e008      	b.n	80098d6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80098c4:	89fb      	ldrh	r3, [r7, #14]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d195      	bne.n	80097f6 <ff_wtoupper+0x1a>
 80098ca:	8a3b      	ldrh	r3, [r7, #16]
 80098cc:	005b      	lsls	r3, r3, #1
 80098ce:	697a      	ldr	r2, [r7, #20]
 80098d0:	4413      	add	r3, r2
 80098d2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80098d4:	e78f      	b.n	80097f6 <ff_wtoupper+0x1a>
			break;
 80098d6:	bf00      	nop
	}

	return chr;
 80098d8:	88fb      	ldrh	r3, [r7, #6]
}
 80098da:	4618      	mov	r0, r3
 80098dc:	371c      	adds	r7, #28
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr
 80098e6:	bf00      	nop
 80098e8:	0800d5e0 	.word	0x0800d5e0
 80098ec:	0800d7d4 	.word	0x0800d7d4

080098f0 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b084      	sub	sp, #16
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	4603      	mov	r3, r0
 80098f8:	6039      	str	r1, [r7, #0]
 80098fa:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 80098fc:	2200      	movs	r2, #0
 80098fe:	2101      	movs	r1, #1
 8009900:	2001      	movs	r0, #1
 8009902:	f000 f9af 	bl	8009c64 <osSemaphoreNew>
 8009906:	4602      	mov	r2, r0
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	2b00      	cmp	r3, #0
 8009912:	bf14      	ite	ne
 8009914:	2301      	movne	r3, #1
 8009916:	2300      	moveq	r3, #0
 8009918:	b2db      	uxtb	r3, r3
 800991a:	60fb      	str	r3, [r7, #12]

    return ret;
 800991c:	68fb      	ldr	r3, [r7, #12]
}
 800991e:	4618      	mov	r0, r3
 8009920:	3710      	adds	r7, #16
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}

08009926 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8009926:	b580      	push	{r7, lr}
 8009928:	b082      	sub	sp, #8
 800992a:	af00      	add	r7, sp, #0
 800992c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fab8 	bl	8009ea4 <osSemaphoreDelete>
#endif
    return 1;
 8009934:	2301      	movs	r3, #1
}
 8009936:	4618      	mov	r0, r3
 8009938:	3708      	adds	r7, #8
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}

0800993e <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800993e:	b580      	push	{r7, lr}
 8009940:	b084      	sub	sp, #16
 8009942:	af00      	add	r7, sp, #0
 8009944:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8009946:	2300      	movs	r3, #0
 8009948:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800994a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fa12 	bl	8009d78 <osSemaphoreAcquire>
 8009954:	4603      	mov	r3, r0
 8009956:	2b00      	cmp	r3, #0
 8009958:	d101      	bne.n	800995e <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800995a:	2301      	movs	r3, #1
 800995c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800995e:	68fb      	ldr	r3, [r7, #12]
}
 8009960:	4618      	mov	r0, r3
 8009962:	3710      	adds	r7, #16
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}

08009968 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b082      	sub	sp, #8
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f000 fa53 	bl	8009e1c <osSemaphoreRelease>
#endif
}
 8009976:	bf00      	nop
 8009978:	3708      	adds	r7, #8
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
	...

08009980 <__NVIC_SetPriority>:
{
 8009980:	b480      	push	{r7}
 8009982:	b083      	sub	sp, #12
 8009984:	af00      	add	r7, sp, #0
 8009986:	4603      	mov	r3, r0
 8009988:	6039      	str	r1, [r7, #0]
 800998a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800998c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009990:	2b00      	cmp	r3, #0
 8009992:	db0a      	blt.n	80099aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	b2da      	uxtb	r2, r3
 8009998:	490c      	ldr	r1, [pc, #48]	; (80099cc <__NVIC_SetPriority+0x4c>)
 800999a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800999e:	0112      	lsls	r2, r2, #4
 80099a0:	b2d2      	uxtb	r2, r2
 80099a2:	440b      	add	r3, r1
 80099a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80099a8:	e00a      	b.n	80099c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	b2da      	uxtb	r2, r3
 80099ae:	4908      	ldr	r1, [pc, #32]	; (80099d0 <__NVIC_SetPriority+0x50>)
 80099b0:	79fb      	ldrb	r3, [r7, #7]
 80099b2:	f003 030f 	and.w	r3, r3, #15
 80099b6:	3b04      	subs	r3, #4
 80099b8:	0112      	lsls	r2, r2, #4
 80099ba:	b2d2      	uxtb	r2, r2
 80099bc:	440b      	add	r3, r1
 80099be:	761a      	strb	r2, [r3, #24]
}
 80099c0:	bf00      	nop
 80099c2:	370c      	adds	r7, #12
 80099c4:	46bd      	mov	sp, r7
 80099c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ca:	4770      	bx	lr
 80099cc:	e000e100 	.word	0xe000e100
 80099d0:	e000ed00 	.word	0xe000ed00

080099d4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80099d4:	b580      	push	{r7, lr}
 80099d6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80099d8:	4b05      	ldr	r3, [pc, #20]	; (80099f0 <SysTick_Handler+0x1c>)
 80099da:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80099dc:	f002 fade 	bl	800bf9c <xTaskGetSchedulerState>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d001      	beq.n	80099ea <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80099e6:	f003 f9c7 	bl	800cd78 <xPortSysTickHandler>
  }
}
 80099ea:	bf00      	nop
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop
 80099f0:	e000e010 	.word	0xe000e010

080099f4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80099f4:	b580      	push	{r7, lr}
 80099f6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80099f8:	2100      	movs	r1, #0
 80099fa:	f06f 0004 	mvn.w	r0, #4
 80099fe:	f7ff ffbf 	bl	8009980 <__NVIC_SetPriority>
#endif
}
 8009a02:	bf00      	nop
 8009a04:	bd80      	pop	{r7, pc}
	...

08009a08 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009a08:	b480      	push	{r7}
 8009a0a:	b083      	sub	sp, #12
 8009a0c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a0e:	f3ef 8305 	mrs	r3, IPSR
 8009a12:	603b      	str	r3, [r7, #0]
  return(result);
 8009a14:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d003      	beq.n	8009a22 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009a1a:	f06f 0305 	mvn.w	r3, #5
 8009a1e:	607b      	str	r3, [r7, #4]
 8009a20:	e00c      	b.n	8009a3c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009a22:	4b0a      	ldr	r3, [pc, #40]	; (8009a4c <osKernelInitialize+0x44>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d105      	bne.n	8009a36 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009a2a:	4b08      	ldr	r3, [pc, #32]	; (8009a4c <osKernelInitialize+0x44>)
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009a30:	2300      	movs	r3, #0
 8009a32:	607b      	str	r3, [r7, #4]
 8009a34:	e002      	b.n	8009a3c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009a36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009a3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009a3c:	687b      	ldr	r3, [r7, #4]
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	370c      	adds	r7, #12
 8009a42:	46bd      	mov	sp, r7
 8009a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a48:	4770      	bx	lr
 8009a4a:	bf00      	nop
 8009a4c:	200000f4 	.word	0x200000f4

08009a50 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b082      	sub	sp, #8
 8009a54:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 8009a56:	f002 faa1 	bl	800bf9c <xTaskGetSchedulerState>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d004      	beq.n	8009a6a <osKernelGetState+0x1a>
 8009a60:	2b02      	cmp	r3, #2
 8009a62:	d105      	bne.n	8009a70 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8009a64:	2302      	movs	r3, #2
 8009a66:	607b      	str	r3, [r7, #4]
      break;
 8009a68:	e00c      	b.n	8009a84 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 8009a6a:	2303      	movs	r3, #3
 8009a6c:	607b      	str	r3, [r7, #4]
      break;
 8009a6e:	e009      	b.n	8009a84 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8009a70:	4b07      	ldr	r3, [pc, #28]	; (8009a90 <osKernelGetState+0x40>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d102      	bne.n	8009a7e <osKernelGetState+0x2e>
        state = osKernelReady;
 8009a78:	2301      	movs	r3, #1
 8009a7a:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8009a7c:	e001      	b.n	8009a82 <osKernelGetState+0x32>
        state = osKernelInactive;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	607b      	str	r3, [r7, #4]
      break;
 8009a82:	bf00      	nop
  }

  return (state);
 8009a84:	687b      	ldr	r3, [r7, #4]
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3708      	adds	r7, #8
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
 8009a8e:	bf00      	nop
 8009a90:	200000f4 	.word	0x200000f4

08009a94 <osKernelStart>:

osStatus_t osKernelStart (void) {
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b082      	sub	sp, #8
 8009a98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a9a:	f3ef 8305 	mrs	r3, IPSR
 8009a9e:	603b      	str	r3, [r7, #0]
  return(result);
 8009aa0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d003      	beq.n	8009aae <osKernelStart+0x1a>
    stat = osErrorISR;
 8009aa6:	f06f 0305 	mvn.w	r3, #5
 8009aaa:	607b      	str	r3, [r7, #4]
 8009aac:	e010      	b.n	8009ad0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009aae:	4b0b      	ldr	r3, [pc, #44]	; (8009adc <osKernelStart+0x48>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d109      	bne.n	8009aca <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009ab6:	f7ff ff9d 	bl	80099f4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009aba:	4b08      	ldr	r3, [pc, #32]	; (8009adc <osKernelStart+0x48>)
 8009abc:	2202      	movs	r2, #2
 8009abe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009ac0:	f001 fe12 	bl	800b6e8 <vTaskStartScheduler>
      stat = osOK;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	607b      	str	r3, [r7, #4]
 8009ac8:	e002      	b.n	8009ad0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009aca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009ace:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009ad0:	687b      	ldr	r3, [r7, #4]
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3708      	adds	r7, #8
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}
 8009ada:	bf00      	nop
 8009adc:	200000f4 	.word	0x200000f4

08009ae0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b082      	sub	sp, #8
 8009ae4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ae6:	f3ef 8305 	mrs	r3, IPSR
 8009aea:	603b      	str	r3, [r7, #0]
  return(result);
 8009aec:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d003      	beq.n	8009afa <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8009af2:	f001 ff1b 	bl	800b92c <xTaskGetTickCountFromISR>
 8009af6:	6078      	str	r0, [r7, #4]
 8009af8:	e002      	b.n	8009b00 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8009afa:	f001 ff07 	bl	800b90c <xTaskGetTickCount>
 8009afe:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8009b00:	687b      	ldr	r3, [r7, #4]
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3708      	adds	r7, #8
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}

08009b0a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009b0a:	b580      	push	{r7, lr}
 8009b0c:	b08e      	sub	sp, #56	; 0x38
 8009b0e:	af04      	add	r7, sp, #16
 8009b10:	60f8      	str	r0, [r7, #12]
 8009b12:	60b9      	str	r1, [r7, #8]
 8009b14:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009b16:	2300      	movs	r3, #0
 8009b18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b1a:	f3ef 8305 	mrs	r3, IPSR
 8009b1e:	617b      	str	r3, [r7, #20]
  return(result);
 8009b20:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d17e      	bne.n	8009c24 <osThreadNew+0x11a>
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d07b      	beq.n	8009c24 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009b2c:	2380      	movs	r3, #128	; 0x80
 8009b2e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009b30:	2318      	movs	r3, #24
 8009b32:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009b34:	2300      	movs	r3, #0
 8009b36:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009b38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009b3c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d045      	beq.n	8009bd0 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d002      	beq.n	8009b52 <osThreadNew+0x48>
        name = attr->name;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	699b      	ldr	r3, [r3, #24]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d002      	beq.n	8009b60 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	699b      	ldr	r3, [r3, #24]
 8009b5e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009b60:	69fb      	ldr	r3, [r7, #28]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d008      	beq.n	8009b78 <osThreadNew+0x6e>
 8009b66:	69fb      	ldr	r3, [r7, #28]
 8009b68:	2b38      	cmp	r3, #56	; 0x38
 8009b6a:	d805      	bhi.n	8009b78 <osThreadNew+0x6e>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	685b      	ldr	r3, [r3, #4]
 8009b70:	f003 0301 	and.w	r3, r3, #1
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d001      	beq.n	8009b7c <osThreadNew+0x72>
        return (NULL);
 8009b78:	2300      	movs	r3, #0
 8009b7a:	e054      	b.n	8009c26 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	695b      	ldr	r3, [r3, #20]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d003      	beq.n	8009b8c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	695b      	ldr	r3, [r3, #20]
 8009b88:	089b      	lsrs	r3, r3, #2
 8009b8a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	689b      	ldr	r3, [r3, #8]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d00e      	beq.n	8009bb2 <osThreadNew+0xa8>
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	68db      	ldr	r3, [r3, #12]
 8009b98:	2b5b      	cmp	r3, #91	; 0x5b
 8009b9a:	d90a      	bls.n	8009bb2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d006      	beq.n	8009bb2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	695b      	ldr	r3, [r3, #20]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d002      	beq.n	8009bb2 <osThreadNew+0xa8>
        mem = 1;
 8009bac:	2301      	movs	r3, #1
 8009bae:	61bb      	str	r3, [r7, #24]
 8009bb0:	e010      	b.n	8009bd4 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	689b      	ldr	r3, [r3, #8]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d10c      	bne.n	8009bd4 <osThreadNew+0xca>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	68db      	ldr	r3, [r3, #12]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d108      	bne.n	8009bd4 <osThreadNew+0xca>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	691b      	ldr	r3, [r3, #16]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d104      	bne.n	8009bd4 <osThreadNew+0xca>
          mem = 0;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	61bb      	str	r3, [r7, #24]
 8009bce:	e001      	b.n	8009bd4 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009bd4:	69bb      	ldr	r3, [r7, #24]
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	d110      	bne.n	8009bfc <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009bde:	687a      	ldr	r2, [r7, #4]
 8009be0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009be2:	9202      	str	r2, [sp, #8]
 8009be4:	9301      	str	r3, [sp, #4]
 8009be6:	69fb      	ldr	r3, [r7, #28]
 8009be8:	9300      	str	r3, [sp, #0]
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	6a3a      	ldr	r2, [r7, #32]
 8009bee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009bf0:	68f8      	ldr	r0, [r7, #12]
 8009bf2:	f001 fba3 	bl	800b33c <xTaskCreateStatic>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	613b      	str	r3, [r7, #16]
 8009bfa:	e013      	b.n	8009c24 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009bfc:	69bb      	ldr	r3, [r7, #24]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d110      	bne.n	8009c24 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009c02:	6a3b      	ldr	r3, [r7, #32]
 8009c04:	b29a      	uxth	r2, r3
 8009c06:	f107 0310 	add.w	r3, r7, #16
 8009c0a:	9301      	str	r3, [sp, #4]
 8009c0c:	69fb      	ldr	r3, [r7, #28]
 8009c0e:	9300      	str	r3, [sp, #0]
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009c14:	68f8      	ldr	r0, [r7, #12]
 8009c16:	f001 fbee 	bl	800b3f6 <xTaskCreate>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	2b01      	cmp	r3, #1
 8009c1e:	d001      	beq.n	8009c24 <osThreadNew+0x11a>
            hTask = NULL;
 8009c20:	2300      	movs	r3, #0
 8009c22:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009c24:	693b      	ldr	r3, [r7, #16]
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3728      	adds	r7, #40	; 0x28
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009c2e:	b580      	push	{r7, lr}
 8009c30:	b084      	sub	sp, #16
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c36:	f3ef 8305 	mrs	r3, IPSR
 8009c3a:	60bb      	str	r3, [r7, #8]
  return(result);
 8009c3c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d003      	beq.n	8009c4a <osDelay+0x1c>
    stat = osErrorISR;
 8009c42:	f06f 0305 	mvn.w	r3, #5
 8009c46:	60fb      	str	r3, [r7, #12]
 8009c48:	e007      	b.n	8009c5a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d002      	beq.n	8009c5a <osDelay+0x2c>
      vTaskDelay(ticks);
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f001 fd13 	bl	800b680 <vTaskDelay>
    }
  }

  return (stat);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	3710      	adds	r7, #16
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}

08009c64 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b08a      	sub	sp, #40	; 0x28
 8009c68:	af02      	add	r7, sp, #8
 8009c6a:	60f8      	str	r0, [r7, #12]
 8009c6c:	60b9      	str	r1, [r7, #8]
 8009c6e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009c70:	2300      	movs	r3, #0
 8009c72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c74:	f3ef 8305 	mrs	r3, IPSR
 8009c78:	613b      	str	r3, [r7, #16]
  return(result);
 8009c7a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d175      	bne.n	8009d6c <osSemaphoreNew+0x108>
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d072      	beq.n	8009d6c <osSemaphoreNew+0x108>
 8009c86:	68ba      	ldr	r2, [r7, #8]
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d86e      	bhi.n	8009d6c <osSemaphoreNew+0x108>
    mem = -1;
 8009c8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009c92:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d015      	beq.n	8009cc6 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d006      	beq.n	8009cb0 <osSemaphoreNew+0x4c>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	68db      	ldr	r3, [r3, #12]
 8009ca6:	2b4f      	cmp	r3, #79	; 0x4f
 8009ca8:	d902      	bls.n	8009cb0 <osSemaphoreNew+0x4c>
        mem = 1;
 8009caa:	2301      	movs	r3, #1
 8009cac:	61bb      	str	r3, [r7, #24]
 8009cae:	e00c      	b.n	8009cca <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d108      	bne.n	8009cca <osSemaphoreNew+0x66>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	68db      	ldr	r3, [r3, #12]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d104      	bne.n	8009cca <osSemaphoreNew+0x66>
          mem = 0;
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	61bb      	str	r3, [r7, #24]
 8009cc4:	e001      	b.n	8009cca <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009cca:	69bb      	ldr	r3, [r7, #24]
 8009ccc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009cd0:	d04c      	beq.n	8009d6c <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2b01      	cmp	r3, #1
 8009cd6:	d128      	bne.n	8009d2a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009cd8:	69bb      	ldr	r3, [r7, #24]
 8009cda:	2b01      	cmp	r3, #1
 8009cdc:	d10a      	bne.n	8009cf4 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	689b      	ldr	r3, [r3, #8]
 8009ce2:	2203      	movs	r2, #3
 8009ce4:	9200      	str	r2, [sp, #0]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	2100      	movs	r1, #0
 8009cea:	2001      	movs	r0, #1
 8009cec:	f000 fb80 	bl	800a3f0 <xQueueGenericCreateStatic>
 8009cf0:	61f8      	str	r0, [r7, #28]
 8009cf2:	e005      	b.n	8009d00 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8009cf4:	2203      	movs	r2, #3
 8009cf6:	2100      	movs	r1, #0
 8009cf8:	2001      	movs	r0, #1
 8009cfa:	f000 fbf1 	bl	800a4e0 <xQueueGenericCreate>
 8009cfe:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009d00:	69fb      	ldr	r3, [r7, #28]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d022      	beq.n	8009d4c <osSemaphoreNew+0xe8>
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d01f      	beq.n	8009d4c <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	2200      	movs	r2, #0
 8009d10:	2100      	movs	r1, #0
 8009d12:	69f8      	ldr	r0, [r7, #28]
 8009d14:	f000 fcac 	bl	800a670 <xQueueGenericSend>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	2b01      	cmp	r3, #1
 8009d1c:	d016      	beq.n	8009d4c <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8009d1e:	69f8      	ldr	r0, [r7, #28]
 8009d20:	f001 f938 	bl	800af94 <vQueueDelete>
            hSemaphore = NULL;
 8009d24:	2300      	movs	r3, #0
 8009d26:	61fb      	str	r3, [r7, #28]
 8009d28:	e010      	b.n	8009d4c <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8009d2a:	69bb      	ldr	r3, [r7, #24]
 8009d2c:	2b01      	cmp	r3, #1
 8009d2e:	d108      	bne.n	8009d42 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	689b      	ldr	r3, [r3, #8]
 8009d34:	461a      	mov	r2, r3
 8009d36:	68b9      	ldr	r1, [r7, #8]
 8009d38:	68f8      	ldr	r0, [r7, #12]
 8009d3a:	f000 fc2e 	bl	800a59a <xQueueCreateCountingSemaphoreStatic>
 8009d3e:	61f8      	str	r0, [r7, #28]
 8009d40:	e004      	b.n	8009d4c <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009d42:	68b9      	ldr	r1, [r7, #8]
 8009d44:	68f8      	ldr	r0, [r7, #12]
 8009d46:	f000 fc5f 	bl	800a608 <xQueueCreateCountingSemaphore>
 8009d4a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009d4c:	69fb      	ldr	r3, [r7, #28]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d00c      	beq.n	8009d6c <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d003      	beq.n	8009d60 <osSemaphoreNew+0xfc>
          name = attr->name;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	617b      	str	r3, [r7, #20]
 8009d5e:	e001      	b.n	8009d64 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009d60:	2300      	movs	r3, #0
 8009d62:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009d64:	6979      	ldr	r1, [r7, #20]
 8009d66:	69f8      	ldr	r0, [r7, #28]
 8009d68:	f001 fa60 	bl	800b22c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009d6c:	69fb      	ldr	r3, [r7, #28]
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3720      	adds	r7, #32
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}
	...

08009d78 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b086      	sub	sp, #24
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009d86:	2300      	movs	r3, #0
 8009d88:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d103      	bne.n	8009d98 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009d90:	f06f 0303 	mvn.w	r3, #3
 8009d94:	617b      	str	r3, [r7, #20]
 8009d96:	e039      	b.n	8009e0c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d98:	f3ef 8305 	mrs	r3, IPSR
 8009d9c:	60fb      	str	r3, [r7, #12]
  return(result);
 8009d9e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d022      	beq.n	8009dea <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d003      	beq.n	8009db2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8009daa:	f06f 0303 	mvn.w	r3, #3
 8009dae:	617b      	str	r3, [r7, #20]
 8009db0:	e02c      	b.n	8009e0c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8009db2:	2300      	movs	r3, #0
 8009db4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8009db6:	f107 0308 	add.w	r3, r7, #8
 8009dba:	461a      	mov	r2, r3
 8009dbc:	2100      	movs	r1, #0
 8009dbe:	6938      	ldr	r0, [r7, #16]
 8009dc0:	f001 f868 	bl	800ae94 <xQueueReceiveFromISR>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d003      	beq.n	8009dd2 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8009dca:	f06f 0302 	mvn.w	r3, #2
 8009dce:	617b      	str	r3, [r7, #20]
 8009dd0:	e01c      	b.n	8009e0c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d019      	beq.n	8009e0c <osSemaphoreAcquire+0x94>
 8009dd8:	4b0f      	ldr	r3, [pc, #60]	; (8009e18 <osSemaphoreAcquire+0xa0>)
 8009dda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009dde:	601a      	str	r2, [r3, #0]
 8009de0:	f3bf 8f4f 	dsb	sy
 8009de4:	f3bf 8f6f 	isb	sy
 8009de8:	e010      	b.n	8009e0c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8009dea:	6839      	ldr	r1, [r7, #0]
 8009dec:	6938      	ldr	r0, [r7, #16]
 8009dee:	f000 ff45 	bl	800ac7c <xQueueSemaphoreTake>
 8009df2:	4603      	mov	r3, r0
 8009df4:	2b01      	cmp	r3, #1
 8009df6:	d009      	beq.n	8009e0c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d003      	beq.n	8009e06 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8009dfe:	f06f 0301 	mvn.w	r3, #1
 8009e02:	617b      	str	r3, [r7, #20]
 8009e04:	e002      	b.n	8009e0c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8009e06:	f06f 0302 	mvn.w	r3, #2
 8009e0a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009e0c:	697b      	ldr	r3, [r7, #20]
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3718      	adds	r7, #24
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop
 8009e18:	e000ed04 	.word	0xe000ed04

08009e1c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b086      	sub	sp, #24
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009e28:	2300      	movs	r3, #0
 8009e2a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d103      	bne.n	8009e3a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8009e32:	f06f 0303 	mvn.w	r3, #3
 8009e36:	617b      	str	r3, [r7, #20]
 8009e38:	e02c      	b.n	8009e94 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e3a:	f3ef 8305 	mrs	r3, IPSR
 8009e3e:	60fb      	str	r3, [r7, #12]
  return(result);
 8009e40:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d01a      	beq.n	8009e7c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8009e46:	2300      	movs	r3, #0
 8009e48:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009e4a:	f107 0308 	add.w	r3, r7, #8
 8009e4e:	4619      	mov	r1, r3
 8009e50:	6938      	ldr	r0, [r7, #16]
 8009e52:	f000 fda6 	bl	800a9a2 <xQueueGiveFromISR>
 8009e56:	4603      	mov	r3, r0
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	d003      	beq.n	8009e64 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8009e5c:	f06f 0302 	mvn.w	r3, #2
 8009e60:	617b      	str	r3, [r7, #20]
 8009e62:	e017      	b.n	8009e94 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d014      	beq.n	8009e94 <osSemaphoreRelease+0x78>
 8009e6a:	4b0d      	ldr	r3, [pc, #52]	; (8009ea0 <osSemaphoreRelease+0x84>)
 8009e6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e70:	601a      	str	r2, [r3, #0]
 8009e72:	f3bf 8f4f 	dsb	sy
 8009e76:	f3bf 8f6f 	isb	sy
 8009e7a:	e00b      	b.n	8009e94 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	2200      	movs	r2, #0
 8009e80:	2100      	movs	r1, #0
 8009e82:	6938      	ldr	r0, [r7, #16]
 8009e84:	f000 fbf4 	bl	800a670 <xQueueGenericSend>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	2b01      	cmp	r3, #1
 8009e8c:	d002      	beq.n	8009e94 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8009e8e:	f06f 0302 	mvn.w	r3, #2
 8009e92:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009e94:	697b      	ldr	r3, [r7, #20]
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3718      	adds	r7, #24
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}
 8009e9e:	bf00      	nop
 8009ea0:	e000ed04 	.word	0xe000ed04

08009ea4 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b086      	sub	sp, #24
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009eb0:	f3ef 8305 	mrs	r3, IPSR
 8009eb4:	60fb      	str	r3, [r7, #12]
  return(result);
 8009eb6:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d003      	beq.n	8009ec4 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8009ebc:	f06f 0305 	mvn.w	r3, #5
 8009ec0:	617b      	str	r3, [r7, #20]
 8009ec2:	e00e      	b.n	8009ee2 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d103      	bne.n	8009ed2 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8009eca:	f06f 0303 	mvn.w	r3, #3
 8009ece:	617b      	str	r3, [r7, #20]
 8009ed0:	e007      	b.n	8009ee2 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8009ed2:	6938      	ldr	r0, [r7, #16]
 8009ed4:	f001 f9d4 	bl	800b280 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8009edc:	6938      	ldr	r0, [r7, #16]
 8009ede:	f001 f859 	bl	800af94 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8009ee2:	697b      	ldr	r3, [r7, #20]
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3718      	adds	r7, #24
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}

08009eec <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b08a      	sub	sp, #40	; 0x28
 8009ef0:	af02      	add	r7, sp, #8
 8009ef2:	60f8      	str	r0, [r7, #12]
 8009ef4:	60b9      	str	r1, [r7, #8]
 8009ef6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009efc:	f3ef 8305 	mrs	r3, IPSR
 8009f00:	613b      	str	r3, [r7, #16]
  return(result);
 8009f02:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d15f      	bne.n	8009fc8 <osMessageQueueNew+0xdc>
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d05c      	beq.n	8009fc8 <osMessageQueueNew+0xdc>
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d059      	beq.n	8009fc8 <osMessageQueueNew+0xdc>
    mem = -1;
 8009f14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009f18:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d029      	beq.n	8009f74 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d012      	beq.n	8009f4e <osMessageQueueNew+0x62>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	68db      	ldr	r3, [r3, #12]
 8009f2c:	2b4f      	cmp	r3, #79	; 0x4f
 8009f2e:	d90e      	bls.n	8009f4e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d00a      	beq.n	8009f4e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	695a      	ldr	r2, [r3, #20]
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	68b9      	ldr	r1, [r7, #8]
 8009f40:	fb01 f303 	mul.w	r3, r1, r3
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d302      	bcc.n	8009f4e <osMessageQueueNew+0x62>
        mem = 1;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	61bb      	str	r3, [r7, #24]
 8009f4c:	e014      	b.n	8009f78 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	689b      	ldr	r3, [r3, #8]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d110      	bne.n	8009f78 <osMessageQueueNew+0x8c>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	68db      	ldr	r3, [r3, #12]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d10c      	bne.n	8009f78 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d108      	bne.n	8009f78 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	695b      	ldr	r3, [r3, #20]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d104      	bne.n	8009f78 <osMessageQueueNew+0x8c>
          mem = 0;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	61bb      	str	r3, [r7, #24]
 8009f72:	e001      	b.n	8009f78 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009f74:	2300      	movs	r3, #0
 8009f76:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009f78:	69bb      	ldr	r3, [r7, #24]
 8009f7a:	2b01      	cmp	r3, #1
 8009f7c:	d10b      	bne.n	8009f96 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	691a      	ldr	r2, [r3, #16]
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	689b      	ldr	r3, [r3, #8]
 8009f86:	2100      	movs	r1, #0
 8009f88:	9100      	str	r1, [sp, #0]
 8009f8a:	68b9      	ldr	r1, [r7, #8]
 8009f8c:	68f8      	ldr	r0, [r7, #12]
 8009f8e:	f000 fa2f 	bl	800a3f0 <xQueueGenericCreateStatic>
 8009f92:	61f8      	str	r0, [r7, #28]
 8009f94:	e008      	b.n	8009fa8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009f96:	69bb      	ldr	r3, [r7, #24]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d105      	bne.n	8009fa8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	68b9      	ldr	r1, [r7, #8]
 8009fa0:	68f8      	ldr	r0, [r7, #12]
 8009fa2:	f000 fa9d 	bl	800a4e0 <xQueueGenericCreate>
 8009fa6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009fa8:	69fb      	ldr	r3, [r7, #28]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d00c      	beq.n	8009fc8 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d003      	beq.n	8009fbc <osMessageQueueNew+0xd0>
        name = attr->name;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	617b      	str	r3, [r7, #20]
 8009fba:	e001      	b.n	8009fc0 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009fc0:	6979      	ldr	r1, [r7, #20]
 8009fc2:	69f8      	ldr	r0, [r7, #28]
 8009fc4:	f001 f932 	bl	800b22c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009fc8:	69fb      	ldr	r3, [r7, #28]
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3720      	adds	r7, #32
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}
	...

08009fd4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b088      	sub	sp, #32
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	60f8      	str	r0, [r7, #12]
 8009fdc:	60b9      	str	r1, [r7, #8]
 8009fde:	603b      	str	r3, [r7, #0]
 8009fe0:	4613      	mov	r3, r2
 8009fe2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fec:	f3ef 8305 	mrs	r3, IPSR
 8009ff0:	617b      	str	r3, [r7, #20]
  return(result);
 8009ff2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d028      	beq.n	800a04a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009ff8:	69bb      	ldr	r3, [r7, #24]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d005      	beq.n	800a00a <osMessageQueuePut+0x36>
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d002      	beq.n	800a00a <osMessageQueuePut+0x36>
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d003      	beq.n	800a012 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800a00a:	f06f 0303 	mvn.w	r3, #3
 800a00e:	61fb      	str	r3, [r7, #28]
 800a010:	e038      	b.n	800a084 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800a012:	2300      	movs	r3, #0
 800a014:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800a016:	f107 0210 	add.w	r2, r7, #16
 800a01a:	2300      	movs	r3, #0
 800a01c:	68b9      	ldr	r1, [r7, #8]
 800a01e:	69b8      	ldr	r0, [r7, #24]
 800a020:	f000 fc24 	bl	800a86c <xQueueGenericSendFromISR>
 800a024:	4603      	mov	r3, r0
 800a026:	2b01      	cmp	r3, #1
 800a028:	d003      	beq.n	800a032 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800a02a:	f06f 0302 	mvn.w	r3, #2
 800a02e:	61fb      	str	r3, [r7, #28]
 800a030:	e028      	b.n	800a084 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d025      	beq.n	800a084 <osMessageQueuePut+0xb0>
 800a038:	4b15      	ldr	r3, [pc, #84]	; (800a090 <osMessageQueuePut+0xbc>)
 800a03a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a03e:	601a      	str	r2, [r3, #0]
 800a040:	f3bf 8f4f 	dsb	sy
 800a044:	f3bf 8f6f 	isb	sy
 800a048:	e01c      	b.n	800a084 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a04a:	69bb      	ldr	r3, [r7, #24]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d002      	beq.n	800a056 <osMessageQueuePut+0x82>
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d103      	bne.n	800a05e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800a056:	f06f 0303 	mvn.w	r3, #3
 800a05a:	61fb      	str	r3, [r7, #28]
 800a05c:	e012      	b.n	800a084 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a05e:	2300      	movs	r3, #0
 800a060:	683a      	ldr	r2, [r7, #0]
 800a062:	68b9      	ldr	r1, [r7, #8]
 800a064:	69b8      	ldr	r0, [r7, #24]
 800a066:	f000 fb03 	bl	800a670 <xQueueGenericSend>
 800a06a:	4603      	mov	r3, r0
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	d009      	beq.n	800a084 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d003      	beq.n	800a07e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800a076:	f06f 0301 	mvn.w	r3, #1
 800a07a:	61fb      	str	r3, [r7, #28]
 800a07c:	e002      	b.n	800a084 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800a07e:	f06f 0302 	mvn.w	r3, #2
 800a082:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a084:	69fb      	ldr	r3, [r7, #28]
}
 800a086:	4618      	mov	r0, r3
 800a088:	3720      	adds	r7, #32
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}
 800a08e:	bf00      	nop
 800a090:	e000ed04 	.word	0xe000ed04

0800a094 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800a094:	b580      	push	{r7, lr}
 800a096:	b088      	sub	sp, #32
 800a098:	af00      	add	r7, sp, #0
 800a09a:	60f8      	str	r0, [r7, #12]
 800a09c:	60b9      	str	r1, [r7, #8]
 800a09e:	607a      	str	r2, [r7, #4]
 800a0a0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a0aa:	f3ef 8305 	mrs	r3, IPSR
 800a0ae:	617b      	str	r3, [r7, #20]
  return(result);
 800a0b0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d028      	beq.n	800a108 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a0b6:	69bb      	ldr	r3, [r7, #24]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d005      	beq.n	800a0c8 <osMessageQueueGet+0x34>
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d002      	beq.n	800a0c8 <osMessageQueueGet+0x34>
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d003      	beq.n	800a0d0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800a0c8:	f06f 0303 	mvn.w	r3, #3
 800a0cc:	61fb      	str	r3, [r7, #28]
 800a0ce:	e037      	b.n	800a140 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800a0d4:	f107 0310 	add.w	r3, r7, #16
 800a0d8:	461a      	mov	r2, r3
 800a0da:	68b9      	ldr	r1, [r7, #8]
 800a0dc:	69b8      	ldr	r0, [r7, #24]
 800a0de:	f000 fed9 	bl	800ae94 <xQueueReceiveFromISR>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	2b01      	cmp	r3, #1
 800a0e6:	d003      	beq.n	800a0f0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800a0e8:	f06f 0302 	mvn.w	r3, #2
 800a0ec:	61fb      	str	r3, [r7, #28]
 800a0ee:	e027      	b.n	800a140 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d024      	beq.n	800a140 <osMessageQueueGet+0xac>
 800a0f6:	4b15      	ldr	r3, [pc, #84]	; (800a14c <osMessageQueueGet+0xb8>)
 800a0f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0fc:	601a      	str	r2, [r3, #0]
 800a0fe:	f3bf 8f4f 	dsb	sy
 800a102:	f3bf 8f6f 	isb	sy
 800a106:	e01b      	b.n	800a140 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a108:	69bb      	ldr	r3, [r7, #24]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d002      	beq.n	800a114 <osMessageQueueGet+0x80>
 800a10e:	68bb      	ldr	r3, [r7, #8]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d103      	bne.n	800a11c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800a114:	f06f 0303 	mvn.w	r3, #3
 800a118:	61fb      	str	r3, [r7, #28]
 800a11a:	e011      	b.n	800a140 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a11c:	683a      	ldr	r2, [r7, #0]
 800a11e:	68b9      	ldr	r1, [r7, #8]
 800a120:	69b8      	ldr	r0, [r7, #24]
 800a122:	f000 fccb 	bl	800aabc <xQueueReceive>
 800a126:	4603      	mov	r3, r0
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d009      	beq.n	800a140 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d003      	beq.n	800a13a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800a132:	f06f 0301 	mvn.w	r3, #1
 800a136:	61fb      	str	r3, [r7, #28]
 800a138:	e002      	b.n	800a140 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800a13a:	f06f 0302 	mvn.w	r3, #2
 800a13e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a140:	69fb      	ldr	r3, [r7, #28]
}
 800a142:	4618      	mov	r0, r3
 800a144:	3720      	adds	r7, #32
 800a146:	46bd      	mov	sp, r7
 800a148:	bd80      	pop	{r7, pc}
 800a14a:	bf00      	nop
 800a14c:	e000ed04 	.word	0xe000ed04

0800a150 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a150:	b480      	push	{r7}
 800a152:	b085      	sub	sp, #20
 800a154:	af00      	add	r7, sp, #0
 800a156:	60f8      	str	r0, [r7, #12]
 800a158:	60b9      	str	r1, [r7, #8]
 800a15a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	4a07      	ldr	r2, [pc, #28]	; (800a17c <vApplicationGetIdleTaskMemory+0x2c>)
 800a160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	4a06      	ldr	r2, [pc, #24]	; (800a180 <vApplicationGetIdleTaskMemory+0x30>)
 800a166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2280      	movs	r2, #128	; 0x80
 800a16c:	601a      	str	r2, [r3, #0]
}
 800a16e:	bf00      	nop
 800a170:	3714      	adds	r7, #20
 800a172:	46bd      	mov	sp, r7
 800a174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a178:	4770      	bx	lr
 800a17a:	bf00      	nop
 800a17c:	200000f8 	.word	0x200000f8
 800a180:	20000154 	.word	0x20000154

0800a184 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a184:	b480      	push	{r7}
 800a186:	b085      	sub	sp, #20
 800a188:	af00      	add	r7, sp, #0
 800a18a:	60f8      	str	r0, [r7, #12]
 800a18c:	60b9      	str	r1, [r7, #8]
 800a18e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	4a07      	ldr	r2, [pc, #28]	; (800a1b0 <vApplicationGetTimerTaskMemory+0x2c>)
 800a194:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	4a06      	ldr	r2, [pc, #24]	; (800a1b4 <vApplicationGetTimerTaskMemory+0x30>)
 800a19a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a1a2:	601a      	str	r2, [r3, #0]
}
 800a1a4:	bf00      	nop
 800a1a6:	3714      	adds	r7, #20
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ae:	4770      	bx	lr
 800a1b0:	20000354 	.word	0x20000354
 800a1b4:	200003b0 	.word	0x200003b0

0800a1b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b083      	sub	sp, #12
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f103 0208 	add.w	r2, r3, #8
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a1d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f103 0208 	add.w	r2, r3, #8
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f103 0208 	add.w	r2, r3, #8
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a1ec:	bf00      	nop
 800a1ee:	370c      	adds	r7, #12
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f6:	4770      	bx	lr

0800a1f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a1f8:	b480      	push	{r7}
 800a1fa:	b083      	sub	sp, #12
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2200      	movs	r2, #0
 800a204:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a206:	bf00      	nop
 800a208:	370c      	adds	r7, #12
 800a20a:	46bd      	mov	sp, r7
 800a20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a210:	4770      	bx	lr

0800a212 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a212:	b480      	push	{r7}
 800a214:	b085      	sub	sp, #20
 800a216:	af00      	add	r7, sp, #0
 800a218:	6078      	str	r0, [r7, #4]
 800a21a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	685b      	ldr	r3, [r3, #4]
 800a220:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	68fa      	ldr	r2, [r7, #12]
 800a226:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	689a      	ldr	r2, [r3, #8]
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	689b      	ldr	r3, [r3, #8]
 800a234:	683a      	ldr	r2, [r7, #0]
 800a236:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	683a      	ldr	r2, [r7, #0]
 800a23c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	687a      	ldr	r2, [r7, #4]
 800a242:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	1c5a      	adds	r2, r3, #1
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	601a      	str	r2, [r3, #0]
}
 800a24e:	bf00      	nop
 800a250:	3714      	adds	r7, #20
 800a252:	46bd      	mov	sp, r7
 800a254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a258:	4770      	bx	lr

0800a25a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a25a:	b480      	push	{r7}
 800a25c:	b085      	sub	sp, #20
 800a25e:	af00      	add	r7, sp, #0
 800a260:	6078      	str	r0, [r7, #4]
 800a262:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a270:	d103      	bne.n	800a27a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	691b      	ldr	r3, [r3, #16]
 800a276:	60fb      	str	r3, [r7, #12]
 800a278:	e00c      	b.n	800a294 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	3308      	adds	r3, #8
 800a27e:	60fb      	str	r3, [r7, #12]
 800a280:	e002      	b.n	800a288 <vListInsert+0x2e>
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	685b      	ldr	r3, [r3, #4]
 800a286:	60fb      	str	r3, [r7, #12]
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	685b      	ldr	r3, [r3, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	68ba      	ldr	r2, [r7, #8]
 800a290:	429a      	cmp	r2, r3
 800a292:	d2f6      	bcs.n	800a282 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	685a      	ldr	r2, [r3, #4]
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	685b      	ldr	r3, [r3, #4]
 800a2a0:	683a      	ldr	r2, [r7, #0]
 800a2a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	68fa      	ldr	r2, [r7, #12]
 800a2a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	683a      	ldr	r2, [r7, #0]
 800a2ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	687a      	ldr	r2, [r7, #4]
 800a2b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	1c5a      	adds	r2, r3, #1
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	601a      	str	r2, [r3, #0]
}
 800a2c0:	bf00      	nop
 800a2c2:	3714      	adds	r7, #20
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ca:	4770      	bx	lr

0800a2cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b085      	sub	sp, #20
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	691b      	ldr	r3, [r3, #16]
 800a2d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	685b      	ldr	r3, [r3, #4]
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	6892      	ldr	r2, [r2, #8]
 800a2e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	689b      	ldr	r3, [r3, #8]
 800a2e8:	687a      	ldr	r2, [r7, #4]
 800a2ea:	6852      	ldr	r2, [r2, #4]
 800a2ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	687a      	ldr	r2, [r7, #4]
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	d103      	bne.n	800a300 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	689a      	ldr	r2, [r3, #8]
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	1e5a      	subs	r2, r3, #1
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681b      	ldr	r3, [r3, #0]
}
 800a314:	4618      	mov	r0, r3
 800a316:	3714      	adds	r7, #20
 800a318:	46bd      	mov	sp, r7
 800a31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31e:	4770      	bx	lr

0800a320 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b084      	sub	sp, #16
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
 800a328:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d10a      	bne.n	800a34a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a338:	f383 8811 	msr	BASEPRI, r3
 800a33c:	f3bf 8f6f 	isb	sy
 800a340:	f3bf 8f4f 	dsb	sy
 800a344:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a346:	bf00      	nop
 800a348:	e7fe      	b.n	800a348 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a34a:	f002 fc83 	bl	800cc54 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681a      	ldr	r2, [r3, #0]
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a356:	68f9      	ldr	r1, [r7, #12]
 800a358:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a35a:	fb01 f303 	mul.w	r3, r1, r3
 800a35e:	441a      	add	r2, r3
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2200      	movs	r2, #0
 800a368:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681a      	ldr	r2, [r3, #0]
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681a      	ldr	r2, [r3, #0]
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a37a:	3b01      	subs	r3, #1
 800a37c:	68f9      	ldr	r1, [r7, #12]
 800a37e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a380:	fb01 f303 	mul.w	r3, r1, r3
 800a384:	441a      	add	r2, r3
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	22ff      	movs	r2, #255	; 0xff
 800a38e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	22ff      	movs	r2, #255	; 0xff
 800a396:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d114      	bne.n	800a3ca <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	691b      	ldr	r3, [r3, #16]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d01a      	beq.n	800a3de <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	3310      	adds	r3, #16
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f001 fc37 	bl	800bc20 <xTaskRemoveFromEventList>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d012      	beq.n	800a3de <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a3b8:	4b0c      	ldr	r3, [pc, #48]	; (800a3ec <xQueueGenericReset+0xcc>)
 800a3ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3be:	601a      	str	r2, [r3, #0]
 800a3c0:	f3bf 8f4f 	dsb	sy
 800a3c4:	f3bf 8f6f 	isb	sy
 800a3c8:	e009      	b.n	800a3de <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	3310      	adds	r3, #16
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f7ff fef2 	bl	800a1b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	3324      	adds	r3, #36	; 0x24
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f7ff feed 	bl	800a1b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a3de:	f002 fc69 	bl	800ccb4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a3e2:	2301      	movs	r3, #1
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3710      	adds	r7, #16
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}
 800a3ec:	e000ed04 	.word	0xe000ed04

0800a3f0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b08e      	sub	sp, #56	; 0x38
 800a3f4:	af02      	add	r7, sp, #8
 800a3f6:	60f8      	str	r0, [r7, #12]
 800a3f8:	60b9      	str	r1, [r7, #8]
 800a3fa:	607a      	str	r2, [r7, #4]
 800a3fc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d10a      	bne.n	800a41a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a404:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a408:	f383 8811 	msr	BASEPRI, r3
 800a40c:	f3bf 8f6f 	isb	sy
 800a410:	f3bf 8f4f 	dsb	sy
 800a414:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a416:	bf00      	nop
 800a418:	e7fe      	b.n	800a418 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d10a      	bne.n	800a436 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a420:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a424:	f383 8811 	msr	BASEPRI, r3
 800a428:	f3bf 8f6f 	isb	sy
 800a42c:	f3bf 8f4f 	dsb	sy
 800a430:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a432:	bf00      	nop
 800a434:	e7fe      	b.n	800a434 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d002      	beq.n	800a442 <xQueueGenericCreateStatic+0x52>
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d001      	beq.n	800a446 <xQueueGenericCreateStatic+0x56>
 800a442:	2301      	movs	r3, #1
 800a444:	e000      	b.n	800a448 <xQueueGenericCreateStatic+0x58>
 800a446:	2300      	movs	r3, #0
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d10a      	bne.n	800a462 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a44c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a450:	f383 8811 	msr	BASEPRI, r3
 800a454:	f3bf 8f6f 	isb	sy
 800a458:	f3bf 8f4f 	dsb	sy
 800a45c:	623b      	str	r3, [r7, #32]
}
 800a45e:	bf00      	nop
 800a460:	e7fe      	b.n	800a460 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d102      	bne.n	800a46e <xQueueGenericCreateStatic+0x7e>
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d101      	bne.n	800a472 <xQueueGenericCreateStatic+0x82>
 800a46e:	2301      	movs	r3, #1
 800a470:	e000      	b.n	800a474 <xQueueGenericCreateStatic+0x84>
 800a472:	2300      	movs	r3, #0
 800a474:	2b00      	cmp	r3, #0
 800a476:	d10a      	bne.n	800a48e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a47c:	f383 8811 	msr	BASEPRI, r3
 800a480:	f3bf 8f6f 	isb	sy
 800a484:	f3bf 8f4f 	dsb	sy
 800a488:	61fb      	str	r3, [r7, #28]
}
 800a48a:	bf00      	nop
 800a48c:	e7fe      	b.n	800a48c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a48e:	2350      	movs	r3, #80	; 0x50
 800a490:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	2b50      	cmp	r3, #80	; 0x50
 800a496:	d00a      	beq.n	800a4ae <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a49c:	f383 8811 	msr	BASEPRI, r3
 800a4a0:	f3bf 8f6f 	isb	sy
 800a4a4:	f3bf 8f4f 	dsb	sy
 800a4a8:	61bb      	str	r3, [r7, #24]
}
 800a4aa:	bf00      	nop
 800a4ac:	e7fe      	b.n	800a4ac <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a4ae:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a4b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d00d      	beq.n	800a4d6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a4ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4bc:	2201      	movs	r2, #1
 800a4be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a4c2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a4c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4c8:	9300      	str	r3, [sp, #0]
 800a4ca:	4613      	mov	r3, r2
 800a4cc:	687a      	ldr	r2, [r7, #4]
 800a4ce:	68b9      	ldr	r1, [r7, #8]
 800a4d0:	68f8      	ldr	r0, [r7, #12]
 800a4d2:	f000 f83f 	bl	800a554 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a4d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3730      	adds	r7, #48	; 0x30
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}

0800a4e0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b08a      	sub	sp, #40	; 0x28
 800a4e4:	af02      	add	r7, sp, #8
 800a4e6:	60f8      	str	r0, [r7, #12]
 800a4e8:	60b9      	str	r1, [r7, #8]
 800a4ea:	4613      	mov	r3, r2
 800a4ec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d10a      	bne.n	800a50a <xQueueGenericCreate+0x2a>
	__asm volatile
 800a4f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f8:	f383 8811 	msr	BASEPRI, r3
 800a4fc:	f3bf 8f6f 	isb	sy
 800a500:	f3bf 8f4f 	dsb	sy
 800a504:	613b      	str	r3, [r7, #16]
}
 800a506:	bf00      	nop
 800a508:	e7fe      	b.n	800a508 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	68ba      	ldr	r2, [r7, #8]
 800a50e:	fb02 f303 	mul.w	r3, r2, r3
 800a512:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a514:	69fb      	ldr	r3, [r7, #28]
 800a516:	3350      	adds	r3, #80	; 0x50
 800a518:	4618      	mov	r0, r3
 800a51a:	f002 fcbd 	bl	800ce98 <pvPortMalloc>
 800a51e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a520:	69bb      	ldr	r3, [r7, #24]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d011      	beq.n	800a54a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a526:	69bb      	ldr	r3, [r7, #24]
 800a528:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	3350      	adds	r3, #80	; 0x50
 800a52e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a530:	69bb      	ldr	r3, [r7, #24]
 800a532:	2200      	movs	r2, #0
 800a534:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a538:	79fa      	ldrb	r2, [r7, #7]
 800a53a:	69bb      	ldr	r3, [r7, #24]
 800a53c:	9300      	str	r3, [sp, #0]
 800a53e:	4613      	mov	r3, r2
 800a540:	697a      	ldr	r2, [r7, #20]
 800a542:	68b9      	ldr	r1, [r7, #8]
 800a544:	68f8      	ldr	r0, [r7, #12]
 800a546:	f000 f805 	bl	800a554 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a54a:	69bb      	ldr	r3, [r7, #24]
	}
 800a54c:	4618      	mov	r0, r3
 800a54e:	3720      	adds	r7, #32
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}

0800a554 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b084      	sub	sp, #16
 800a558:	af00      	add	r7, sp, #0
 800a55a:	60f8      	str	r0, [r7, #12]
 800a55c:	60b9      	str	r1, [r7, #8]
 800a55e:	607a      	str	r2, [r7, #4]
 800a560:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d103      	bne.n	800a570 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a568:	69bb      	ldr	r3, [r7, #24]
 800a56a:	69ba      	ldr	r2, [r7, #24]
 800a56c:	601a      	str	r2, [r3, #0]
 800a56e:	e002      	b.n	800a576 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a570:	69bb      	ldr	r3, [r7, #24]
 800a572:	687a      	ldr	r2, [r7, #4]
 800a574:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a576:	69bb      	ldr	r3, [r7, #24]
 800a578:	68fa      	ldr	r2, [r7, #12]
 800a57a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a57c:	69bb      	ldr	r3, [r7, #24]
 800a57e:	68ba      	ldr	r2, [r7, #8]
 800a580:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a582:	2101      	movs	r1, #1
 800a584:	69b8      	ldr	r0, [r7, #24]
 800a586:	f7ff fecb 	bl	800a320 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a58a:	69bb      	ldr	r3, [r7, #24]
 800a58c:	78fa      	ldrb	r2, [r7, #3]
 800a58e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a592:	bf00      	nop
 800a594:	3710      	adds	r7, #16
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}

0800a59a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a59a:	b580      	push	{r7, lr}
 800a59c:	b08a      	sub	sp, #40	; 0x28
 800a59e:	af02      	add	r7, sp, #8
 800a5a0:	60f8      	str	r0, [r7, #12]
 800a5a2:	60b9      	str	r1, [r7, #8]
 800a5a4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d10a      	bne.n	800a5c2 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800a5ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5b0:	f383 8811 	msr	BASEPRI, r3
 800a5b4:	f3bf 8f6f 	isb	sy
 800a5b8:	f3bf 8f4f 	dsb	sy
 800a5bc:	61bb      	str	r3, [r7, #24]
}
 800a5be:	bf00      	nop
 800a5c0:	e7fe      	b.n	800a5c0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a5c2:	68ba      	ldr	r2, [r7, #8]
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	429a      	cmp	r2, r3
 800a5c8:	d90a      	bls.n	800a5e0 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800a5ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ce:	f383 8811 	msr	BASEPRI, r3
 800a5d2:	f3bf 8f6f 	isb	sy
 800a5d6:	f3bf 8f4f 	dsb	sy
 800a5da:	617b      	str	r3, [r7, #20]
}
 800a5dc:	bf00      	nop
 800a5de:	e7fe      	b.n	800a5de <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a5e0:	2302      	movs	r3, #2
 800a5e2:	9300      	str	r3, [sp, #0]
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	2100      	movs	r1, #0
 800a5ea:	68f8      	ldr	r0, [r7, #12]
 800a5ec:	f7ff ff00 	bl	800a3f0 <xQueueGenericCreateStatic>
 800a5f0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800a5f2:	69fb      	ldr	r3, [r7, #28]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d002      	beq.n	800a5fe <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a5f8:	69fb      	ldr	r3, [r7, #28]
 800a5fa:	68ba      	ldr	r2, [r7, #8]
 800a5fc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a5fe:	69fb      	ldr	r3, [r7, #28]
	}
 800a600:	4618      	mov	r0, r3
 800a602:	3720      	adds	r7, #32
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}

0800a608 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b086      	sub	sp, #24
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
 800a610:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d10a      	bne.n	800a62e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800a618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a61c:	f383 8811 	msr	BASEPRI, r3
 800a620:	f3bf 8f6f 	isb	sy
 800a624:	f3bf 8f4f 	dsb	sy
 800a628:	613b      	str	r3, [r7, #16]
}
 800a62a:	bf00      	nop
 800a62c:	e7fe      	b.n	800a62c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a62e:	683a      	ldr	r2, [r7, #0]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	429a      	cmp	r2, r3
 800a634:	d90a      	bls.n	800a64c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800a636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a63a:	f383 8811 	msr	BASEPRI, r3
 800a63e:	f3bf 8f6f 	isb	sy
 800a642:	f3bf 8f4f 	dsb	sy
 800a646:	60fb      	str	r3, [r7, #12]
}
 800a648:	bf00      	nop
 800a64a:	e7fe      	b.n	800a64a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a64c:	2202      	movs	r2, #2
 800a64e:	2100      	movs	r1, #0
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f7ff ff45 	bl	800a4e0 <xQueueGenericCreate>
 800a656:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d002      	beq.n	800a664 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a65e:	697b      	ldr	r3, [r7, #20]
 800a660:	683a      	ldr	r2, [r7, #0]
 800a662:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a664:	697b      	ldr	r3, [r7, #20]
	}
 800a666:	4618      	mov	r0, r3
 800a668:	3718      	adds	r7, #24
 800a66a:	46bd      	mov	sp, r7
 800a66c:	bd80      	pop	{r7, pc}
	...

0800a670 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b08e      	sub	sp, #56	; 0x38
 800a674:	af00      	add	r7, sp, #0
 800a676:	60f8      	str	r0, [r7, #12]
 800a678:	60b9      	str	r1, [r7, #8]
 800a67a:	607a      	str	r2, [r7, #4]
 800a67c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a67e:	2300      	movs	r3, #0
 800a680:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d10a      	bne.n	800a6a2 <xQueueGenericSend+0x32>
	__asm volatile
 800a68c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a690:	f383 8811 	msr	BASEPRI, r3
 800a694:	f3bf 8f6f 	isb	sy
 800a698:	f3bf 8f4f 	dsb	sy
 800a69c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a69e:	bf00      	nop
 800a6a0:	e7fe      	b.n	800a6a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d103      	bne.n	800a6b0 <xQueueGenericSend+0x40>
 800a6a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d101      	bne.n	800a6b4 <xQueueGenericSend+0x44>
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	e000      	b.n	800a6b6 <xQueueGenericSend+0x46>
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d10a      	bne.n	800a6d0 <xQueueGenericSend+0x60>
	__asm volatile
 800a6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6be:	f383 8811 	msr	BASEPRI, r3
 800a6c2:	f3bf 8f6f 	isb	sy
 800a6c6:	f3bf 8f4f 	dsb	sy
 800a6ca:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a6cc:	bf00      	nop
 800a6ce:	e7fe      	b.n	800a6ce <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	2b02      	cmp	r3, #2
 800a6d4:	d103      	bne.n	800a6de <xQueueGenericSend+0x6e>
 800a6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6da:	2b01      	cmp	r3, #1
 800a6dc:	d101      	bne.n	800a6e2 <xQueueGenericSend+0x72>
 800a6de:	2301      	movs	r3, #1
 800a6e0:	e000      	b.n	800a6e4 <xQueueGenericSend+0x74>
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d10a      	bne.n	800a6fe <xQueueGenericSend+0x8e>
	__asm volatile
 800a6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ec:	f383 8811 	msr	BASEPRI, r3
 800a6f0:	f3bf 8f6f 	isb	sy
 800a6f4:	f3bf 8f4f 	dsb	sy
 800a6f8:	623b      	str	r3, [r7, #32]
}
 800a6fa:	bf00      	nop
 800a6fc:	e7fe      	b.n	800a6fc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a6fe:	f001 fc4d 	bl	800bf9c <xTaskGetSchedulerState>
 800a702:	4603      	mov	r3, r0
 800a704:	2b00      	cmp	r3, #0
 800a706:	d102      	bne.n	800a70e <xQueueGenericSend+0x9e>
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d101      	bne.n	800a712 <xQueueGenericSend+0xa2>
 800a70e:	2301      	movs	r3, #1
 800a710:	e000      	b.n	800a714 <xQueueGenericSend+0xa4>
 800a712:	2300      	movs	r3, #0
 800a714:	2b00      	cmp	r3, #0
 800a716:	d10a      	bne.n	800a72e <xQueueGenericSend+0xbe>
	__asm volatile
 800a718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a71c:	f383 8811 	msr	BASEPRI, r3
 800a720:	f3bf 8f6f 	isb	sy
 800a724:	f3bf 8f4f 	dsb	sy
 800a728:	61fb      	str	r3, [r7, #28]
}
 800a72a:	bf00      	nop
 800a72c:	e7fe      	b.n	800a72c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a72e:	f002 fa91 	bl	800cc54 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a734:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a73a:	429a      	cmp	r2, r3
 800a73c:	d302      	bcc.n	800a744 <xQueueGenericSend+0xd4>
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	2b02      	cmp	r3, #2
 800a742:	d129      	bne.n	800a798 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a744:	683a      	ldr	r2, [r7, #0]
 800a746:	68b9      	ldr	r1, [r7, #8]
 800a748:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a74a:	f000 fc5e 	bl	800b00a <prvCopyDataToQueue>
 800a74e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a754:	2b00      	cmp	r3, #0
 800a756:	d010      	beq.n	800a77a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a75a:	3324      	adds	r3, #36	; 0x24
 800a75c:	4618      	mov	r0, r3
 800a75e:	f001 fa5f 	bl	800bc20 <xTaskRemoveFromEventList>
 800a762:	4603      	mov	r3, r0
 800a764:	2b00      	cmp	r3, #0
 800a766:	d013      	beq.n	800a790 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a768:	4b3f      	ldr	r3, [pc, #252]	; (800a868 <xQueueGenericSend+0x1f8>)
 800a76a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a76e:	601a      	str	r2, [r3, #0]
 800a770:	f3bf 8f4f 	dsb	sy
 800a774:	f3bf 8f6f 	isb	sy
 800a778:	e00a      	b.n	800a790 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a77a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d007      	beq.n	800a790 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a780:	4b39      	ldr	r3, [pc, #228]	; (800a868 <xQueueGenericSend+0x1f8>)
 800a782:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a786:	601a      	str	r2, [r3, #0]
 800a788:	f3bf 8f4f 	dsb	sy
 800a78c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a790:	f002 fa90 	bl	800ccb4 <vPortExitCritical>
				return pdPASS;
 800a794:	2301      	movs	r3, #1
 800a796:	e063      	b.n	800a860 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d103      	bne.n	800a7a6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a79e:	f002 fa89 	bl	800ccb4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	e05c      	b.n	800a860 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a7a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d106      	bne.n	800a7ba <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a7ac:	f107 0314 	add.w	r3, r7, #20
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f001 fa99 	bl	800bce8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a7ba:	f002 fa7b 	bl	800ccb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a7be:	f000 fff9 	bl	800b7b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a7c2:	f002 fa47 	bl	800cc54 <vPortEnterCritical>
 800a7c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a7cc:	b25b      	sxtb	r3, r3
 800a7ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a7d2:	d103      	bne.n	800a7dc <xQueueGenericSend+0x16c>
 800a7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a7dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a7e2:	b25b      	sxtb	r3, r3
 800a7e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a7e8:	d103      	bne.n	800a7f2 <xQueueGenericSend+0x182>
 800a7ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a7f2:	f002 fa5f 	bl	800ccb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a7f6:	1d3a      	adds	r2, r7, #4
 800a7f8:	f107 0314 	add.w	r3, r7, #20
 800a7fc:	4611      	mov	r1, r2
 800a7fe:	4618      	mov	r0, r3
 800a800:	f001 fa88 	bl	800bd14 <xTaskCheckForTimeOut>
 800a804:	4603      	mov	r3, r0
 800a806:	2b00      	cmp	r3, #0
 800a808:	d124      	bne.n	800a854 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a80a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a80c:	f000 fcf5 	bl	800b1fa <prvIsQueueFull>
 800a810:	4603      	mov	r3, r0
 800a812:	2b00      	cmp	r3, #0
 800a814:	d018      	beq.n	800a848 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a818:	3310      	adds	r3, #16
 800a81a:	687a      	ldr	r2, [r7, #4]
 800a81c:	4611      	mov	r1, r2
 800a81e:	4618      	mov	r0, r3
 800a820:	f001 f9ae 	bl	800bb80 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a824:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a826:	f000 fc80 	bl	800b12a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a82a:	f000 ffd1 	bl	800b7d0 <xTaskResumeAll>
 800a82e:	4603      	mov	r3, r0
 800a830:	2b00      	cmp	r3, #0
 800a832:	f47f af7c 	bne.w	800a72e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a836:	4b0c      	ldr	r3, [pc, #48]	; (800a868 <xQueueGenericSend+0x1f8>)
 800a838:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a83c:	601a      	str	r2, [r3, #0]
 800a83e:	f3bf 8f4f 	dsb	sy
 800a842:	f3bf 8f6f 	isb	sy
 800a846:	e772      	b.n	800a72e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a848:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a84a:	f000 fc6e 	bl	800b12a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a84e:	f000 ffbf 	bl	800b7d0 <xTaskResumeAll>
 800a852:	e76c      	b.n	800a72e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a854:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a856:	f000 fc68 	bl	800b12a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a85a:	f000 ffb9 	bl	800b7d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a85e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a860:	4618      	mov	r0, r3
 800a862:	3738      	adds	r7, #56	; 0x38
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}
 800a868:	e000ed04 	.word	0xe000ed04

0800a86c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b090      	sub	sp, #64	; 0x40
 800a870:	af00      	add	r7, sp, #0
 800a872:	60f8      	str	r0, [r7, #12]
 800a874:	60b9      	str	r1, [r7, #8]
 800a876:	607a      	str	r2, [r7, #4]
 800a878:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a87e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a880:	2b00      	cmp	r3, #0
 800a882:	d10a      	bne.n	800a89a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a884:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a888:	f383 8811 	msr	BASEPRI, r3
 800a88c:	f3bf 8f6f 	isb	sy
 800a890:	f3bf 8f4f 	dsb	sy
 800a894:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a896:	bf00      	nop
 800a898:	e7fe      	b.n	800a898 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d103      	bne.n	800a8a8 <xQueueGenericSendFromISR+0x3c>
 800a8a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d101      	bne.n	800a8ac <xQueueGenericSendFromISR+0x40>
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	e000      	b.n	800a8ae <xQueueGenericSendFromISR+0x42>
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d10a      	bne.n	800a8c8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a8b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8b6:	f383 8811 	msr	BASEPRI, r3
 800a8ba:	f3bf 8f6f 	isb	sy
 800a8be:	f3bf 8f4f 	dsb	sy
 800a8c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a8c4:	bf00      	nop
 800a8c6:	e7fe      	b.n	800a8c6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	2b02      	cmp	r3, #2
 800a8cc:	d103      	bne.n	800a8d6 <xQueueGenericSendFromISR+0x6a>
 800a8ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8d2:	2b01      	cmp	r3, #1
 800a8d4:	d101      	bne.n	800a8da <xQueueGenericSendFromISR+0x6e>
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	e000      	b.n	800a8dc <xQueueGenericSendFromISR+0x70>
 800a8da:	2300      	movs	r3, #0
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d10a      	bne.n	800a8f6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a8e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8e4:	f383 8811 	msr	BASEPRI, r3
 800a8e8:	f3bf 8f6f 	isb	sy
 800a8ec:	f3bf 8f4f 	dsb	sy
 800a8f0:	623b      	str	r3, [r7, #32]
}
 800a8f2:	bf00      	nop
 800a8f4:	e7fe      	b.n	800a8f4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a8f6:	f002 fa8f 	bl	800ce18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a8fa:	f3ef 8211 	mrs	r2, BASEPRI
 800a8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a902:	f383 8811 	msr	BASEPRI, r3
 800a906:	f3bf 8f6f 	isb	sy
 800a90a:	f3bf 8f4f 	dsb	sy
 800a90e:	61fa      	str	r2, [r7, #28]
 800a910:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a912:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a914:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a918:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a91a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a91c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a91e:	429a      	cmp	r2, r3
 800a920:	d302      	bcc.n	800a928 <xQueueGenericSendFromISR+0xbc>
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	2b02      	cmp	r3, #2
 800a926:	d12f      	bne.n	800a988 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a92a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a92e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a936:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a938:	683a      	ldr	r2, [r7, #0]
 800a93a:	68b9      	ldr	r1, [r7, #8]
 800a93c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a93e:	f000 fb64 	bl	800b00a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a942:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a946:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a94a:	d112      	bne.n	800a972 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a94c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a94e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a950:	2b00      	cmp	r3, #0
 800a952:	d016      	beq.n	800a982 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a956:	3324      	adds	r3, #36	; 0x24
 800a958:	4618      	mov	r0, r3
 800a95a:	f001 f961 	bl	800bc20 <xTaskRemoveFromEventList>
 800a95e:	4603      	mov	r3, r0
 800a960:	2b00      	cmp	r3, #0
 800a962:	d00e      	beq.n	800a982 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d00b      	beq.n	800a982 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	2201      	movs	r2, #1
 800a96e:	601a      	str	r2, [r3, #0]
 800a970:	e007      	b.n	800a982 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a972:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a976:	3301      	adds	r3, #1
 800a978:	b2db      	uxtb	r3, r3
 800a97a:	b25a      	sxtb	r2, r3
 800a97c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a97e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a982:	2301      	movs	r3, #1
 800a984:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a986:	e001      	b.n	800a98c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a988:	2300      	movs	r3, #0
 800a98a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a98c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a98e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a996:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a998:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	3740      	adds	r7, #64	; 0x40
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bd80      	pop	{r7, pc}

0800a9a2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a9a2:	b580      	push	{r7, lr}
 800a9a4:	b08e      	sub	sp, #56	; 0x38
 800a9a6:	af00      	add	r7, sp, #0
 800a9a8:	6078      	str	r0, [r7, #4]
 800a9aa:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a9b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d10a      	bne.n	800a9cc <xQueueGiveFromISR+0x2a>
	__asm volatile
 800a9b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ba:	f383 8811 	msr	BASEPRI, r3
 800a9be:	f3bf 8f6f 	isb	sy
 800a9c2:	f3bf 8f4f 	dsb	sy
 800a9c6:	623b      	str	r3, [r7, #32]
}
 800a9c8:	bf00      	nop
 800a9ca:	e7fe      	b.n	800a9ca <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a9cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d00a      	beq.n	800a9ea <xQueueGiveFromISR+0x48>
	__asm volatile
 800a9d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d8:	f383 8811 	msr	BASEPRI, r3
 800a9dc:	f3bf 8f6f 	isb	sy
 800a9e0:	f3bf 8f4f 	dsb	sy
 800a9e4:	61fb      	str	r3, [r7, #28]
}
 800a9e6:	bf00      	nop
 800a9e8:	e7fe      	b.n	800a9e8 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a9ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d103      	bne.n	800a9fa <xQueueGiveFromISR+0x58>
 800a9f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d101      	bne.n	800a9fe <xQueueGiveFromISR+0x5c>
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	e000      	b.n	800aa00 <xQueueGiveFromISR+0x5e>
 800a9fe:	2300      	movs	r3, #0
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d10a      	bne.n	800aa1a <xQueueGiveFromISR+0x78>
	__asm volatile
 800aa04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa08:	f383 8811 	msr	BASEPRI, r3
 800aa0c:	f3bf 8f6f 	isb	sy
 800aa10:	f3bf 8f4f 	dsb	sy
 800aa14:	61bb      	str	r3, [r7, #24]
}
 800aa16:	bf00      	nop
 800aa18:	e7fe      	b.n	800aa18 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aa1a:	f002 f9fd 	bl	800ce18 <vPortValidateInterruptPriority>
	__asm volatile
 800aa1e:	f3ef 8211 	mrs	r2, BASEPRI
 800aa22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa26:	f383 8811 	msr	BASEPRI, r3
 800aa2a:	f3bf 8f6f 	isb	sy
 800aa2e:	f3bf 8f4f 	dsb	sy
 800aa32:	617a      	str	r2, [r7, #20]
 800aa34:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800aa36:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aa38:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa3e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800aa40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa46:	429a      	cmp	r2, r3
 800aa48:	d22b      	bcs.n	800aaa2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800aa4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800aa54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa56:	1c5a      	adds	r2, r3, #1
 800aa58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa5a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800aa5c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aa60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa64:	d112      	bne.n	800aa8c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d016      	beq.n	800aa9c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa70:	3324      	adds	r3, #36	; 0x24
 800aa72:	4618      	mov	r0, r3
 800aa74:	f001 f8d4 	bl	800bc20 <xTaskRemoveFromEventList>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d00e      	beq.n	800aa9c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d00b      	beq.n	800aa9c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	2201      	movs	r2, #1
 800aa88:	601a      	str	r2, [r3, #0]
 800aa8a:	e007      	b.n	800aa9c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800aa8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aa90:	3301      	adds	r3, #1
 800aa92:	b2db      	uxtb	r3, r3
 800aa94:	b25a      	sxtb	r2, r3
 800aa96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	637b      	str	r3, [r7, #52]	; 0x34
 800aaa0:	e001      	b.n	800aaa6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	637b      	str	r3, [r7, #52]	; 0x34
 800aaa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaa8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	f383 8811 	msr	BASEPRI, r3
}
 800aab0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aab2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800aab4:	4618      	mov	r0, r3
 800aab6:	3738      	adds	r7, #56	; 0x38
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bd80      	pop	{r7, pc}

0800aabc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b08c      	sub	sp, #48	; 0x30
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	60f8      	str	r0, [r7, #12]
 800aac4:	60b9      	str	r1, [r7, #8]
 800aac6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800aac8:	2300      	movs	r3, #0
 800aaca:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d10a      	bne.n	800aaec <xQueueReceive+0x30>
	__asm volatile
 800aad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aada:	f383 8811 	msr	BASEPRI, r3
 800aade:	f3bf 8f6f 	isb	sy
 800aae2:	f3bf 8f4f 	dsb	sy
 800aae6:	623b      	str	r3, [r7, #32]
}
 800aae8:	bf00      	nop
 800aaea:	e7fe      	b.n	800aaea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d103      	bne.n	800aafa <xQueueReceive+0x3e>
 800aaf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d101      	bne.n	800aafe <xQueueReceive+0x42>
 800aafa:	2301      	movs	r3, #1
 800aafc:	e000      	b.n	800ab00 <xQueueReceive+0x44>
 800aafe:	2300      	movs	r3, #0
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d10a      	bne.n	800ab1a <xQueueReceive+0x5e>
	__asm volatile
 800ab04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab08:	f383 8811 	msr	BASEPRI, r3
 800ab0c:	f3bf 8f6f 	isb	sy
 800ab10:	f3bf 8f4f 	dsb	sy
 800ab14:	61fb      	str	r3, [r7, #28]
}
 800ab16:	bf00      	nop
 800ab18:	e7fe      	b.n	800ab18 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ab1a:	f001 fa3f 	bl	800bf9c <xTaskGetSchedulerState>
 800ab1e:	4603      	mov	r3, r0
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d102      	bne.n	800ab2a <xQueueReceive+0x6e>
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d101      	bne.n	800ab2e <xQueueReceive+0x72>
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	e000      	b.n	800ab30 <xQueueReceive+0x74>
 800ab2e:	2300      	movs	r3, #0
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d10a      	bne.n	800ab4a <xQueueReceive+0x8e>
	__asm volatile
 800ab34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab38:	f383 8811 	msr	BASEPRI, r3
 800ab3c:	f3bf 8f6f 	isb	sy
 800ab40:	f3bf 8f4f 	dsb	sy
 800ab44:	61bb      	str	r3, [r7, #24]
}
 800ab46:	bf00      	nop
 800ab48:	e7fe      	b.n	800ab48 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab4a:	f002 f883 	bl	800cc54 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab52:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d01f      	beq.n	800ab9a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ab5a:	68b9      	ldr	r1, [r7, #8]
 800ab5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab5e:	f000 fabe 	bl	800b0de <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ab62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab64:	1e5a      	subs	r2, r3, #1
 800ab66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab68:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab6c:	691b      	ldr	r3, [r3, #16]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00f      	beq.n	800ab92 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab74:	3310      	adds	r3, #16
 800ab76:	4618      	mov	r0, r3
 800ab78:	f001 f852 	bl	800bc20 <xTaskRemoveFromEventList>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d007      	beq.n	800ab92 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ab82:	4b3d      	ldr	r3, [pc, #244]	; (800ac78 <xQueueReceive+0x1bc>)
 800ab84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab88:	601a      	str	r2, [r3, #0]
 800ab8a:	f3bf 8f4f 	dsb	sy
 800ab8e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ab92:	f002 f88f 	bl	800ccb4 <vPortExitCritical>
				return pdPASS;
 800ab96:	2301      	movs	r3, #1
 800ab98:	e069      	b.n	800ac6e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d103      	bne.n	800aba8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aba0:	f002 f888 	bl	800ccb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aba4:	2300      	movs	r3, #0
 800aba6:	e062      	b.n	800ac6e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d106      	bne.n	800abbc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800abae:	f107 0310 	add.w	r3, r7, #16
 800abb2:	4618      	mov	r0, r3
 800abb4:	f001 f898 	bl	800bce8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800abb8:	2301      	movs	r3, #1
 800abba:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800abbc:	f002 f87a 	bl	800ccb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800abc0:	f000 fdf8 	bl	800b7b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800abc4:	f002 f846 	bl	800cc54 <vPortEnterCritical>
 800abc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800abce:	b25b      	sxtb	r3, r3
 800abd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800abd4:	d103      	bne.n	800abde <xQueueReceive+0x122>
 800abd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abd8:	2200      	movs	r2, #0
 800abda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800abde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abe0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800abe4:	b25b      	sxtb	r3, r3
 800abe6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800abea:	d103      	bne.n	800abf4 <xQueueReceive+0x138>
 800abec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abee:	2200      	movs	r2, #0
 800abf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800abf4:	f002 f85e 	bl	800ccb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800abf8:	1d3a      	adds	r2, r7, #4
 800abfa:	f107 0310 	add.w	r3, r7, #16
 800abfe:	4611      	mov	r1, r2
 800ac00:	4618      	mov	r0, r3
 800ac02:	f001 f887 	bl	800bd14 <xTaskCheckForTimeOut>
 800ac06:	4603      	mov	r3, r0
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d123      	bne.n	800ac54 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac0e:	f000 fade 	bl	800b1ce <prvIsQueueEmpty>
 800ac12:	4603      	mov	r3, r0
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d017      	beq.n	800ac48 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ac18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac1a:	3324      	adds	r3, #36	; 0x24
 800ac1c:	687a      	ldr	r2, [r7, #4]
 800ac1e:	4611      	mov	r1, r2
 800ac20:	4618      	mov	r0, r3
 800ac22:	f000 ffad 	bl	800bb80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ac26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac28:	f000 fa7f 	bl	800b12a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ac2c:	f000 fdd0 	bl	800b7d0 <xTaskResumeAll>
 800ac30:	4603      	mov	r3, r0
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d189      	bne.n	800ab4a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ac36:	4b10      	ldr	r3, [pc, #64]	; (800ac78 <xQueueReceive+0x1bc>)
 800ac38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac3c:	601a      	str	r2, [r3, #0]
 800ac3e:	f3bf 8f4f 	dsb	sy
 800ac42:	f3bf 8f6f 	isb	sy
 800ac46:	e780      	b.n	800ab4a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ac48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac4a:	f000 fa6e 	bl	800b12a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ac4e:	f000 fdbf 	bl	800b7d0 <xTaskResumeAll>
 800ac52:	e77a      	b.n	800ab4a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ac54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac56:	f000 fa68 	bl	800b12a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ac5a:	f000 fdb9 	bl	800b7d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac60:	f000 fab5 	bl	800b1ce <prvIsQueueEmpty>
 800ac64:	4603      	mov	r3, r0
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	f43f af6f 	beq.w	800ab4a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ac6c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ac6e:	4618      	mov	r0, r3
 800ac70:	3730      	adds	r7, #48	; 0x30
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}
 800ac76:	bf00      	nop
 800ac78:	e000ed04 	.word	0xe000ed04

0800ac7c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b08e      	sub	sp, #56	; 0x38
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
 800ac84:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ac86:	2300      	movs	r3, #0
 800ac88:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ac92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d10a      	bne.n	800acae <xQueueSemaphoreTake+0x32>
	__asm volatile
 800ac98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac9c:	f383 8811 	msr	BASEPRI, r3
 800aca0:	f3bf 8f6f 	isb	sy
 800aca4:	f3bf 8f4f 	dsb	sy
 800aca8:	623b      	str	r3, [r7, #32]
}
 800acaa:	bf00      	nop
 800acac:	e7fe      	b.n	800acac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800acae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d00a      	beq.n	800accc <xQueueSemaphoreTake+0x50>
	__asm volatile
 800acb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acba:	f383 8811 	msr	BASEPRI, r3
 800acbe:	f3bf 8f6f 	isb	sy
 800acc2:	f3bf 8f4f 	dsb	sy
 800acc6:	61fb      	str	r3, [r7, #28]
}
 800acc8:	bf00      	nop
 800acca:	e7fe      	b.n	800acca <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800accc:	f001 f966 	bl	800bf9c <xTaskGetSchedulerState>
 800acd0:	4603      	mov	r3, r0
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d102      	bne.n	800acdc <xQueueSemaphoreTake+0x60>
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d101      	bne.n	800ace0 <xQueueSemaphoreTake+0x64>
 800acdc:	2301      	movs	r3, #1
 800acde:	e000      	b.n	800ace2 <xQueueSemaphoreTake+0x66>
 800ace0:	2300      	movs	r3, #0
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d10a      	bne.n	800acfc <xQueueSemaphoreTake+0x80>
	__asm volatile
 800ace6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acea:	f383 8811 	msr	BASEPRI, r3
 800acee:	f3bf 8f6f 	isb	sy
 800acf2:	f3bf 8f4f 	dsb	sy
 800acf6:	61bb      	str	r3, [r7, #24]
}
 800acf8:	bf00      	nop
 800acfa:	e7fe      	b.n	800acfa <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800acfc:	f001 ffaa 	bl	800cc54 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ad00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad04:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ad06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d024      	beq.n	800ad56 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ad0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad0e:	1e5a      	subs	r2, r3, #1
 800ad10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad12:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ad14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d104      	bne.n	800ad26 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ad1c:	f001 fab4 	bl	800c288 <pvTaskIncrementMutexHeldCount>
 800ad20:	4602      	mov	r2, r0
 800ad22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad24:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad28:	691b      	ldr	r3, [r3, #16]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d00f      	beq.n	800ad4e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad30:	3310      	adds	r3, #16
 800ad32:	4618      	mov	r0, r3
 800ad34:	f000 ff74 	bl	800bc20 <xTaskRemoveFromEventList>
 800ad38:	4603      	mov	r3, r0
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d007      	beq.n	800ad4e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ad3e:	4b54      	ldr	r3, [pc, #336]	; (800ae90 <xQueueSemaphoreTake+0x214>)
 800ad40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad44:	601a      	str	r2, [r3, #0]
 800ad46:	f3bf 8f4f 	dsb	sy
 800ad4a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ad4e:	f001 ffb1 	bl	800ccb4 <vPortExitCritical>
				return pdPASS;
 800ad52:	2301      	movs	r3, #1
 800ad54:	e097      	b.n	800ae86 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d111      	bne.n	800ad80 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ad5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d00a      	beq.n	800ad78 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800ad62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad66:	f383 8811 	msr	BASEPRI, r3
 800ad6a:	f3bf 8f6f 	isb	sy
 800ad6e:	f3bf 8f4f 	dsb	sy
 800ad72:	617b      	str	r3, [r7, #20]
}
 800ad74:	bf00      	nop
 800ad76:	e7fe      	b.n	800ad76 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ad78:	f001 ff9c 	bl	800ccb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	e082      	b.n	800ae86 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ad80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d106      	bne.n	800ad94 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ad86:	f107 030c 	add.w	r3, r7, #12
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f000 ffac 	bl	800bce8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ad90:	2301      	movs	r3, #1
 800ad92:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ad94:	f001 ff8e 	bl	800ccb4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ad98:	f000 fd0c 	bl	800b7b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ad9c:	f001 ff5a 	bl	800cc54 <vPortEnterCritical>
 800ada0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ada2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ada6:	b25b      	sxtb	r3, r3
 800ada8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800adac:	d103      	bne.n	800adb6 <xQueueSemaphoreTake+0x13a>
 800adae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adb0:	2200      	movs	r2, #0
 800adb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800adb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800adbc:	b25b      	sxtb	r3, r3
 800adbe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800adc2:	d103      	bne.n	800adcc <xQueueSemaphoreTake+0x150>
 800adc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adc6:	2200      	movs	r2, #0
 800adc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800adcc:	f001 ff72 	bl	800ccb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800add0:	463a      	mov	r2, r7
 800add2:	f107 030c 	add.w	r3, r7, #12
 800add6:	4611      	mov	r1, r2
 800add8:	4618      	mov	r0, r3
 800adda:	f000 ff9b 	bl	800bd14 <xTaskCheckForTimeOut>
 800adde:	4603      	mov	r3, r0
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d132      	bne.n	800ae4a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ade4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ade6:	f000 f9f2 	bl	800b1ce <prvIsQueueEmpty>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	d026      	beq.n	800ae3e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800adf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d109      	bne.n	800ae0c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800adf8:	f001 ff2c 	bl	800cc54 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800adfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adfe:	689b      	ldr	r3, [r3, #8]
 800ae00:	4618      	mov	r0, r3
 800ae02:	f001 f8e9 	bl	800bfd8 <xTaskPriorityInherit>
 800ae06:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800ae08:	f001 ff54 	bl	800ccb4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ae0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae0e:	3324      	adds	r3, #36	; 0x24
 800ae10:	683a      	ldr	r2, [r7, #0]
 800ae12:	4611      	mov	r1, r2
 800ae14:	4618      	mov	r0, r3
 800ae16:	f000 feb3 	bl	800bb80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ae1a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae1c:	f000 f985 	bl	800b12a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ae20:	f000 fcd6 	bl	800b7d0 <xTaskResumeAll>
 800ae24:	4603      	mov	r3, r0
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	f47f af68 	bne.w	800acfc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800ae2c:	4b18      	ldr	r3, [pc, #96]	; (800ae90 <xQueueSemaphoreTake+0x214>)
 800ae2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae32:	601a      	str	r2, [r3, #0]
 800ae34:	f3bf 8f4f 	dsb	sy
 800ae38:	f3bf 8f6f 	isb	sy
 800ae3c:	e75e      	b.n	800acfc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ae3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae40:	f000 f973 	bl	800b12a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae44:	f000 fcc4 	bl	800b7d0 <xTaskResumeAll>
 800ae48:	e758      	b.n	800acfc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ae4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae4c:	f000 f96d 	bl	800b12a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ae50:	f000 fcbe 	bl	800b7d0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae56:	f000 f9ba 	bl	800b1ce <prvIsQueueEmpty>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	f43f af4d 	beq.w	800acfc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ae62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d00d      	beq.n	800ae84 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800ae68:	f001 fef4 	bl	800cc54 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ae6c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae6e:	f000 f8b4 	bl	800afda <prvGetDisinheritPriorityAfterTimeout>
 800ae72:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ae74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae76:	689b      	ldr	r3, [r3, #8]
 800ae78:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	f001 f982 	bl	800c184 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ae80:	f001 ff18 	bl	800ccb4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ae84:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ae86:	4618      	mov	r0, r3
 800ae88:	3738      	adds	r7, #56	; 0x38
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	bd80      	pop	{r7, pc}
 800ae8e:	bf00      	nop
 800ae90:	e000ed04 	.word	0xe000ed04

0800ae94 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b08e      	sub	sp, #56	; 0x38
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	60f8      	str	r0, [r7, #12]
 800ae9c:	60b9      	str	r1, [r7, #8]
 800ae9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d10a      	bne.n	800aec0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800aeaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeae:	f383 8811 	msr	BASEPRI, r3
 800aeb2:	f3bf 8f6f 	isb	sy
 800aeb6:	f3bf 8f4f 	dsb	sy
 800aeba:	623b      	str	r3, [r7, #32]
}
 800aebc:	bf00      	nop
 800aebe:	e7fe      	b.n	800aebe <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d103      	bne.n	800aece <xQueueReceiveFromISR+0x3a>
 800aec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d101      	bne.n	800aed2 <xQueueReceiveFromISR+0x3e>
 800aece:	2301      	movs	r3, #1
 800aed0:	e000      	b.n	800aed4 <xQueueReceiveFromISR+0x40>
 800aed2:	2300      	movs	r3, #0
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d10a      	bne.n	800aeee <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800aed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aedc:	f383 8811 	msr	BASEPRI, r3
 800aee0:	f3bf 8f6f 	isb	sy
 800aee4:	f3bf 8f4f 	dsb	sy
 800aee8:	61fb      	str	r3, [r7, #28]
}
 800aeea:	bf00      	nop
 800aeec:	e7fe      	b.n	800aeec <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aeee:	f001 ff93 	bl	800ce18 <vPortValidateInterruptPriority>
	__asm volatile
 800aef2:	f3ef 8211 	mrs	r2, BASEPRI
 800aef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aefa:	f383 8811 	msr	BASEPRI, r3
 800aefe:	f3bf 8f6f 	isb	sy
 800af02:	f3bf 8f4f 	dsb	sy
 800af06:	61ba      	str	r2, [r7, #24]
 800af08:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800af0a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800af0c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af12:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800af14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af16:	2b00      	cmp	r3, #0
 800af18:	d02f      	beq.n	800af7a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800af1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800af24:	68b9      	ldr	r1, [r7, #8]
 800af26:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800af28:	f000 f8d9 	bl	800b0de <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800af2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af2e:	1e5a      	subs	r2, r3, #1
 800af30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af32:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800af34:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800af38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800af3c:	d112      	bne.n	800af64 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af40:	691b      	ldr	r3, [r3, #16]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d016      	beq.n	800af74 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af48:	3310      	adds	r3, #16
 800af4a:	4618      	mov	r0, r3
 800af4c:	f000 fe68 	bl	800bc20 <xTaskRemoveFromEventList>
 800af50:	4603      	mov	r3, r0
 800af52:	2b00      	cmp	r3, #0
 800af54:	d00e      	beq.n	800af74 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d00b      	beq.n	800af74 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2201      	movs	r2, #1
 800af60:	601a      	str	r2, [r3, #0]
 800af62:	e007      	b.n	800af74 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800af64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af68:	3301      	adds	r3, #1
 800af6a:	b2db      	uxtb	r3, r3
 800af6c:	b25a      	sxtb	r2, r3
 800af6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800af74:	2301      	movs	r3, #1
 800af76:	637b      	str	r3, [r7, #52]	; 0x34
 800af78:	e001      	b.n	800af7e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800af7a:	2300      	movs	r3, #0
 800af7c:	637b      	str	r3, [r7, #52]	; 0x34
 800af7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af80:	613b      	str	r3, [r7, #16]
	__asm volatile
 800af82:	693b      	ldr	r3, [r7, #16]
 800af84:	f383 8811 	msr	BASEPRI, r3
}
 800af88:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800af8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800af8c:	4618      	mov	r0, r3
 800af8e:	3738      	adds	r7, #56	; 0x38
 800af90:	46bd      	mov	sp, r7
 800af92:	bd80      	pop	{r7, pc}

0800af94 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b084      	sub	sp, #16
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d10a      	bne.n	800afbc <vQueueDelete+0x28>
	__asm volatile
 800afa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afaa:	f383 8811 	msr	BASEPRI, r3
 800afae:	f3bf 8f6f 	isb	sy
 800afb2:	f3bf 8f4f 	dsb	sy
 800afb6:	60bb      	str	r3, [r7, #8]
}
 800afb8:	bf00      	nop
 800afba:	e7fe      	b.n	800afba <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800afbc:	68f8      	ldr	r0, [r7, #12]
 800afbe:	f000 f95f 	bl	800b280 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d102      	bne.n	800afd2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800afcc:	68f8      	ldr	r0, [r7, #12]
 800afce:	f002 f82f 	bl	800d030 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800afd2:	bf00      	nop
 800afd4:	3710      	adds	r7, #16
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}

0800afda <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800afda:	b480      	push	{r7}
 800afdc:	b085      	sub	sp, #20
 800afde:	af00      	add	r7, sp, #0
 800afe0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d006      	beq.n	800aff8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800aff4:	60fb      	str	r3, [r7, #12]
 800aff6:	e001      	b.n	800affc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800aff8:	2300      	movs	r3, #0
 800affa:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800affc:	68fb      	ldr	r3, [r7, #12]
	}
 800affe:	4618      	mov	r0, r3
 800b000:	3714      	adds	r7, #20
 800b002:	46bd      	mov	sp, r7
 800b004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b008:	4770      	bx	lr

0800b00a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b00a:	b580      	push	{r7, lr}
 800b00c:	b086      	sub	sp, #24
 800b00e:	af00      	add	r7, sp, #0
 800b010:	60f8      	str	r0, [r7, #12]
 800b012:	60b9      	str	r1, [r7, #8]
 800b014:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b016:	2300      	movs	r3, #0
 800b018:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b01e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b024:	2b00      	cmp	r3, #0
 800b026:	d10d      	bne.n	800b044 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d14d      	bne.n	800b0cc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	689b      	ldr	r3, [r3, #8]
 800b034:	4618      	mov	r0, r3
 800b036:	f001 f837 	bl	800c0a8 <xTaskPriorityDisinherit>
 800b03a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	2200      	movs	r2, #0
 800b040:	609a      	str	r2, [r3, #8]
 800b042:	e043      	b.n	800b0cc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d119      	bne.n	800b07e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	6858      	ldr	r0, [r3, #4]
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b052:	461a      	mov	r2, r3
 800b054:	68b9      	ldr	r1, [r7, #8]
 800b056:	f002 f92d 	bl	800d2b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	685a      	ldr	r2, [r3, #4]
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b062:	441a      	add	r2, r3
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	685a      	ldr	r2, [r3, #4]
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	689b      	ldr	r3, [r3, #8]
 800b070:	429a      	cmp	r2, r3
 800b072:	d32b      	bcc.n	800b0cc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	681a      	ldr	r2, [r3, #0]
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	605a      	str	r2, [r3, #4]
 800b07c:	e026      	b.n	800b0cc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	68d8      	ldr	r0, [r3, #12]
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b086:	461a      	mov	r2, r3
 800b088:	68b9      	ldr	r1, [r7, #8]
 800b08a:	f002 f913 	bl	800d2b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	68da      	ldr	r2, [r3, #12]
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b096:	425b      	negs	r3, r3
 800b098:	441a      	add	r2, r3
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	68da      	ldr	r2, [r3, #12]
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	429a      	cmp	r2, r3
 800b0a8:	d207      	bcs.n	800b0ba <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	689a      	ldr	r2, [r3, #8]
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0b2:	425b      	negs	r3, r3
 800b0b4:	441a      	add	r2, r3
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2b02      	cmp	r3, #2
 800b0be:	d105      	bne.n	800b0cc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b0c0:	693b      	ldr	r3, [r7, #16]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d002      	beq.n	800b0cc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b0c6:	693b      	ldr	r3, [r7, #16]
 800b0c8:	3b01      	subs	r3, #1
 800b0ca:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b0cc:	693b      	ldr	r3, [r7, #16]
 800b0ce:	1c5a      	adds	r2, r3, #1
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b0d4:	697b      	ldr	r3, [r7, #20]
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	3718      	adds	r7, #24
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}

0800b0de <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b0de:	b580      	push	{r7, lr}
 800b0e0:	b082      	sub	sp, #8
 800b0e2:	af00      	add	r7, sp, #0
 800b0e4:	6078      	str	r0, [r7, #4]
 800b0e6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d018      	beq.n	800b122 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	68da      	ldr	r2, [r3, #12]
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0f8:	441a      	add	r2, r3
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	68da      	ldr	r2, [r3, #12]
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	689b      	ldr	r3, [r3, #8]
 800b106:	429a      	cmp	r2, r3
 800b108:	d303      	bcc.n	800b112 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681a      	ldr	r2, [r3, #0]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	68d9      	ldr	r1, [r3, #12]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b11a:	461a      	mov	r2, r3
 800b11c:	6838      	ldr	r0, [r7, #0]
 800b11e:	f002 f8c9 	bl	800d2b4 <memcpy>
	}
}
 800b122:	bf00      	nop
 800b124:	3708      	adds	r7, #8
 800b126:	46bd      	mov	sp, r7
 800b128:	bd80      	pop	{r7, pc}

0800b12a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b12a:	b580      	push	{r7, lr}
 800b12c:	b084      	sub	sp, #16
 800b12e:	af00      	add	r7, sp, #0
 800b130:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b132:	f001 fd8f 	bl	800cc54 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b13c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b13e:	e011      	b.n	800b164 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b144:	2b00      	cmp	r3, #0
 800b146:	d012      	beq.n	800b16e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	3324      	adds	r3, #36	; 0x24
 800b14c:	4618      	mov	r0, r3
 800b14e:	f000 fd67 	bl	800bc20 <xTaskRemoveFromEventList>
 800b152:	4603      	mov	r3, r0
 800b154:	2b00      	cmp	r3, #0
 800b156:	d001      	beq.n	800b15c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b158:	f000 fe3e 	bl	800bdd8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b15c:	7bfb      	ldrb	r3, [r7, #15]
 800b15e:	3b01      	subs	r3, #1
 800b160:	b2db      	uxtb	r3, r3
 800b162:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b164:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	dce9      	bgt.n	800b140 <prvUnlockQueue+0x16>
 800b16c:	e000      	b.n	800b170 <prvUnlockQueue+0x46>
					break;
 800b16e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	22ff      	movs	r2, #255	; 0xff
 800b174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b178:	f001 fd9c 	bl	800ccb4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b17c:	f001 fd6a 	bl	800cc54 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b186:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b188:	e011      	b.n	800b1ae <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	691b      	ldr	r3, [r3, #16]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d012      	beq.n	800b1b8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	3310      	adds	r3, #16
 800b196:	4618      	mov	r0, r3
 800b198:	f000 fd42 	bl	800bc20 <xTaskRemoveFromEventList>
 800b19c:	4603      	mov	r3, r0
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d001      	beq.n	800b1a6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b1a2:	f000 fe19 	bl	800bdd8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b1a6:	7bbb      	ldrb	r3, [r7, #14]
 800b1a8:	3b01      	subs	r3, #1
 800b1aa:	b2db      	uxtb	r3, r3
 800b1ac:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b1ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	dce9      	bgt.n	800b18a <prvUnlockQueue+0x60>
 800b1b6:	e000      	b.n	800b1ba <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b1b8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	22ff      	movs	r2, #255	; 0xff
 800b1be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b1c2:	f001 fd77 	bl	800ccb4 <vPortExitCritical>
}
 800b1c6:	bf00      	nop
 800b1c8:	3710      	adds	r7, #16
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}

0800b1ce <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b1ce:	b580      	push	{r7, lr}
 800b1d0:	b084      	sub	sp, #16
 800b1d2:	af00      	add	r7, sp, #0
 800b1d4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b1d6:	f001 fd3d 	bl	800cc54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d102      	bne.n	800b1e8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	60fb      	str	r3, [r7, #12]
 800b1e6:	e001      	b.n	800b1ec <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b1ec:	f001 fd62 	bl	800ccb4 <vPortExitCritical>

	return xReturn;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3710      	adds	r7, #16
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}

0800b1fa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b1fa:	b580      	push	{r7, lr}
 800b1fc:	b084      	sub	sp, #16
 800b1fe:	af00      	add	r7, sp, #0
 800b200:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b202:	f001 fd27 	bl	800cc54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b20e:	429a      	cmp	r2, r3
 800b210:	d102      	bne.n	800b218 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b212:	2301      	movs	r3, #1
 800b214:	60fb      	str	r3, [r7, #12]
 800b216:	e001      	b.n	800b21c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b218:	2300      	movs	r3, #0
 800b21a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b21c:	f001 fd4a 	bl	800ccb4 <vPortExitCritical>

	return xReturn;
 800b220:	68fb      	ldr	r3, [r7, #12]
}
 800b222:	4618      	mov	r0, r3
 800b224:	3710      	adds	r7, #16
 800b226:	46bd      	mov	sp, r7
 800b228:	bd80      	pop	{r7, pc}
	...

0800b22c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b22c:	b480      	push	{r7}
 800b22e:	b085      	sub	sp, #20
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
 800b234:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b236:	2300      	movs	r3, #0
 800b238:	60fb      	str	r3, [r7, #12]
 800b23a:	e014      	b.n	800b266 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b23c:	4a0f      	ldr	r2, [pc, #60]	; (800b27c <vQueueAddToRegistry+0x50>)
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d10b      	bne.n	800b260 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b248:	490c      	ldr	r1, [pc, #48]	; (800b27c <vQueueAddToRegistry+0x50>)
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	683a      	ldr	r2, [r7, #0]
 800b24e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b252:	4a0a      	ldr	r2, [pc, #40]	; (800b27c <vQueueAddToRegistry+0x50>)
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	00db      	lsls	r3, r3, #3
 800b258:	4413      	add	r3, r2
 800b25a:	687a      	ldr	r2, [r7, #4]
 800b25c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b25e:	e006      	b.n	800b26e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	3301      	adds	r3, #1
 800b264:	60fb      	str	r3, [r7, #12]
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	2b07      	cmp	r3, #7
 800b26a:	d9e7      	bls.n	800b23c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b26c:	bf00      	nop
 800b26e:	bf00      	nop
 800b270:	3714      	adds	r7, #20
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr
 800b27a:	bf00      	nop
 800b27c:	200043b0 	.word	0x200043b0

0800b280 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b280:	b480      	push	{r7}
 800b282:	b085      	sub	sp, #20
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b288:	2300      	movs	r3, #0
 800b28a:	60fb      	str	r3, [r7, #12]
 800b28c:	e016      	b.n	800b2bc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b28e:	4a10      	ldr	r2, [pc, #64]	; (800b2d0 <vQueueUnregisterQueue+0x50>)
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	00db      	lsls	r3, r3, #3
 800b294:	4413      	add	r3, r2
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	687a      	ldr	r2, [r7, #4]
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d10b      	bne.n	800b2b6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b29e:	4a0c      	ldr	r2, [pc, #48]	; (800b2d0 <vQueueUnregisterQueue+0x50>)
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	2100      	movs	r1, #0
 800b2a4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b2a8:	4a09      	ldr	r2, [pc, #36]	; (800b2d0 <vQueueUnregisterQueue+0x50>)
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	00db      	lsls	r3, r3, #3
 800b2ae:	4413      	add	r3, r2
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	605a      	str	r2, [r3, #4]
				break;
 800b2b4:	e006      	b.n	800b2c4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	3301      	adds	r3, #1
 800b2ba:	60fb      	str	r3, [r7, #12]
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	2b07      	cmp	r3, #7
 800b2c0:	d9e5      	bls.n	800b28e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b2c2:	bf00      	nop
 800b2c4:	bf00      	nop
 800b2c6:	3714      	adds	r7, #20
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr
 800b2d0:	200043b0 	.word	0x200043b0

0800b2d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b086      	sub	sp, #24
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	60f8      	str	r0, [r7, #12]
 800b2dc:	60b9      	str	r1, [r7, #8]
 800b2de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b2e4:	f001 fcb6 	bl	800cc54 <vPortEnterCritical>
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b2ee:	b25b      	sxtb	r3, r3
 800b2f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b2f4:	d103      	bne.n	800b2fe <vQueueWaitForMessageRestricted+0x2a>
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b2fe:	697b      	ldr	r3, [r7, #20]
 800b300:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b304:	b25b      	sxtb	r3, r3
 800b306:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b30a:	d103      	bne.n	800b314 <vQueueWaitForMessageRestricted+0x40>
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	2200      	movs	r2, #0
 800b310:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b314:	f001 fcce 	bl	800ccb4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d106      	bne.n	800b32e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	3324      	adds	r3, #36	; 0x24
 800b324:	687a      	ldr	r2, [r7, #4]
 800b326:	68b9      	ldr	r1, [r7, #8]
 800b328:	4618      	mov	r0, r3
 800b32a:	f000 fc4d 	bl	800bbc8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b32e:	6978      	ldr	r0, [r7, #20]
 800b330:	f7ff fefb 	bl	800b12a <prvUnlockQueue>
	}
 800b334:	bf00      	nop
 800b336:	3718      	adds	r7, #24
 800b338:	46bd      	mov	sp, r7
 800b33a:	bd80      	pop	{r7, pc}

0800b33c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b08e      	sub	sp, #56	; 0x38
 800b340:	af04      	add	r7, sp, #16
 800b342:	60f8      	str	r0, [r7, #12]
 800b344:	60b9      	str	r1, [r7, #8]
 800b346:	607a      	str	r2, [r7, #4]
 800b348:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b34a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d10a      	bne.n	800b366 <xTaskCreateStatic+0x2a>
	__asm volatile
 800b350:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b354:	f383 8811 	msr	BASEPRI, r3
 800b358:	f3bf 8f6f 	isb	sy
 800b35c:	f3bf 8f4f 	dsb	sy
 800b360:	623b      	str	r3, [r7, #32]
}
 800b362:	bf00      	nop
 800b364:	e7fe      	b.n	800b364 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d10a      	bne.n	800b382 <xTaskCreateStatic+0x46>
	__asm volatile
 800b36c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b370:	f383 8811 	msr	BASEPRI, r3
 800b374:	f3bf 8f6f 	isb	sy
 800b378:	f3bf 8f4f 	dsb	sy
 800b37c:	61fb      	str	r3, [r7, #28]
}
 800b37e:	bf00      	nop
 800b380:	e7fe      	b.n	800b380 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b382:	235c      	movs	r3, #92	; 0x5c
 800b384:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b386:	693b      	ldr	r3, [r7, #16]
 800b388:	2b5c      	cmp	r3, #92	; 0x5c
 800b38a:	d00a      	beq.n	800b3a2 <xTaskCreateStatic+0x66>
	__asm volatile
 800b38c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b390:	f383 8811 	msr	BASEPRI, r3
 800b394:	f3bf 8f6f 	isb	sy
 800b398:	f3bf 8f4f 	dsb	sy
 800b39c:	61bb      	str	r3, [r7, #24]
}
 800b39e:	bf00      	nop
 800b3a0:	e7fe      	b.n	800b3a0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b3a2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b3a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d01e      	beq.n	800b3e8 <xTaskCreateStatic+0xac>
 800b3aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d01b      	beq.n	800b3e8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b3b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3b2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b3b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b3b8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b3ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3bc:	2202      	movs	r2, #2
 800b3be:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	9303      	str	r3, [sp, #12]
 800b3c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3c8:	9302      	str	r3, [sp, #8]
 800b3ca:	f107 0314 	add.w	r3, r7, #20
 800b3ce:	9301      	str	r3, [sp, #4]
 800b3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3d2:	9300      	str	r3, [sp, #0]
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	687a      	ldr	r2, [r7, #4]
 800b3d8:	68b9      	ldr	r1, [r7, #8]
 800b3da:	68f8      	ldr	r0, [r7, #12]
 800b3dc:	f000 f850 	bl	800b480 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b3e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b3e2:	f000 f8dd 	bl	800b5a0 <prvAddNewTaskToReadyList>
 800b3e6:	e001      	b.n	800b3ec <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b3ec:	697b      	ldr	r3, [r7, #20]
	}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3728      	adds	r7, #40	; 0x28
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}

0800b3f6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b3f6:	b580      	push	{r7, lr}
 800b3f8:	b08c      	sub	sp, #48	; 0x30
 800b3fa:	af04      	add	r7, sp, #16
 800b3fc:	60f8      	str	r0, [r7, #12]
 800b3fe:	60b9      	str	r1, [r7, #8]
 800b400:	603b      	str	r3, [r7, #0]
 800b402:	4613      	mov	r3, r2
 800b404:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b406:	88fb      	ldrh	r3, [r7, #6]
 800b408:	009b      	lsls	r3, r3, #2
 800b40a:	4618      	mov	r0, r3
 800b40c:	f001 fd44 	bl	800ce98 <pvPortMalloc>
 800b410:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d00e      	beq.n	800b436 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b418:	205c      	movs	r0, #92	; 0x5c
 800b41a:	f001 fd3d 	bl	800ce98 <pvPortMalloc>
 800b41e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b420:	69fb      	ldr	r3, [r7, #28]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d003      	beq.n	800b42e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b426:	69fb      	ldr	r3, [r7, #28]
 800b428:	697a      	ldr	r2, [r7, #20]
 800b42a:	631a      	str	r2, [r3, #48]	; 0x30
 800b42c:	e005      	b.n	800b43a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b42e:	6978      	ldr	r0, [r7, #20]
 800b430:	f001 fdfe 	bl	800d030 <vPortFree>
 800b434:	e001      	b.n	800b43a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b436:	2300      	movs	r3, #0
 800b438:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b43a:	69fb      	ldr	r3, [r7, #28]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d017      	beq.n	800b470 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b440:	69fb      	ldr	r3, [r7, #28]
 800b442:	2200      	movs	r2, #0
 800b444:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b448:	88fa      	ldrh	r2, [r7, #6]
 800b44a:	2300      	movs	r3, #0
 800b44c:	9303      	str	r3, [sp, #12]
 800b44e:	69fb      	ldr	r3, [r7, #28]
 800b450:	9302      	str	r3, [sp, #8]
 800b452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b454:	9301      	str	r3, [sp, #4]
 800b456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b458:	9300      	str	r3, [sp, #0]
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	68b9      	ldr	r1, [r7, #8]
 800b45e:	68f8      	ldr	r0, [r7, #12]
 800b460:	f000 f80e 	bl	800b480 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b464:	69f8      	ldr	r0, [r7, #28]
 800b466:	f000 f89b 	bl	800b5a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b46a:	2301      	movs	r3, #1
 800b46c:	61bb      	str	r3, [r7, #24]
 800b46e:	e002      	b.n	800b476 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b470:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b474:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b476:	69bb      	ldr	r3, [r7, #24]
	}
 800b478:	4618      	mov	r0, r3
 800b47a:	3720      	adds	r7, #32
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}

0800b480 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b088      	sub	sp, #32
 800b484:	af00      	add	r7, sp, #0
 800b486:	60f8      	str	r0, [r7, #12]
 800b488:	60b9      	str	r1, [r7, #8]
 800b48a:	607a      	str	r2, [r7, #4]
 800b48c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b48e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b490:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	009b      	lsls	r3, r3, #2
 800b496:	461a      	mov	r2, r3
 800b498:	21a5      	movs	r1, #165	; 0xa5
 800b49a:	f001 ff19 	bl	800d2d0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b4a8:	3b01      	subs	r3, #1
 800b4aa:	009b      	lsls	r3, r3, #2
 800b4ac:	4413      	add	r3, r2
 800b4ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b4b0:	69bb      	ldr	r3, [r7, #24]
 800b4b2:	f023 0307 	bic.w	r3, r3, #7
 800b4b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b4b8:	69bb      	ldr	r3, [r7, #24]
 800b4ba:	f003 0307 	and.w	r3, r3, #7
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d00a      	beq.n	800b4d8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b4c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c6:	f383 8811 	msr	BASEPRI, r3
 800b4ca:	f3bf 8f6f 	isb	sy
 800b4ce:	f3bf 8f4f 	dsb	sy
 800b4d2:	617b      	str	r3, [r7, #20]
}
 800b4d4:	bf00      	nop
 800b4d6:	e7fe      	b.n	800b4d6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b4d8:	68bb      	ldr	r3, [r7, #8]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d01f      	beq.n	800b51e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b4de:	2300      	movs	r3, #0
 800b4e0:	61fb      	str	r3, [r7, #28]
 800b4e2:	e012      	b.n	800b50a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b4e4:	68ba      	ldr	r2, [r7, #8]
 800b4e6:	69fb      	ldr	r3, [r7, #28]
 800b4e8:	4413      	add	r3, r2
 800b4ea:	7819      	ldrb	r1, [r3, #0]
 800b4ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b4ee:	69fb      	ldr	r3, [r7, #28]
 800b4f0:	4413      	add	r3, r2
 800b4f2:	3334      	adds	r3, #52	; 0x34
 800b4f4:	460a      	mov	r2, r1
 800b4f6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b4f8:	68ba      	ldr	r2, [r7, #8]
 800b4fa:	69fb      	ldr	r3, [r7, #28]
 800b4fc:	4413      	add	r3, r2
 800b4fe:	781b      	ldrb	r3, [r3, #0]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d006      	beq.n	800b512 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b504:	69fb      	ldr	r3, [r7, #28]
 800b506:	3301      	adds	r3, #1
 800b508:	61fb      	str	r3, [r7, #28]
 800b50a:	69fb      	ldr	r3, [r7, #28]
 800b50c:	2b0f      	cmp	r3, #15
 800b50e:	d9e9      	bls.n	800b4e4 <prvInitialiseNewTask+0x64>
 800b510:	e000      	b.n	800b514 <prvInitialiseNewTask+0x94>
			{
				break;
 800b512:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b516:	2200      	movs	r2, #0
 800b518:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b51c:	e003      	b.n	800b526 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b520:	2200      	movs	r2, #0
 800b522:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b528:	2b37      	cmp	r3, #55	; 0x37
 800b52a:	d901      	bls.n	800b530 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b52c:	2337      	movs	r3, #55	; 0x37
 800b52e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b532:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b534:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b538:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b53a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b53c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b53e:	2200      	movs	r2, #0
 800b540:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b544:	3304      	adds	r3, #4
 800b546:	4618      	mov	r0, r3
 800b548:	f7fe fe56 	bl	800a1f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b54c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b54e:	3318      	adds	r3, #24
 800b550:	4618      	mov	r0, r3
 800b552:	f7fe fe51 	bl	800a1f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b558:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b55a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b55c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b55e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b564:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b568:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b56a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b56c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b56e:	2200      	movs	r2, #0
 800b570:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b574:	2200      	movs	r2, #0
 800b576:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b57a:	683a      	ldr	r2, [r7, #0]
 800b57c:	68f9      	ldr	r1, [r7, #12]
 800b57e:	69b8      	ldr	r0, [r7, #24]
 800b580:	f001 fa38 	bl	800c9f4 <pxPortInitialiseStack>
 800b584:	4602      	mov	r2, r0
 800b586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b588:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b58a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d002      	beq.n	800b596 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b592:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b594:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b596:	bf00      	nop
 800b598:	3720      	adds	r7, #32
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
	...

0800b5a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b082      	sub	sp, #8
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b5a8:	f001 fb54 	bl	800cc54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b5ac:	4b2d      	ldr	r3, [pc, #180]	; (800b664 <prvAddNewTaskToReadyList+0xc4>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	3301      	adds	r3, #1
 800b5b2:	4a2c      	ldr	r2, [pc, #176]	; (800b664 <prvAddNewTaskToReadyList+0xc4>)
 800b5b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b5b6:	4b2c      	ldr	r3, [pc, #176]	; (800b668 <prvAddNewTaskToReadyList+0xc8>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d109      	bne.n	800b5d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b5be:	4a2a      	ldr	r2, [pc, #168]	; (800b668 <prvAddNewTaskToReadyList+0xc8>)
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b5c4:	4b27      	ldr	r3, [pc, #156]	; (800b664 <prvAddNewTaskToReadyList+0xc4>)
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	2b01      	cmp	r3, #1
 800b5ca:	d110      	bne.n	800b5ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b5cc:	f000 fc28 	bl	800be20 <prvInitialiseTaskLists>
 800b5d0:	e00d      	b.n	800b5ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b5d2:	4b26      	ldr	r3, [pc, #152]	; (800b66c <prvAddNewTaskToReadyList+0xcc>)
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d109      	bne.n	800b5ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b5da:	4b23      	ldr	r3, [pc, #140]	; (800b668 <prvAddNewTaskToReadyList+0xc8>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5e4:	429a      	cmp	r2, r3
 800b5e6:	d802      	bhi.n	800b5ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b5e8:	4a1f      	ldr	r2, [pc, #124]	; (800b668 <prvAddNewTaskToReadyList+0xc8>)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b5ee:	4b20      	ldr	r3, [pc, #128]	; (800b670 <prvAddNewTaskToReadyList+0xd0>)
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	3301      	adds	r3, #1
 800b5f4:	4a1e      	ldr	r2, [pc, #120]	; (800b670 <prvAddNewTaskToReadyList+0xd0>)
 800b5f6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b5f8:	4b1d      	ldr	r3, [pc, #116]	; (800b670 <prvAddNewTaskToReadyList+0xd0>)
 800b5fa:	681a      	ldr	r2, [r3, #0]
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b604:	4b1b      	ldr	r3, [pc, #108]	; (800b674 <prvAddNewTaskToReadyList+0xd4>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	429a      	cmp	r2, r3
 800b60a:	d903      	bls.n	800b614 <prvAddNewTaskToReadyList+0x74>
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b610:	4a18      	ldr	r2, [pc, #96]	; (800b674 <prvAddNewTaskToReadyList+0xd4>)
 800b612:	6013      	str	r3, [r2, #0]
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b618:	4613      	mov	r3, r2
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	4413      	add	r3, r2
 800b61e:	009b      	lsls	r3, r3, #2
 800b620:	4a15      	ldr	r2, [pc, #84]	; (800b678 <prvAddNewTaskToReadyList+0xd8>)
 800b622:	441a      	add	r2, r3
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	3304      	adds	r3, #4
 800b628:	4619      	mov	r1, r3
 800b62a:	4610      	mov	r0, r2
 800b62c:	f7fe fdf1 	bl	800a212 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b630:	f001 fb40 	bl	800ccb4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b634:	4b0d      	ldr	r3, [pc, #52]	; (800b66c <prvAddNewTaskToReadyList+0xcc>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d00e      	beq.n	800b65a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b63c:	4b0a      	ldr	r3, [pc, #40]	; (800b668 <prvAddNewTaskToReadyList+0xc8>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b646:	429a      	cmp	r2, r3
 800b648:	d207      	bcs.n	800b65a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b64a:	4b0c      	ldr	r3, [pc, #48]	; (800b67c <prvAddNewTaskToReadyList+0xdc>)
 800b64c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b650:	601a      	str	r2, [r3, #0]
 800b652:	f3bf 8f4f 	dsb	sy
 800b656:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b65a:	bf00      	nop
 800b65c:	3708      	adds	r7, #8
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}
 800b662:	bf00      	nop
 800b664:	20000c84 	.word	0x20000c84
 800b668:	200007b0 	.word	0x200007b0
 800b66c:	20000c90 	.word	0x20000c90
 800b670:	20000ca0 	.word	0x20000ca0
 800b674:	20000c8c 	.word	0x20000c8c
 800b678:	200007b4 	.word	0x200007b4
 800b67c:	e000ed04 	.word	0xe000ed04

0800b680 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b680:	b580      	push	{r7, lr}
 800b682:	b084      	sub	sp, #16
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b688:	2300      	movs	r3, #0
 800b68a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d017      	beq.n	800b6c2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b692:	4b13      	ldr	r3, [pc, #76]	; (800b6e0 <vTaskDelay+0x60>)
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d00a      	beq.n	800b6b0 <vTaskDelay+0x30>
	__asm volatile
 800b69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b69e:	f383 8811 	msr	BASEPRI, r3
 800b6a2:	f3bf 8f6f 	isb	sy
 800b6a6:	f3bf 8f4f 	dsb	sy
 800b6aa:	60bb      	str	r3, [r7, #8]
}
 800b6ac:	bf00      	nop
 800b6ae:	e7fe      	b.n	800b6ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b6b0:	f000 f880 	bl	800b7b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b6b4:	2100      	movs	r1, #0
 800b6b6:	6878      	ldr	r0, [r7, #4]
 800b6b8:	f000 fdfa 	bl	800c2b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b6bc:	f000 f888 	bl	800b7d0 <xTaskResumeAll>
 800b6c0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d107      	bne.n	800b6d8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b6c8:	4b06      	ldr	r3, [pc, #24]	; (800b6e4 <vTaskDelay+0x64>)
 800b6ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6ce:	601a      	str	r2, [r3, #0]
 800b6d0:	f3bf 8f4f 	dsb	sy
 800b6d4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b6d8:	bf00      	nop
 800b6da:	3710      	adds	r7, #16
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	bd80      	pop	{r7, pc}
 800b6e0:	20000cac 	.word	0x20000cac
 800b6e4:	e000ed04 	.word	0xe000ed04

0800b6e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b08a      	sub	sp, #40	; 0x28
 800b6ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b6f6:	463a      	mov	r2, r7
 800b6f8:	1d39      	adds	r1, r7, #4
 800b6fa:	f107 0308 	add.w	r3, r7, #8
 800b6fe:	4618      	mov	r0, r3
 800b700:	f7fe fd26 	bl	800a150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b704:	6839      	ldr	r1, [r7, #0]
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	68ba      	ldr	r2, [r7, #8]
 800b70a:	9202      	str	r2, [sp, #8]
 800b70c:	9301      	str	r3, [sp, #4]
 800b70e:	2300      	movs	r3, #0
 800b710:	9300      	str	r3, [sp, #0]
 800b712:	2300      	movs	r3, #0
 800b714:	460a      	mov	r2, r1
 800b716:	4921      	ldr	r1, [pc, #132]	; (800b79c <vTaskStartScheduler+0xb4>)
 800b718:	4821      	ldr	r0, [pc, #132]	; (800b7a0 <vTaskStartScheduler+0xb8>)
 800b71a:	f7ff fe0f 	bl	800b33c <xTaskCreateStatic>
 800b71e:	4603      	mov	r3, r0
 800b720:	4a20      	ldr	r2, [pc, #128]	; (800b7a4 <vTaskStartScheduler+0xbc>)
 800b722:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b724:	4b1f      	ldr	r3, [pc, #124]	; (800b7a4 <vTaskStartScheduler+0xbc>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d002      	beq.n	800b732 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b72c:	2301      	movs	r3, #1
 800b72e:	617b      	str	r3, [r7, #20]
 800b730:	e001      	b.n	800b736 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b732:	2300      	movs	r3, #0
 800b734:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	2b01      	cmp	r3, #1
 800b73a:	d102      	bne.n	800b742 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b73c:	f000 fe0c 	bl	800c358 <xTimerCreateTimerTask>
 800b740:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	2b01      	cmp	r3, #1
 800b746:	d116      	bne.n	800b776 <vTaskStartScheduler+0x8e>
	__asm volatile
 800b748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b74c:	f383 8811 	msr	BASEPRI, r3
 800b750:	f3bf 8f6f 	isb	sy
 800b754:	f3bf 8f4f 	dsb	sy
 800b758:	613b      	str	r3, [r7, #16]
}
 800b75a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b75c:	4b12      	ldr	r3, [pc, #72]	; (800b7a8 <vTaskStartScheduler+0xc0>)
 800b75e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b762:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b764:	4b11      	ldr	r3, [pc, #68]	; (800b7ac <vTaskStartScheduler+0xc4>)
 800b766:	2201      	movs	r2, #1
 800b768:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b76a:	4b11      	ldr	r3, [pc, #68]	; (800b7b0 <vTaskStartScheduler+0xc8>)
 800b76c:	2200      	movs	r2, #0
 800b76e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b770:	f001 f9ce 	bl	800cb10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b774:	e00e      	b.n	800b794 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b776:	697b      	ldr	r3, [r7, #20]
 800b778:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b77c:	d10a      	bne.n	800b794 <vTaskStartScheduler+0xac>
	__asm volatile
 800b77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b782:	f383 8811 	msr	BASEPRI, r3
 800b786:	f3bf 8f6f 	isb	sy
 800b78a:	f3bf 8f4f 	dsb	sy
 800b78e:	60fb      	str	r3, [r7, #12]
}
 800b790:	bf00      	nop
 800b792:	e7fe      	b.n	800b792 <vTaskStartScheduler+0xaa>
}
 800b794:	bf00      	nop
 800b796:	3718      	adds	r7, #24
 800b798:	46bd      	mov	sp, r7
 800b79a:	bd80      	pop	{r7, pc}
 800b79c:	0800d394 	.word	0x0800d394
 800b7a0:	0800bdf1 	.word	0x0800bdf1
 800b7a4:	20000ca8 	.word	0x20000ca8
 800b7a8:	20000ca4 	.word	0x20000ca4
 800b7ac:	20000c90 	.word	0x20000c90
 800b7b0:	20000c88 	.word	0x20000c88

0800b7b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b7b8:	4b04      	ldr	r3, [pc, #16]	; (800b7cc <vTaskSuspendAll+0x18>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	3301      	adds	r3, #1
 800b7be:	4a03      	ldr	r2, [pc, #12]	; (800b7cc <vTaskSuspendAll+0x18>)
 800b7c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b7c2:	bf00      	nop
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr
 800b7cc:	20000cac 	.word	0x20000cac

0800b7d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b084      	sub	sp, #16
 800b7d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b7da:	2300      	movs	r3, #0
 800b7dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b7de:	4b42      	ldr	r3, [pc, #264]	; (800b8e8 <xTaskResumeAll+0x118>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d10a      	bne.n	800b7fc <xTaskResumeAll+0x2c>
	__asm volatile
 800b7e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ea:	f383 8811 	msr	BASEPRI, r3
 800b7ee:	f3bf 8f6f 	isb	sy
 800b7f2:	f3bf 8f4f 	dsb	sy
 800b7f6:	603b      	str	r3, [r7, #0]
}
 800b7f8:	bf00      	nop
 800b7fa:	e7fe      	b.n	800b7fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b7fc:	f001 fa2a 	bl	800cc54 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b800:	4b39      	ldr	r3, [pc, #228]	; (800b8e8 <xTaskResumeAll+0x118>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	3b01      	subs	r3, #1
 800b806:	4a38      	ldr	r2, [pc, #224]	; (800b8e8 <xTaskResumeAll+0x118>)
 800b808:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b80a:	4b37      	ldr	r3, [pc, #220]	; (800b8e8 <xTaskResumeAll+0x118>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d162      	bne.n	800b8d8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b812:	4b36      	ldr	r3, [pc, #216]	; (800b8ec <xTaskResumeAll+0x11c>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d05e      	beq.n	800b8d8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b81a:	e02f      	b.n	800b87c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b81c:	4b34      	ldr	r3, [pc, #208]	; (800b8f0 <xTaskResumeAll+0x120>)
 800b81e:	68db      	ldr	r3, [r3, #12]
 800b820:	68db      	ldr	r3, [r3, #12]
 800b822:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	3318      	adds	r3, #24
 800b828:	4618      	mov	r0, r3
 800b82a:	f7fe fd4f 	bl	800a2cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	3304      	adds	r3, #4
 800b832:	4618      	mov	r0, r3
 800b834:	f7fe fd4a 	bl	800a2cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b83c:	4b2d      	ldr	r3, [pc, #180]	; (800b8f4 <xTaskResumeAll+0x124>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	429a      	cmp	r2, r3
 800b842:	d903      	bls.n	800b84c <xTaskResumeAll+0x7c>
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b848:	4a2a      	ldr	r2, [pc, #168]	; (800b8f4 <xTaskResumeAll+0x124>)
 800b84a:	6013      	str	r3, [r2, #0]
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b850:	4613      	mov	r3, r2
 800b852:	009b      	lsls	r3, r3, #2
 800b854:	4413      	add	r3, r2
 800b856:	009b      	lsls	r3, r3, #2
 800b858:	4a27      	ldr	r2, [pc, #156]	; (800b8f8 <xTaskResumeAll+0x128>)
 800b85a:	441a      	add	r2, r3
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	3304      	adds	r3, #4
 800b860:	4619      	mov	r1, r3
 800b862:	4610      	mov	r0, r2
 800b864:	f7fe fcd5 	bl	800a212 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b86c:	4b23      	ldr	r3, [pc, #140]	; (800b8fc <xTaskResumeAll+0x12c>)
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b872:	429a      	cmp	r2, r3
 800b874:	d302      	bcc.n	800b87c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b876:	4b22      	ldr	r3, [pc, #136]	; (800b900 <xTaskResumeAll+0x130>)
 800b878:	2201      	movs	r2, #1
 800b87a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b87c:	4b1c      	ldr	r3, [pc, #112]	; (800b8f0 <xTaskResumeAll+0x120>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d1cb      	bne.n	800b81c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d001      	beq.n	800b88e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b88a:	f000 fb67 	bl	800bf5c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b88e:	4b1d      	ldr	r3, [pc, #116]	; (800b904 <xTaskResumeAll+0x134>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d010      	beq.n	800b8bc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b89a:	f000 f859 	bl	800b950 <xTaskIncrementTick>
 800b89e:	4603      	mov	r3, r0
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d002      	beq.n	800b8aa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b8a4:	4b16      	ldr	r3, [pc, #88]	; (800b900 <xTaskResumeAll+0x130>)
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	3b01      	subs	r3, #1
 800b8ae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d1f1      	bne.n	800b89a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b8b6:	4b13      	ldr	r3, [pc, #76]	; (800b904 <xTaskResumeAll+0x134>)
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b8bc:	4b10      	ldr	r3, [pc, #64]	; (800b900 <xTaskResumeAll+0x130>)
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d009      	beq.n	800b8d8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b8c8:	4b0f      	ldr	r3, [pc, #60]	; (800b908 <xTaskResumeAll+0x138>)
 800b8ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8ce:	601a      	str	r2, [r3, #0]
 800b8d0:	f3bf 8f4f 	dsb	sy
 800b8d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b8d8:	f001 f9ec 	bl	800ccb4 <vPortExitCritical>

	return xAlreadyYielded;
 800b8dc:	68bb      	ldr	r3, [r7, #8]
}
 800b8de:	4618      	mov	r0, r3
 800b8e0:	3710      	adds	r7, #16
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bd80      	pop	{r7, pc}
 800b8e6:	bf00      	nop
 800b8e8:	20000cac 	.word	0x20000cac
 800b8ec:	20000c84 	.word	0x20000c84
 800b8f0:	20000c44 	.word	0x20000c44
 800b8f4:	20000c8c 	.word	0x20000c8c
 800b8f8:	200007b4 	.word	0x200007b4
 800b8fc:	200007b0 	.word	0x200007b0
 800b900:	20000c98 	.word	0x20000c98
 800b904:	20000c94 	.word	0x20000c94
 800b908:	e000ed04 	.word	0xe000ed04

0800b90c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b90c:	b480      	push	{r7}
 800b90e:	b083      	sub	sp, #12
 800b910:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b912:	4b05      	ldr	r3, [pc, #20]	; (800b928 <xTaskGetTickCount+0x1c>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b918:	687b      	ldr	r3, [r7, #4]
}
 800b91a:	4618      	mov	r0, r3
 800b91c:	370c      	adds	r7, #12
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr
 800b926:	bf00      	nop
 800b928:	20000c88 	.word	0x20000c88

0800b92c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b082      	sub	sp, #8
 800b930:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b932:	f001 fa71 	bl	800ce18 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b936:	2300      	movs	r3, #0
 800b938:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b93a:	4b04      	ldr	r3, [pc, #16]	; (800b94c <xTaskGetTickCountFromISR+0x20>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b940:	683b      	ldr	r3, [r7, #0]
}
 800b942:	4618      	mov	r0, r3
 800b944:	3708      	adds	r7, #8
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}
 800b94a:	bf00      	nop
 800b94c:	20000c88 	.word	0x20000c88

0800b950 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b086      	sub	sp, #24
 800b954:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b956:	2300      	movs	r3, #0
 800b958:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b95a:	4b4f      	ldr	r3, [pc, #316]	; (800ba98 <xTaskIncrementTick+0x148>)
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	f040 808f 	bne.w	800ba82 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b964:	4b4d      	ldr	r3, [pc, #308]	; (800ba9c <xTaskIncrementTick+0x14c>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	3301      	adds	r3, #1
 800b96a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b96c:	4a4b      	ldr	r2, [pc, #300]	; (800ba9c <xTaskIncrementTick+0x14c>)
 800b96e:	693b      	ldr	r3, [r7, #16]
 800b970:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b972:	693b      	ldr	r3, [r7, #16]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d120      	bne.n	800b9ba <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b978:	4b49      	ldr	r3, [pc, #292]	; (800baa0 <xTaskIncrementTick+0x150>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d00a      	beq.n	800b998 <xTaskIncrementTick+0x48>
	__asm volatile
 800b982:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b986:	f383 8811 	msr	BASEPRI, r3
 800b98a:	f3bf 8f6f 	isb	sy
 800b98e:	f3bf 8f4f 	dsb	sy
 800b992:	603b      	str	r3, [r7, #0]
}
 800b994:	bf00      	nop
 800b996:	e7fe      	b.n	800b996 <xTaskIncrementTick+0x46>
 800b998:	4b41      	ldr	r3, [pc, #260]	; (800baa0 <xTaskIncrementTick+0x150>)
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	60fb      	str	r3, [r7, #12]
 800b99e:	4b41      	ldr	r3, [pc, #260]	; (800baa4 <xTaskIncrementTick+0x154>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	4a3f      	ldr	r2, [pc, #252]	; (800baa0 <xTaskIncrementTick+0x150>)
 800b9a4:	6013      	str	r3, [r2, #0]
 800b9a6:	4a3f      	ldr	r2, [pc, #252]	; (800baa4 <xTaskIncrementTick+0x154>)
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	6013      	str	r3, [r2, #0]
 800b9ac:	4b3e      	ldr	r3, [pc, #248]	; (800baa8 <xTaskIncrementTick+0x158>)
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	3301      	adds	r3, #1
 800b9b2:	4a3d      	ldr	r2, [pc, #244]	; (800baa8 <xTaskIncrementTick+0x158>)
 800b9b4:	6013      	str	r3, [r2, #0]
 800b9b6:	f000 fad1 	bl	800bf5c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b9ba:	4b3c      	ldr	r3, [pc, #240]	; (800baac <xTaskIncrementTick+0x15c>)
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	693a      	ldr	r2, [r7, #16]
 800b9c0:	429a      	cmp	r2, r3
 800b9c2:	d349      	bcc.n	800ba58 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b9c4:	4b36      	ldr	r3, [pc, #216]	; (800baa0 <xTaskIncrementTick+0x150>)
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d104      	bne.n	800b9d8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9ce:	4b37      	ldr	r3, [pc, #220]	; (800baac <xTaskIncrementTick+0x15c>)
 800b9d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b9d4:	601a      	str	r2, [r3, #0]
					break;
 800b9d6:	e03f      	b.n	800ba58 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9d8:	4b31      	ldr	r3, [pc, #196]	; (800baa0 <xTaskIncrementTick+0x150>)
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	68db      	ldr	r3, [r3, #12]
 800b9de:	68db      	ldr	r3, [r3, #12]
 800b9e0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	685b      	ldr	r3, [r3, #4]
 800b9e6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b9e8:	693a      	ldr	r2, [r7, #16]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	429a      	cmp	r2, r3
 800b9ee:	d203      	bcs.n	800b9f8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b9f0:	4a2e      	ldr	r2, [pc, #184]	; (800baac <xTaskIncrementTick+0x15c>)
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b9f6:	e02f      	b.n	800ba58 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	3304      	adds	r3, #4
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	f7fe fc65 	bl	800a2cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d004      	beq.n	800ba14 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	3318      	adds	r3, #24
 800ba0e:	4618      	mov	r0, r3
 800ba10:	f7fe fc5c 	bl	800a2cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ba14:	68bb      	ldr	r3, [r7, #8]
 800ba16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba18:	4b25      	ldr	r3, [pc, #148]	; (800bab0 <xTaskIncrementTick+0x160>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	429a      	cmp	r2, r3
 800ba1e:	d903      	bls.n	800ba28 <xTaskIncrementTick+0xd8>
 800ba20:	68bb      	ldr	r3, [r7, #8]
 800ba22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba24:	4a22      	ldr	r2, [pc, #136]	; (800bab0 <xTaskIncrementTick+0x160>)
 800ba26:	6013      	str	r3, [r2, #0]
 800ba28:	68bb      	ldr	r3, [r7, #8]
 800ba2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba2c:	4613      	mov	r3, r2
 800ba2e:	009b      	lsls	r3, r3, #2
 800ba30:	4413      	add	r3, r2
 800ba32:	009b      	lsls	r3, r3, #2
 800ba34:	4a1f      	ldr	r2, [pc, #124]	; (800bab4 <xTaskIncrementTick+0x164>)
 800ba36:	441a      	add	r2, r3
 800ba38:	68bb      	ldr	r3, [r7, #8]
 800ba3a:	3304      	adds	r3, #4
 800ba3c:	4619      	mov	r1, r3
 800ba3e:	4610      	mov	r0, r2
 800ba40:	f7fe fbe7 	bl	800a212 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba48:	4b1b      	ldr	r3, [pc, #108]	; (800bab8 <xTaskIncrementTick+0x168>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba4e:	429a      	cmp	r2, r3
 800ba50:	d3b8      	bcc.n	800b9c4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ba52:	2301      	movs	r3, #1
 800ba54:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba56:	e7b5      	b.n	800b9c4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ba58:	4b17      	ldr	r3, [pc, #92]	; (800bab8 <xTaskIncrementTick+0x168>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba5e:	4915      	ldr	r1, [pc, #84]	; (800bab4 <xTaskIncrementTick+0x164>)
 800ba60:	4613      	mov	r3, r2
 800ba62:	009b      	lsls	r3, r3, #2
 800ba64:	4413      	add	r3, r2
 800ba66:	009b      	lsls	r3, r3, #2
 800ba68:	440b      	add	r3, r1
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d901      	bls.n	800ba74 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ba70:	2301      	movs	r3, #1
 800ba72:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ba74:	4b11      	ldr	r3, [pc, #68]	; (800babc <xTaskIncrementTick+0x16c>)
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d007      	beq.n	800ba8c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	617b      	str	r3, [r7, #20]
 800ba80:	e004      	b.n	800ba8c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ba82:	4b0f      	ldr	r3, [pc, #60]	; (800bac0 <xTaskIncrementTick+0x170>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	3301      	adds	r3, #1
 800ba88:	4a0d      	ldr	r2, [pc, #52]	; (800bac0 <xTaskIncrementTick+0x170>)
 800ba8a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ba8c:	697b      	ldr	r3, [r7, #20]
}
 800ba8e:	4618      	mov	r0, r3
 800ba90:	3718      	adds	r7, #24
 800ba92:	46bd      	mov	sp, r7
 800ba94:	bd80      	pop	{r7, pc}
 800ba96:	bf00      	nop
 800ba98:	20000cac 	.word	0x20000cac
 800ba9c:	20000c88 	.word	0x20000c88
 800baa0:	20000c3c 	.word	0x20000c3c
 800baa4:	20000c40 	.word	0x20000c40
 800baa8:	20000c9c 	.word	0x20000c9c
 800baac:	20000ca4 	.word	0x20000ca4
 800bab0:	20000c8c 	.word	0x20000c8c
 800bab4:	200007b4 	.word	0x200007b4
 800bab8:	200007b0 	.word	0x200007b0
 800babc:	20000c98 	.word	0x20000c98
 800bac0:	20000c94 	.word	0x20000c94

0800bac4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bac4:	b480      	push	{r7}
 800bac6:	b085      	sub	sp, #20
 800bac8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800baca:	4b28      	ldr	r3, [pc, #160]	; (800bb6c <vTaskSwitchContext+0xa8>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d003      	beq.n	800bada <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bad2:	4b27      	ldr	r3, [pc, #156]	; (800bb70 <vTaskSwitchContext+0xac>)
 800bad4:	2201      	movs	r2, #1
 800bad6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bad8:	e041      	b.n	800bb5e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800bada:	4b25      	ldr	r3, [pc, #148]	; (800bb70 <vTaskSwitchContext+0xac>)
 800badc:	2200      	movs	r2, #0
 800bade:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bae0:	4b24      	ldr	r3, [pc, #144]	; (800bb74 <vTaskSwitchContext+0xb0>)
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	60fb      	str	r3, [r7, #12]
 800bae6:	e010      	b.n	800bb0a <vTaskSwitchContext+0x46>
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d10a      	bne.n	800bb04 <vTaskSwitchContext+0x40>
	__asm volatile
 800baee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baf2:	f383 8811 	msr	BASEPRI, r3
 800baf6:	f3bf 8f6f 	isb	sy
 800bafa:	f3bf 8f4f 	dsb	sy
 800bafe:	607b      	str	r3, [r7, #4]
}
 800bb00:	bf00      	nop
 800bb02:	e7fe      	b.n	800bb02 <vTaskSwitchContext+0x3e>
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	3b01      	subs	r3, #1
 800bb08:	60fb      	str	r3, [r7, #12]
 800bb0a:	491b      	ldr	r1, [pc, #108]	; (800bb78 <vTaskSwitchContext+0xb4>)
 800bb0c:	68fa      	ldr	r2, [r7, #12]
 800bb0e:	4613      	mov	r3, r2
 800bb10:	009b      	lsls	r3, r3, #2
 800bb12:	4413      	add	r3, r2
 800bb14:	009b      	lsls	r3, r3, #2
 800bb16:	440b      	add	r3, r1
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d0e4      	beq.n	800bae8 <vTaskSwitchContext+0x24>
 800bb1e:	68fa      	ldr	r2, [r7, #12]
 800bb20:	4613      	mov	r3, r2
 800bb22:	009b      	lsls	r3, r3, #2
 800bb24:	4413      	add	r3, r2
 800bb26:	009b      	lsls	r3, r3, #2
 800bb28:	4a13      	ldr	r2, [pc, #76]	; (800bb78 <vTaskSwitchContext+0xb4>)
 800bb2a:	4413      	add	r3, r2
 800bb2c:	60bb      	str	r3, [r7, #8]
 800bb2e:	68bb      	ldr	r3, [r7, #8]
 800bb30:	685b      	ldr	r3, [r3, #4]
 800bb32:	685a      	ldr	r2, [r3, #4]
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	605a      	str	r2, [r3, #4]
 800bb38:	68bb      	ldr	r3, [r7, #8]
 800bb3a:	685a      	ldr	r2, [r3, #4]
 800bb3c:	68bb      	ldr	r3, [r7, #8]
 800bb3e:	3308      	adds	r3, #8
 800bb40:	429a      	cmp	r2, r3
 800bb42:	d104      	bne.n	800bb4e <vTaskSwitchContext+0x8a>
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	685b      	ldr	r3, [r3, #4]
 800bb48:	685a      	ldr	r2, [r3, #4]
 800bb4a:	68bb      	ldr	r3, [r7, #8]
 800bb4c:	605a      	str	r2, [r3, #4]
 800bb4e:	68bb      	ldr	r3, [r7, #8]
 800bb50:	685b      	ldr	r3, [r3, #4]
 800bb52:	68db      	ldr	r3, [r3, #12]
 800bb54:	4a09      	ldr	r2, [pc, #36]	; (800bb7c <vTaskSwitchContext+0xb8>)
 800bb56:	6013      	str	r3, [r2, #0]
 800bb58:	4a06      	ldr	r2, [pc, #24]	; (800bb74 <vTaskSwitchContext+0xb0>)
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	6013      	str	r3, [r2, #0]
}
 800bb5e:	bf00      	nop
 800bb60:	3714      	adds	r7, #20
 800bb62:	46bd      	mov	sp, r7
 800bb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb68:	4770      	bx	lr
 800bb6a:	bf00      	nop
 800bb6c:	20000cac 	.word	0x20000cac
 800bb70:	20000c98 	.word	0x20000c98
 800bb74:	20000c8c 	.word	0x20000c8c
 800bb78:	200007b4 	.word	0x200007b4
 800bb7c:	200007b0 	.word	0x200007b0

0800bb80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b084      	sub	sp, #16
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
 800bb88:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d10a      	bne.n	800bba6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bb90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb94:	f383 8811 	msr	BASEPRI, r3
 800bb98:	f3bf 8f6f 	isb	sy
 800bb9c:	f3bf 8f4f 	dsb	sy
 800bba0:	60fb      	str	r3, [r7, #12]
}
 800bba2:	bf00      	nop
 800bba4:	e7fe      	b.n	800bba4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bba6:	4b07      	ldr	r3, [pc, #28]	; (800bbc4 <vTaskPlaceOnEventList+0x44>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	3318      	adds	r3, #24
 800bbac:	4619      	mov	r1, r3
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f7fe fb53 	bl	800a25a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bbb4:	2101      	movs	r1, #1
 800bbb6:	6838      	ldr	r0, [r7, #0]
 800bbb8:	f000 fb7a 	bl	800c2b0 <prvAddCurrentTaskToDelayedList>
}
 800bbbc:	bf00      	nop
 800bbbe:	3710      	adds	r7, #16
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	bd80      	pop	{r7, pc}
 800bbc4:	200007b0 	.word	0x200007b0

0800bbc8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b086      	sub	sp, #24
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	60f8      	str	r0, [r7, #12]
 800bbd0:	60b9      	str	r1, [r7, #8]
 800bbd2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d10a      	bne.n	800bbf0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bbda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbde:	f383 8811 	msr	BASEPRI, r3
 800bbe2:	f3bf 8f6f 	isb	sy
 800bbe6:	f3bf 8f4f 	dsb	sy
 800bbea:	617b      	str	r3, [r7, #20]
}
 800bbec:	bf00      	nop
 800bbee:	e7fe      	b.n	800bbee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bbf0:	4b0a      	ldr	r3, [pc, #40]	; (800bc1c <vTaskPlaceOnEventListRestricted+0x54>)
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	3318      	adds	r3, #24
 800bbf6:	4619      	mov	r1, r3
 800bbf8:	68f8      	ldr	r0, [r7, #12]
 800bbfa:	f7fe fb0a 	bl	800a212 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d002      	beq.n	800bc0a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bc04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bc08:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bc0a:	6879      	ldr	r1, [r7, #4]
 800bc0c:	68b8      	ldr	r0, [r7, #8]
 800bc0e:	f000 fb4f 	bl	800c2b0 <prvAddCurrentTaskToDelayedList>
	}
 800bc12:	bf00      	nop
 800bc14:	3718      	adds	r7, #24
 800bc16:	46bd      	mov	sp, r7
 800bc18:	bd80      	pop	{r7, pc}
 800bc1a:	bf00      	nop
 800bc1c:	200007b0 	.word	0x200007b0

0800bc20 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b086      	sub	sp, #24
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	68db      	ldr	r3, [r3, #12]
 800bc2c:	68db      	ldr	r3, [r3, #12]
 800bc2e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bc30:	693b      	ldr	r3, [r7, #16]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d10a      	bne.n	800bc4c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bc36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc3a:	f383 8811 	msr	BASEPRI, r3
 800bc3e:	f3bf 8f6f 	isb	sy
 800bc42:	f3bf 8f4f 	dsb	sy
 800bc46:	60fb      	str	r3, [r7, #12]
}
 800bc48:	bf00      	nop
 800bc4a:	e7fe      	b.n	800bc4a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bc4c:	693b      	ldr	r3, [r7, #16]
 800bc4e:	3318      	adds	r3, #24
 800bc50:	4618      	mov	r0, r3
 800bc52:	f7fe fb3b 	bl	800a2cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc56:	4b1e      	ldr	r3, [pc, #120]	; (800bcd0 <xTaskRemoveFromEventList+0xb0>)
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d11d      	bne.n	800bc9a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bc5e:	693b      	ldr	r3, [r7, #16]
 800bc60:	3304      	adds	r3, #4
 800bc62:	4618      	mov	r0, r3
 800bc64:	f7fe fb32 	bl	800a2cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bc68:	693b      	ldr	r3, [r7, #16]
 800bc6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc6c:	4b19      	ldr	r3, [pc, #100]	; (800bcd4 <xTaskRemoveFromEventList+0xb4>)
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	429a      	cmp	r2, r3
 800bc72:	d903      	bls.n	800bc7c <xTaskRemoveFromEventList+0x5c>
 800bc74:	693b      	ldr	r3, [r7, #16]
 800bc76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc78:	4a16      	ldr	r2, [pc, #88]	; (800bcd4 <xTaskRemoveFromEventList+0xb4>)
 800bc7a:	6013      	str	r3, [r2, #0]
 800bc7c:	693b      	ldr	r3, [r7, #16]
 800bc7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc80:	4613      	mov	r3, r2
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	4413      	add	r3, r2
 800bc86:	009b      	lsls	r3, r3, #2
 800bc88:	4a13      	ldr	r2, [pc, #76]	; (800bcd8 <xTaskRemoveFromEventList+0xb8>)
 800bc8a:	441a      	add	r2, r3
 800bc8c:	693b      	ldr	r3, [r7, #16]
 800bc8e:	3304      	adds	r3, #4
 800bc90:	4619      	mov	r1, r3
 800bc92:	4610      	mov	r0, r2
 800bc94:	f7fe fabd 	bl	800a212 <vListInsertEnd>
 800bc98:	e005      	b.n	800bca6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bc9a:	693b      	ldr	r3, [r7, #16]
 800bc9c:	3318      	adds	r3, #24
 800bc9e:	4619      	mov	r1, r3
 800bca0:	480e      	ldr	r0, [pc, #56]	; (800bcdc <xTaskRemoveFromEventList+0xbc>)
 800bca2:	f7fe fab6 	bl	800a212 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bca6:	693b      	ldr	r3, [r7, #16]
 800bca8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcaa:	4b0d      	ldr	r3, [pc, #52]	; (800bce0 <xTaskRemoveFromEventList+0xc0>)
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	d905      	bls.n	800bcc0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bcb4:	2301      	movs	r3, #1
 800bcb6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bcb8:	4b0a      	ldr	r3, [pc, #40]	; (800bce4 <xTaskRemoveFromEventList+0xc4>)
 800bcba:	2201      	movs	r2, #1
 800bcbc:	601a      	str	r2, [r3, #0]
 800bcbe:	e001      	b.n	800bcc4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bcc4:	697b      	ldr	r3, [r7, #20]
}
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	3718      	adds	r7, #24
 800bcca:	46bd      	mov	sp, r7
 800bccc:	bd80      	pop	{r7, pc}
 800bcce:	bf00      	nop
 800bcd0:	20000cac 	.word	0x20000cac
 800bcd4:	20000c8c 	.word	0x20000c8c
 800bcd8:	200007b4 	.word	0x200007b4
 800bcdc:	20000c44 	.word	0x20000c44
 800bce0:	200007b0 	.word	0x200007b0
 800bce4:	20000c98 	.word	0x20000c98

0800bce8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bce8:	b480      	push	{r7}
 800bcea:	b083      	sub	sp, #12
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bcf0:	4b06      	ldr	r3, [pc, #24]	; (800bd0c <vTaskInternalSetTimeOutState+0x24>)
 800bcf2:	681a      	ldr	r2, [r3, #0]
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bcf8:	4b05      	ldr	r3, [pc, #20]	; (800bd10 <vTaskInternalSetTimeOutState+0x28>)
 800bcfa:	681a      	ldr	r2, [r3, #0]
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	605a      	str	r2, [r3, #4]
}
 800bd00:	bf00      	nop
 800bd02:	370c      	adds	r7, #12
 800bd04:	46bd      	mov	sp, r7
 800bd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0a:	4770      	bx	lr
 800bd0c:	20000c9c 	.word	0x20000c9c
 800bd10:	20000c88 	.word	0x20000c88

0800bd14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b088      	sub	sp, #32
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d10a      	bne.n	800bd3a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800bd24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd28:	f383 8811 	msr	BASEPRI, r3
 800bd2c:	f3bf 8f6f 	isb	sy
 800bd30:	f3bf 8f4f 	dsb	sy
 800bd34:	613b      	str	r3, [r7, #16]
}
 800bd36:	bf00      	nop
 800bd38:	e7fe      	b.n	800bd38 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d10a      	bne.n	800bd56 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800bd40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd44:	f383 8811 	msr	BASEPRI, r3
 800bd48:	f3bf 8f6f 	isb	sy
 800bd4c:	f3bf 8f4f 	dsb	sy
 800bd50:	60fb      	str	r3, [r7, #12]
}
 800bd52:	bf00      	nop
 800bd54:	e7fe      	b.n	800bd54 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800bd56:	f000 ff7d 	bl	800cc54 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bd5a:	4b1d      	ldr	r3, [pc, #116]	; (800bdd0 <xTaskCheckForTimeOut+0xbc>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	685b      	ldr	r3, [r3, #4]
 800bd64:	69ba      	ldr	r2, [r7, #24]
 800bd66:	1ad3      	subs	r3, r2, r3
 800bd68:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd72:	d102      	bne.n	800bd7a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bd74:	2300      	movs	r3, #0
 800bd76:	61fb      	str	r3, [r7, #28]
 800bd78:	e023      	b.n	800bdc2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681a      	ldr	r2, [r3, #0]
 800bd7e:	4b15      	ldr	r3, [pc, #84]	; (800bdd4 <xTaskCheckForTimeOut+0xc0>)
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	429a      	cmp	r2, r3
 800bd84:	d007      	beq.n	800bd96 <xTaskCheckForTimeOut+0x82>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	685b      	ldr	r3, [r3, #4]
 800bd8a:	69ba      	ldr	r2, [r7, #24]
 800bd8c:	429a      	cmp	r2, r3
 800bd8e:	d302      	bcc.n	800bd96 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bd90:	2301      	movs	r3, #1
 800bd92:	61fb      	str	r3, [r7, #28]
 800bd94:	e015      	b.n	800bdc2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bd96:	683b      	ldr	r3, [r7, #0]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	697a      	ldr	r2, [r7, #20]
 800bd9c:	429a      	cmp	r2, r3
 800bd9e:	d20b      	bcs.n	800bdb8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bda0:	683b      	ldr	r3, [r7, #0]
 800bda2:	681a      	ldr	r2, [r3, #0]
 800bda4:	697b      	ldr	r3, [r7, #20]
 800bda6:	1ad2      	subs	r2, r2, r3
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bdac:	6878      	ldr	r0, [r7, #4]
 800bdae:	f7ff ff9b 	bl	800bce8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	61fb      	str	r3, [r7, #28]
 800bdb6:	e004      	b.n	800bdc2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	2200      	movs	r2, #0
 800bdbc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bdc2:	f000 ff77 	bl	800ccb4 <vPortExitCritical>

	return xReturn;
 800bdc6:	69fb      	ldr	r3, [r7, #28]
}
 800bdc8:	4618      	mov	r0, r3
 800bdca:	3720      	adds	r7, #32
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	bd80      	pop	{r7, pc}
 800bdd0:	20000c88 	.word	0x20000c88
 800bdd4:	20000c9c 	.word	0x20000c9c

0800bdd8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bdd8:	b480      	push	{r7}
 800bdda:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bddc:	4b03      	ldr	r3, [pc, #12]	; (800bdec <vTaskMissedYield+0x14>)
 800bdde:	2201      	movs	r2, #1
 800bde0:	601a      	str	r2, [r3, #0]
}
 800bde2:	bf00      	nop
 800bde4:	46bd      	mov	sp, r7
 800bde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdea:	4770      	bx	lr
 800bdec:	20000c98 	.word	0x20000c98

0800bdf0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b082      	sub	sp, #8
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bdf8:	f000 f852 	bl	800bea0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bdfc:	4b06      	ldr	r3, [pc, #24]	; (800be18 <prvIdleTask+0x28>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	2b01      	cmp	r3, #1
 800be02:	d9f9      	bls.n	800bdf8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800be04:	4b05      	ldr	r3, [pc, #20]	; (800be1c <prvIdleTask+0x2c>)
 800be06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be0a:	601a      	str	r2, [r3, #0]
 800be0c:	f3bf 8f4f 	dsb	sy
 800be10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800be14:	e7f0      	b.n	800bdf8 <prvIdleTask+0x8>
 800be16:	bf00      	nop
 800be18:	200007b4 	.word	0x200007b4
 800be1c:	e000ed04 	.word	0xe000ed04

0800be20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b082      	sub	sp, #8
 800be24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800be26:	2300      	movs	r3, #0
 800be28:	607b      	str	r3, [r7, #4]
 800be2a:	e00c      	b.n	800be46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800be2c:	687a      	ldr	r2, [r7, #4]
 800be2e:	4613      	mov	r3, r2
 800be30:	009b      	lsls	r3, r3, #2
 800be32:	4413      	add	r3, r2
 800be34:	009b      	lsls	r3, r3, #2
 800be36:	4a12      	ldr	r2, [pc, #72]	; (800be80 <prvInitialiseTaskLists+0x60>)
 800be38:	4413      	add	r3, r2
 800be3a:	4618      	mov	r0, r3
 800be3c:	f7fe f9bc 	bl	800a1b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	3301      	adds	r3, #1
 800be44:	607b      	str	r3, [r7, #4]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2b37      	cmp	r3, #55	; 0x37
 800be4a:	d9ef      	bls.n	800be2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800be4c:	480d      	ldr	r0, [pc, #52]	; (800be84 <prvInitialiseTaskLists+0x64>)
 800be4e:	f7fe f9b3 	bl	800a1b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800be52:	480d      	ldr	r0, [pc, #52]	; (800be88 <prvInitialiseTaskLists+0x68>)
 800be54:	f7fe f9b0 	bl	800a1b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800be58:	480c      	ldr	r0, [pc, #48]	; (800be8c <prvInitialiseTaskLists+0x6c>)
 800be5a:	f7fe f9ad 	bl	800a1b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800be5e:	480c      	ldr	r0, [pc, #48]	; (800be90 <prvInitialiseTaskLists+0x70>)
 800be60:	f7fe f9aa 	bl	800a1b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800be64:	480b      	ldr	r0, [pc, #44]	; (800be94 <prvInitialiseTaskLists+0x74>)
 800be66:	f7fe f9a7 	bl	800a1b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800be6a:	4b0b      	ldr	r3, [pc, #44]	; (800be98 <prvInitialiseTaskLists+0x78>)
 800be6c:	4a05      	ldr	r2, [pc, #20]	; (800be84 <prvInitialiseTaskLists+0x64>)
 800be6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800be70:	4b0a      	ldr	r3, [pc, #40]	; (800be9c <prvInitialiseTaskLists+0x7c>)
 800be72:	4a05      	ldr	r2, [pc, #20]	; (800be88 <prvInitialiseTaskLists+0x68>)
 800be74:	601a      	str	r2, [r3, #0]
}
 800be76:	bf00      	nop
 800be78:	3708      	adds	r7, #8
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}
 800be7e:	bf00      	nop
 800be80:	200007b4 	.word	0x200007b4
 800be84:	20000c14 	.word	0x20000c14
 800be88:	20000c28 	.word	0x20000c28
 800be8c:	20000c44 	.word	0x20000c44
 800be90:	20000c58 	.word	0x20000c58
 800be94:	20000c70 	.word	0x20000c70
 800be98:	20000c3c 	.word	0x20000c3c
 800be9c:	20000c40 	.word	0x20000c40

0800bea0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b082      	sub	sp, #8
 800bea4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bea6:	e019      	b.n	800bedc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bea8:	f000 fed4 	bl	800cc54 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800beac:	4b10      	ldr	r3, [pc, #64]	; (800bef0 <prvCheckTasksWaitingTermination+0x50>)
 800beae:	68db      	ldr	r3, [r3, #12]
 800beb0:	68db      	ldr	r3, [r3, #12]
 800beb2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	3304      	adds	r3, #4
 800beb8:	4618      	mov	r0, r3
 800beba:	f7fe fa07 	bl	800a2cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bebe:	4b0d      	ldr	r3, [pc, #52]	; (800bef4 <prvCheckTasksWaitingTermination+0x54>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	3b01      	subs	r3, #1
 800bec4:	4a0b      	ldr	r2, [pc, #44]	; (800bef4 <prvCheckTasksWaitingTermination+0x54>)
 800bec6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bec8:	4b0b      	ldr	r3, [pc, #44]	; (800bef8 <prvCheckTasksWaitingTermination+0x58>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	3b01      	subs	r3, #1
 800bece:	4a0a      	ldr	r2, [pc, #40]	; (800bef8 <prvCheckTasksWaitingTermination+0x58>)
 800bed0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bed2:	f000 feef 	bl	800ccb4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f000 f810 	bl	800befc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bedc:	4b06      	ldr	r3, [pc, #24]	; (800bef8 <prvCheckTasksWaitingTermination+0x58>)
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d1e1      	bne.n	800bea8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bee4:	bf00      	nop
 800bee6:	bf00      	nop
 800bee8:	3708      	adds	r7, #8
 800beea:	46bd      	mov	sp, r7
 800beec:	bd80      	pop	{r7, pc}
 800beee:	bf00      	nop
 800bef0:	20000c58 	.word	0x20000c58
 800bef4:	20000c84 	.word	0x20000c84
 800bef8:	20000c6c 	.word	0x20000c6c

0800befc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800befc:	b580      	push	{r7, lr}
 800befe:	b084      	sub	sp, #16
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d108      	bne.n	800bf20 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf12:	4618      	mov	r0, r3
 800bf14:	f001 f88c 	bl	800d030 <vPortFree>
				vPortFree( pxTCB );
 800bf18:	6878      	ldr	r0, [r7, #4]
 800bf1a:	f001 f889 	bl	800d030 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bf1e:	e018      	b.n	800bf52 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bf26:	2b01      	cmp	r3, #1
 800bf28:	d103      	bne.n	800bf32 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800bf2a:	6878      	ldr	r0, [r7, #4]
 800bf2c:	f001 f880 	bl	800d030 <vPortFree>
	}
 800bf30:	e00f      	b.n	800bf52 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bf38:	2b02      	cmp	r3, #2
 800bf3a:	d00a      	beq.n	800bf52 <prvDeleteTCB+0x56>
	__asm volatile
 800bf3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf40:	f383 8811 	msr	BASEPRI, r3
 800bf44:	f3bf 8f6f 	isb	sy
 800bf48:	f3bf 8f4f 	dsb	sy
 800bf4c:	60fb      	str	r3, [r7, #12]
}
 800bf4e:	bf00      	nop
 800bf50:	e7fe      	b.n	800bf50 <prvDeleteTCB+0x54>
	}
 800bf52:	bf00      	nop
 800bf54:	3710      	adds	r7, #16
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}
	...

0800bf5c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bf5c:	b480      	push	{r7}
 800bf5e:	b083      	sub	sp, #12
 800bf60:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bf62:	4b0c      	ldr	r3, [pc, #48]	; (800bf94 <prvResetNextTaskUnblockTime+0x38>)
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d104      	bne.n	800bf76 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bf6c:	4b0a      	ldr	r3, [pc, #40]	; (800bf98 <prvResetNextTaskUnblockTime+0x3c>)
 800bf6e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bf72:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bf74:	e008      	b.n	800bf88 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf76:	4b07      	ldr	r3, [pc, #28]	; (800bf94 <prvResetNextTaskUnblockTime+0x38>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	68db      	ldr	r3, [r3, #12]
 800bf7c:	68db      	ldr	r3, [r3, #12]
 800bf7e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	685b      	ldr	r3, [r3, #4]
 800bf84:	4a04      	ldr	r2, [pc, #16]	; (800bf98 <prvResetNextTaskUnblockTime+0x3c>)
 800bf86:	6013      	str	r3, [r2, #0]
}
 800bf88:	bf00      	nop
 800bf8a:	370c      	adds	r7, #12
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf92:	4770      	bx	lr
 800bf94:	20000c3c 	.word	0x20000c3c
 800bf98:	20000ca4 	.word	0x20000ca4

0800bf9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bf9c:	b480      	push	{r7}
 800bf9e:	b083      	sub	sp, #12
 800bfa0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bfa2:	4b0b      	ldr	r3, [pc, #44]	; (800bfd0 <xTaskGetSchedulerState+0x34>)
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d102      	bne.n	800bfb0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bfaa:	2301      	movs	r3, #1
 800bfac:	607b      	str	r3, [r7, #4]
 800bfae:	e008      	b.n	800bfc2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bfb0:	4b08      	ldr	r3, [pc, #32]	; (800bfd4 <xTaskGetSchedulerState+0x38>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d102      	bne.n	800bfbe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bfb8:	2302      	movs	r3, #2
 800bfba:	607b      	str	r3, [r7, #4]
 800bfbc:	e001      	b.n	800bfc2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bfc2:	687b      	ldr	r3, [r7, #4]
	}
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	370c      	adds	r7, #12
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfce:	4770      	bx	lr
 800bfd0:	20000c90 	.word	0x20000c90
 800bfd4:	20000cac 	.word	0x20000cac

0800bfd8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b084      	sub	sp, #16
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d051      	beq.n	800c092 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bfee:	68bb      	ldr	r3, [r7, #8]
 800bff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bff2:	4b2a      	ldr	r3, [pc, #168]	; (800c09c <xTaskPriorityInherit+0xc4>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bff8:	429a      	cmp	r2, r3
 800bffa:	d241      	bcs.n	800c080 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bffc:	68bb      	ldr	r3, [r7, #8]
 800bffe:	699b      	ldr	r3, [r3, #24]
 800c000:	2b00      	cmp	r3, #0
 800c002:	db06      	blt.n	800c012 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c004:	4b25      	ldr	r3, [pc, #148]	; (800c09c <xTaskPriorityInherit+0xc4>)
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c00a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c012:	68bb      	ldr	r3, [r7, #8]
 800c014:	6959      	ldr	r1, [r3, #20]
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c01a:	4613      	mov	r3, r2
 800c01c:	009b      	lsls	r3, r3, #2
 800c01e:	4413      	add	r3, r2
 800c020:	009b      	lsls	r3, r3, #2
 800c022:	4a1f      	ldr	r2, [pc, #124]	; (800c0a0 <xTaskPriorityInherit+0xc8>)
 800c024:	4413      	add	r3, r2
 800c026:	4299      	cmp	r1, r3
 800c028:	d122      	bne.n	800c070 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	3304      	adds	r3, #4
 800c02e:	4618      	mov	r0, r3
 800c030:	f7fe f94c 	bl	800a2cc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c034:	4b19      	ldr	r3, [pc, #100]	; (800c09c <xTaskPriorityInherit+0xc4>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c03a:	68bb      	ldr	r3, [r7, #8]
 800c03c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c042:	4b18      	ldr	r3, [pc, #96]	; (800c0a4 <xTaskPriorityInherit+0xcc>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	429a      	cmp	r2, r3
 800c048:	d903      	bls.n	800c052 <xTaskPriorityInherit+0x7a>
 800c04a:	68bb      	ldr	r3, [r7, #8]
 800c04c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c04e:	4a15      	ldr	r2, [pc, #84]	; (800c0a4 <xTaskPriorityInherit+0xcc>)
 800c050:	6013      	str	r3, [r2, #0]
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c056:	4613      	mov	r3, r2
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	4413      	add	r3, r2
 800c05c:	009b      	lsls	r3, r3, #2
 800c05e:	4a10      	ldr	r2, [pc, #64]	; (800c0a0 <xTaskPriorityInherit+0xc8>)
 800c060:	441a      	add	r2, r3
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	3304      	adds	r3, #4
 800c066:	4619      	mov	r1, r3
 800c068:	4610      	mov	r0, r2
 800c06a:	f7fe f8d2 	bl	800a212 <vListInsertEnd>
 800c06e:	e004      	b.n	800c07a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c070:	4b0a      	ldr	r3, [pc, #40]	; (800c09c <xTaskPriorityInherit+0xc4>)
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c07a:	2301      	movs	r3, #1
 800c07c:	60fb      	str	r3, [r7, #12]
 800c07e:	e008      	b.n	800c092 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c084:	4b05      	ldr	r3, [pc, #20]	; (800c09c <xTaskPriorityInherit+0xc4>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c08a:	429a      	cmp	r2, r3
 800c08c:	d201      	bcs.n	800c092 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c08e:	2301      	movs	r3, #1
 800c090:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c092:	68fb      	ldr	r3, [r7, #12]
	}
 800c094:	4618      	mov	r0, r3
 800c096:	3710      	adds	r7, #16
 800c098:	46bd      	mov	sp, r7
 800c09a:	bd80      	pop	{r7, pc}
 800c09c:	200007b0 	.word	0x200007b0
 800c0a0:	200007b4 	.word	0x200007b4
 800c0a4:	20000c8c 	.word	0x20000c8c

0800c0a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c0a8:	b580      	push	{r7, lr}
 800c0aa:	b086      	sub	sp, #24
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d056      	beq.n	800c16c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c0be:	4b2e      	ldr	r3, [pc, #184]	; (800c178 <xTaskPriorityDisinherit+0xd0>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	693a      	ldr	r2, [r7, #16]
 800c0c4:	429a      	cmp	r2, r3
 800c0c6:	d00a      	beq.n	800c0de <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c0c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0cc:	f383 8811 	msr	BASEPRI, r3
 800c0d0:	f3bf 8f6f 	isb	sy
 800c0d4:	f3bf 8f4f 	dsb	sy
 800c0d8:	60fb      	str	r3, [r7, #12]
}
 800c0da:	bf00      	nop
 800c0dc:	e7fe      	b.n	800c0dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c0de:	693b      	ldr	r3, [r7, #16]
 800c0e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d10a      	bne.n	800c0fc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c0e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ea:	f383 8811 	msr	BASEPRI, r3
 800c0ee:	f3bf 8f6f 	isb	sy
 800c0f2:	f3bf 8f4f 	dsb	sy
 800c0f6:	60bb      	str	r3, [r7, #8]
}
 800c0f8:	bf00      	nop
 800c0fa:	e7fe      	b.n	800c0fa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c100:	1e5a      	subs	r2, r3, #1
 800c102:	693b      	ldr	r3, [r7, #16]
 800c104:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c10a:	693b      	ldr	r3, [r7, #16]
 800c10c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c10e:	429a      	cmp	r2, r3
 800c110:	d02c      	beq.n	800c16c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c112:	693b      	ldr	r3, [r7, #16]
 800c114:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c116:	2b00      	cmp	r3, #0
 800c118:	d128      	bne.n	800c16c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c11a:	693b      	ldr	r3, [r7, #16]
 800c11c:	3304      	adds	r3, #4
 800c11e:	4618      	mov	r0, r3
 800c120:	f7fe f8d4 	bl	800a2cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c124:	693b      	ldr	r3, [r7, #16]
 800c126:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c128:	693b      	ldr	r3, [r7, #16]
 800c12a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c130:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c134:	693b      	ldr	r3, [r7, #16]
 800c136:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c138:	693b      	ldr	r3, [r7, #16]
 800c13a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c13c:	4b0f      	ldr	r3, [pc, #60]	; (800c17c <xTaskPriorityDisinherit+0xd4>)
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	429a      	cmp	r2, r3
 800c142:	d903      	bls.n	800c14c <xTaskPriorityDisinherit+0xa4>
 800c144:	693b      	ldr	r3, [r7, #16]
 800c146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c148:	4a0c      	ldr	r2, [pc, #48]	; (800c17c <xTaskPriorityDisinherit+0xd4>)
 800c14a:	6013      	str	r3, [r2, #0]
 800c14c:	693b      	ldr	r3, [r7, #16]
 800c14e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c150:	4613      	mov	r3, r2
 800c152:	009b      	lsls	r3, r3, #2
 800c154:	4413      	add	r3, r2
 800c156:	009b      	lsls	r3, r3, #2
 800c158:	4a09      	ldr	r2, [pc, #36]	; (800c180 <xTaskPriorityDisinherit+0xd8>)
 800c15a:	441a      	add	r2, r3
 800c15c:	693b      	ldr	r3, [r7, #16]
 800c15e:	3304      	adds	r3, #4
 800c160:	4619      	mov	r1, r3
 800c162:	4610      	mov	r0, r2
 800c164:	f7fe f855 	bl	800a212 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c168:	2301      	movs	r3, #1
 800c16a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c16c:	697b      	ldr	r3, [r7, #20]
	}
 800c16e:	4618      	mov	r0, r3
 800c170:	3718      	adds	r7, #24
 800c172:	46bd      	mov	sp, r7
 800c174:	bd80      	pop	{r7, pc}
 800c176:	bf00      	nop
 800c178:	200007b0 	.word	0x200007b0
 800c17c:	20000c8c 	.word	0x20000c8c
 800c180:	200007b4 	.word	0x200007b4

0800c184 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c184:	b580      	push	{r7, lr}
 800c186:	b088      	sub	sp, #32
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
 800c18c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c192:	2301      	movs	r3, #1
 800c194:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d06a      	beq.n	800c272 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c19c:	69bb      	ldr	r3, [r7, #24]
 800c19e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d10a      	bne.n	800c1ba <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c1a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1a8:	f383 8811 	msr	BASEPRI, r3
 800c1ac:	f3bf 8f6f 	isb	sy
 800c1b0:	f3bf 8f4f 	dsb	sy
 800c1b4:	60fb      	str	r3, [r7, #12]
}
 800c1b6:	bf00      	nop
 800c1b8:	e7fe      	b.n	800c1b8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c1ba:	69bb      	ldr	r3, [r7, #24]
 800c1bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1be:	683a      	ldr	r2, [r7, #0]
 800c1c0:	429a      	cmp	r2, r3
 800c1c2:	d902      	bls.n	800c1ca <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c1c4:	683b      	ldr	r3, [r7, #0]
 800c1c6:	61fb      	str	r3, [r7, #28]
 800c1c8:	e002      	b.n	800c1d0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c1ca:	69bb      	ldr	r3, [r7, #24]
 800c1cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1ce:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c1d0:	69bb      	ldr	r3, [r7, #24]
 800c1d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1d4:	69fa      	ldr	r2, [r7, #28]
 800c1d6:	429a      	cmp	r2, r3
 800c1d8:	d04b      	beq.n	800c272 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c1da:	69bb      	ldr	r3, [r7, #24]
 800c1dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1de:	697a      	ldr	r2, [r7, #20]
 800c1e0:	429a      	cmp	r2, r3
 800c1e2:	d146      	bne.n	800c272 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c1e4:	4b25      	ldr	r3, [pc, #148]	; (800c27c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	69ba      	ldr	r2, [r7, #24]
 800c1ea:	429a      	cmp	r2, r3
 800c1ec:	d10a      	bne.n	800c204 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1f2:	f383 8811 	msr	BASEPRI, r3
 800c1f6:	f3bf 8f6f 	isb	sy
 800c1fa:	f3bf 8f4f 	dsb	sy
 800c1fe:	60bb      	str	r3, [r7, #8]
}
 800c200:	bf00      	nop
 800c202:	e7fe      	b.n	800c202 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c204:	69bb      	ldr	r3, [r7, #24]
 800c206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c208:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c20a:	69bb      	ldr	r3, [r7, #24]
 800c20c:	69fa      	ldr	r2, [r7, #28]
 800c20e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c210:	69bb      	ldr	r3, [r7, #24]
 800c212:	699b      	ldr	r3, [r3, #24]
 800c214:	2b00      	cmp	r3, #0
 800c216:	db04      	blt.n	800c222 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c218:	69fb      	ldr	r3, [r7, #28]
 800c21a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c21e:	69bb      	ldr	r3, [r7, #24]
 800c220:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c222:	69bb      	ldr	r3, [r7, #24]
 800c224:	6959      	ldr	r1, [r3, #20]
 800c226:	693a      	ldr	r2, [r7, #16]
 800c228:	4613      	mov	r3, r2
 800c22a:	009b      	lsls	r3, r3, #2
 800c22c:	4413      	add	r3, r2
 800c22e:	009b      	lsls	r3, r3, #2
 800c230:	4a13      	ldr	r2, [pc, #76]	; (800c280 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c232:	4413      	add	r3, r2
 800c234:	4299      	cmp	r1, r3
 800c236:	d11c      	bne.n	800c272 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c238:	69bb      	ldr	r3, [r7, #24]
 800c23a:	3304      	adds	r3, #4
 800c23c:	4618      	mov	r0, r3
 800c23e:	f7fe f845 	bl	800a2cc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c242:	69bb      	ldr	r3, [r7, #24]
 800c244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c246:	4b0f      	ldr	r3, [pc, #60]	; (800c284 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	429a      	cmp	r2, r3
 800c24c:	d903      	bls.n	800c256 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800c24e:	69bb      	ldr	r3, [r7, #24]
 800c250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c252:	4a0c      	ldr	r2, [pc, #48]	; (800c284 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c254:	6013      	str	r3, [r2, #0]
 800c256:	69bb      	ldr	r3, [r7, #24]
 800c258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c25a:	4613      	mov	r3, r2
 800c25c:	009b      	lsls	r3, r3, #2
 800c25e:	4413      	add	r3, r2
 800c260:	009b      	lsls	r3, r3, #2
 800c262:	4a07      	ldr	r2, [pc, #28]	; (800c280 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c264:	441a      	add	r2, r3
 800c266:	69bb      	ldr	r3, [r7, #24]
 800c268:	3304      	adds	r3, #4
 800c26a:	4619      	mov	r1, r3
 800c26c:	4610      	mov	r0, r2
 800c26e:	f7fd ffd0 	bl	800a212 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c272:	bf00      	nop
 800c274:	3720      	adds	r7, #32
 800c276:	46bd      	mov	sp, r7
 800c278:	bd80      	pop	{r7, pc}
 800c27a:	bf00      	nop
 800c27c:	200007b0 	.word	0x200007b0
 800c280:	200007b4 	.word	0x200007b4
 800c284:	20000c8c 	.word	0x20000c8c

0800c288 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c288:	b480      	push	{r7}
 800c28a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c28c:	4b07      	ldr	r3, [pc, #28]	; (800c2ac <pvTaskIncrementMutexHeldCount+0x24>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d004      	beq.n	800c29e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c294:	4b05      	ldr	r3, [pc, #20]	; (800c2ac <pvTaskIncrementMutexHeldCount+0x24>)
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c29a:	3201      	adds	r2, #1
 800c29c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c29e:	4b03      	ldr	r3, [pc, #12]	; (800c2ac <pvTaskIncrementMutexHeldCount+0x24>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
	}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2aa:	4770      	bx	lr
 800c2ac:	200007b0 	.word	0x200007b0

0800c2b0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	b084      	sub	sp, #16
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
 800c2b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c2ba:	4b21      	ldr	r3, [pc, #132]	; (800c340 <prvAddCurrentTaskToDelayedList+0x90>)
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c2c0:	4b20      	ldr	r3, [pc, #128]	; (800c344 <prvAddCurrentTaskToDelayedList+0x94>)
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	3304      	adds	r3, #4
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	f7fe f800 	bl	800a2cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c2d2:	d10a      	bne.n	800c2ea <prvAddCurrentTaskToDelayedList+0x3a>
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d007      	beq.n	800c2ea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c2da:	4b1a      	ldr	r3, [pc, #104]	; (800c344 <prvAddCurrentTaskToDelayedList+0x94>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	3304      	adds	r3, #4
 800c2e0:	4619      	mov	r1, r3
 800c2e2:	4819      	ldr	r0, [pc, #100]	; (800c348 <prvAddCurrentTaskToDelayedList+0x98>)
 800c2e4:	f7fd ff95 	bl	800a212 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c2e8:	e026      	b.n	800c338 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c2ea:	68fa      	ldr	r2, [r7, #12]
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	4413      	add	r3, r2
 800c2f0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c2f2:	4b14      	ldr	r3, [pc, #80]	; (800c344 <prvAddCurrentTaskToDelayedList+0x94>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	68ba      	ldr	r2, [r7, #8]
 800c2f8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c2fa:	68ba      	ldr	r2, [r7, #8]
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	429a      	cmp	r2, r3
 800c300:	d209      	bcs.n	800c316 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c302:	4b12      	ldr	r3, [pc, #72]	; (800c34c <prvAddCurrentTaskToDelayedList+0x9c>)
 800c304:	681a      	ldr	r2, [r3, #0]
 800c306:	4b0f      	ldr	r3, [pc, #60]	; (800c344 <prvAddCurrentTaskToDelayedList+0x94>)
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	3304      	adds	r3, #4
 800c30c:	4619      	mov	r1, r3
 800c30e:	4610      	mov	r0, r2
 800c310:	f7fd ffa3 	bl	800a25a <vListInsert>
}
 800c314:	e010      	b.n	800c338 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c316:	4b0e      	ldr	r3, [pc, #56]	; (800c350 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c318:	681a      	ldr	r2, [r3, #0]
 800c31a:	4b0a      	ldr	r3, [pc, #40]	; (800c344 <prvAddCurrentTaskToDelayedList+0x94>)
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	3304      	adds	r3, #4
 800c320:	4619      	mov	r1, r3
 800c322:	4610      	mov	r0, r2
 800c324:	f7fd ff99 	bl	800a25a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c328:	4b0a      	ldr	r3, [pc, #40]	; (800c354 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	68ba      	ldr	r2, [r7, #8]
 800c32e:	429a      	cmp	r2, r3
 800c330:	d202      	bcs.n	800c338 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c332:	4a08      	ldr	r2, [pc, #32]	; (800c354 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	6013      	str	r3, [r2, #0]
}
 800c338:	bf00      	nop
 800c33a:	3710      	adds	r7, #16
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}
 800c340:	20000c88 	.word	0x20000c88
 800c344:	200007b0 	.word	0x200007b0
 800c348:	20000c70 	.word	0x20000c70
 800c34c:	20000c40 	.word	0x20000c40
 800c350:	20000c3c 	.word	0x20000c3c
 800c354:	20000ca4 	.word	0x20000ca4

0800c358 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c358:	b580      	push	{r7, lr}
 800c35a:	b08a      	sub	sp, #40	; 0x28
 800c35c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c35e:	2300      	movs	r3, #0
 800c360:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c362:	f000 fb07 	bl	800c974 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c366:	4b1c      	ldr	r3, [pc, #112]	; (800c3d8 <xTimerCreateTimerTask+0x80>)
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d021      	beq.n	800c3b2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c36e:	2300      	movs	r3, #0
 800c370:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c372:	2300      	movs	r3, #0
 800c374:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c376:	1d3a      	adds	r2, r7, #4
 800c378:	f107 0108 	add.w	r1, r7, #8
 800c37c:	f107 030c 	add.w	r3, r7, #12
 800c380:	4618      	mov	r0, r3
 800c382:	f7fd feff 	bl	800a184 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c386:	6879      	ldr	r1, [r7, #4]
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	68fa      	ldr	r2, [r7, #12]
 800c38c:	9202      	str	r2, [sp, #8]
 800c38e:	9301      	str	r3, [sp, #4]
 800c390:	2302      	movs	r3, #2
 800c392:	9300      	str	r3, [sp, #0]
 800c394:	2300      	movs	r3, #0
 800c396:	460a      	mov	r2, r1
 800c398:	4910      	ldr	r1, [pc, #64]	; (800c3dc <xTimerCreateTimerTask+0x84>)
 800c39a:	4811      	ldr	r0, [pc, #68]	; (800c3e0 <xTimerCreateTimerTask+0x88>)
 800c39c:	f7fe ffce 	bl	800b33c <xTaskCreateStatic>
 800c3a0:	4603      	mov	r3, r0
 800c3a2:	4a10      	ldr	r2, [pc, #64]	; (800c3e4 <xTimerCreateTimerTask+0x8c>)
 800c3a4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c3a6:	4b0f      	ldr	r3, [pc, #60]	; (800c3e4 <xTimerCreateTimerTask+0x8c>)
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d001      	beq.n	800c3b2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c3ae:	2301      	movs	r3, #1
 800c3b0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c3b2:	697b      	ldr	r3, [r7, #20]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d10a      	bne.n	800c3ce <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c3b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3bc:	f383 8811 	msr	BASEPRI, r3
 800c3c0:	f3bf 8f6f 	isb	sy
 800c3c4:	f3bf 8f4f 	dsb	sy
 800c3c8:	613b      	str	r3, [r7, #16]
}
 800c3ca:	bf00      	nop
 800c3cc:	e7fe      	b.n	800c3cc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c3ce:	697b      	ldr	r3, [r7, #20]
}
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	3718      	adds	r7, #24
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	bd80      	pop	{r7, pc}
 800c3d8:	20000ce0 	.word	0x20000ce0
 800c3dc:	0800d39c 	.word	0x0800d39c
 800c3e0:	0800c51d 	.word	0x0800c51d
 800c3e4:	20000ce4 	.word	0x20000ce4

0800c3e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b08a      	sub	sp, #40	; 0x28
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	60f8      	str	r0, [r7, #12]
 800c3f0:	60b9      	str	r1, [r7, #8]
 800c3f2:	607a      	str	r2, [r7, #4]
 800c3f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d10a      	bne.n	800c416 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c404:	f383 8811 	msr	BASEPRI, r3
 800c408:	f3bf 8f6f 	isb	sy
 800c40c:	f3bf 8f4f 	dsb	sy
 800c410:	623b      	str	r3, [r7, #32]
}
 800c412:	bf00      	nop
 800c414:	e7fe      	b.n	800c414 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c416:	4b1a      	ldr	r3, [pc, #104]	; (800c480 <xTimerGenericCommand+0x98>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d02a      	beq.n	800c474 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c41e:	68bb      	ldr	r3, [r7, #8]
 800c420:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c42a:	68bb      	ldr	r3, [r7, #8]
 800c42c:	2b05      	cmp	r3, #5
 800c42e:	dc18      	bgt.n	800c462 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c430:	f7ff fdb4 	bl	800bf9c <xTaskGetSchedulerState>
 800c434:	4603      	mov	r3, r0
 800c436:	2b02      	cmp	r3, #2
 800c438:	d109      	bne.n	800c44e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c43a:	4b11      	ldr	r3, [pc, #68]	; (800c480 <xTimerGenericCommand+0x98>)
 800c43c:	6818      	ldr	r0, [r3, #0]
 800c43e:	f107 0110 	add.w	r1, r7, #16
 800c442:	2300      	movs	r3, #0
 800c444:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c446:	f7fe f913 	bl	800a670 <xQueueGenericSend>
 800c44a:	6278      	str	r0, [r7, #36]	; 0x24
 800c44c:	e012      	b.n	800c474 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c44e:	4b0c      	ldr	r3, [pc, #48]	; (800c480 <xTimerGenericCommand+0x98>)
 800c450:	6818      	ldr	r0, [r3, #0]
 800c452:	f107 0110 	add.w	r1, r7, #16
 800c456:	2300      	movs	r3, #0
 800c458:	2200      	movs	r2, #0
 800c45a:	f7fe f909 	bl	800a670 <xQueueGenericSend>
 800c45e:	6278      	str	r0, [r7, #36]	; 0x24
 800c460:	e008      	b.n	800c474 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c462:	4b07      	ldr	r3, [pc, #28]	; (800c480 <xTimerGenericCommand+0x98>)
 800c464:	6818      	ldr	r0, [r3, #0]
 800c466:	f107 0110 	add.w	r1, r7, #16
 800c46a:	2300      	movs	r3, #0
 800c46c:	683a      	ldr	r2, [r7, #0]
 800c46e:	f7fe f9fd 	bl	800a86c <xQueueGenericSendFromISR>
 800c472:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c476:	4618      	mov	r0, r3
 800c478:	3728      	adds	r7, #40	; 0x28
 800c47a:	46bd      	mov	sp, r7
 800c47c:	bd80      	pop	{r7, pc}
 800c47e:	bf00      	nop
 800c480:	20000ce0 	.word	0x20000ce0

0800c484 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b088      	sub	sp, #32
 800c488:	af02      	add	r7, sp, #8
 800c48a:	6078      	str	r0, [r7, #4]
 800c48c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c48e:	4b22      	ldr	r3, [pc, #136]	; (800c518 <prvProcessExpiredTimer+0x94>)
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	68db      	ldr	r3, [r3, #12]
 800c494:	68db      	ldr	r3, [r3, #12]
 800c496:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c498:	697b      	ldr	r3, [r7, #20]
 800c49a:	3304      	adds	r3, #4
 800c49c:	4618      	mov	r0, r3
 800c49e:	f7fd ff15 	bl	800a2cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c4a2:	697b      	ldr	r3, [r7, #20]
 800c4a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c4a8:	f003 0304 	and.w	r3, r3, #4
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d022      	beq.n	800c4f6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c4b0:	697b      	ldr	r3, [r7, #20]
 800c4b2:	699a      	ldr	r2, [r3, #24]
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	18d1      	adds	r1, r2, r3
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	683a      	ldr	r2, [r7, #0]
 800c4bc:	6978      	ldr	r0, [r7, #20]
 800c4be:	f000 f8d1 	bl	800c664 <prvInsertTimerInActiveList>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d01f      	beq.n	800c508 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	9300      	str	r3, [sp, #0]
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	687a      	ldr	r2, [r7, #4]
 800c4d0:	2100      	movs	r1, #0
 800c4d2:	6978      	ldr	r0, [r7, #20]
 800c4d4:	f7ff ff88 	bl	800c3e8 <xTimerGenericCommand>
 800c4d8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c4da:	693b      	ldr	r3, [r7, #16]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d113      	bne.n	800c508 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4e4:	f383 8811 	msr	BASEPRI, r3
 800c4e8:	f3bf 8f6f 	isb	sy
 800c4ec:	f3bf 8f4f 	dsb	sy
 800c4f0:	60fb      	str	r3, [r7, #12]
}
 800c4f2:	bf00      	nop
 800c4f4:	e7fe      	b.n	800c4f4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c4f6:	697b      	ldr	r3, [r7, #20]
 800c4f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c4fc:	f023 0301 	bic.w	r3, r3, #1
 800c500:	b2da      	uxtb	r2, r3
 800c502:	697b      	ldr	r3, [r7, #20]
 800c504:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c508:	697b      	ldr	r3, [r7, #20]
 800c50a:	6a1b      	ldr	r3, [r3, #32]
 800c50c:	6978      	ldr	r0, [r7, #20]
 800c50e:	4798      	blx	r3
}
 800c510:	bf00      	nop
 800c512:	3718      	adds	r7, #24
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}
 800c518:	20000cd8 	.word	0x20000cd8

0800c51c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b084      	sub	sp, #16
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c524:	f107 0308 	add.w	r3, r7, #8
 800c528:	4618      	mov	r0, r3
 800c52a:	f000 f857 	bl	800c5dc <prvGetNextExpireTime>
 800c52e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c530:	68bb      	ldr	r3, [r7, #8]
 800c532:	4619      	mov	r1, r3
 800c534:	68f8      	ldr	r0, [r7, #12]
 800c536:	f000 f803 	bl	800c540 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c53a:	f000 f8d5 	bl	800c6e8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c53e:	e7f1      	b.n	800c524 <prvTimerTask+0x8>

0800c540 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b084      	sub	sp, #16
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
 800c548:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c54a:	f7ff f933 	bl	800b7b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c54e:	f107 0308 	add.w	r3, r7, #8
 800c552:	4618      	mov	r0, r3
 800c554:	f000 f866 	bl	800c624 <prvSampleTimeNow>
 800c558:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c55a:	68bb      	ldr	r3, [r7, #8]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d130      	bne.n	800c5c2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c560:	683b      	ldr	r3, [r7, #0]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d10a      	bne.n	800c57c <prvProcessTimerOrBlockTask+0x3c>
 800c566:	687a      	ldr	r2, [r7, #4]
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d806      	bhi.n	800c57c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c56e:	f7ff f92f 	bl	800b7d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c572:	68f9      	ldr	r1, [r7, #12]
 800c574:	6878      	ldr	r0, [r7, #4]
 800c576:	f7ff ff85 	bl	800c484 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c57a:	e024      	b.n	800c5c6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c57c:	683b      	ldr	r3, [r7, #0]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d008      	beq.n	800c594 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c582:	4b13      	ldr	r3, [pc, #76]	; (800c5d0 <prvProcessTimerOrBlockTask+0x90>)
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d101      	bne.n	800c590 <prvProcessTimerOrBlockTask+0x50>
 800c58c:	2301      	movs	r3, #1
 800c58e:	e000      	b.n	800c592 <prvProcessTimerOrBlockTask+0x52>
 800c590:	2300      	movs	r3, #0
 800c592:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c594:	4b0f      	ldr	r3, [pc, #60]	; (800c5d4 <prvProcessTimerOrBlockTask+0x94>)
 800c596:	6818      	ldr	r0, [r3, #0]
 800c598:	687a      	ldr	r2, [r7, #4]
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	1ad3      	subs	r3, r2, r3
 800c59e:	683a      	ldr	r2, [r7, #0]
 800c5a0:	4619      	mov	r1, r3
 800c5a2:	f7fe fe97 	bl	800b2d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c5a6:	f7ff f913 	bl	800b7d0 <xTaskResumeAll>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d10a      	bne.n	800c5c6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c5b0:	4b09      	ldr	r3, [pc, #36]	; (800c5d8 <prvProcessTimerOrBlockTask+0x98>)
 800c5b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c5b6:	601a      	str	r2, [r3, #0]
 800c5b8:	f3bf 8f4f 	dsb	sy
 800c5bc:	f3bf 8f6f 	isb	sy
}
 800c5c0:	e001      	b.n	800c5c6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c5c2:	f7ff f905 	bl	800b7d0 <xTaskResumeAll>
}
 800c5c6:	bf00      	nop
 800c5c8:	3710      	adds	r7, #16
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}
 800c5ce:	bf00      	nop
 800c5d0:	20000cdc 	.word	0x20000cdc
 800c5d4:	20000ce0 	.word	0x20000ce0
 800c5d8:	e000ed04 	.word	0xe000ed04

0800c5dc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c5dc:	b480      	push	{r7}
 800c5de:	b085      	sub	sp, #20
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c5e4:	4b0e      	ldr	r3, [pc, #56]	; (800c620 <prvGetNextExpireTime+0x44>)
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d101      	bne.n	800c5f2 <prvGetNextExpireTime+0x16>
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	e000      	b.n	800c5f4 <prvGetNextExpireTime+0x18>
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d105      	bne.n	800c60c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c600:	4b07      	ldr	r3, [pc, #28]	; (800c620 <prvGetNextExpireTime+0x44>)
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	68db      	ldr	r3, [r3, #12]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	60fb      	str	r3, [r7, #12]
 800c60a:	e001      	b.n	800c610 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c60c:	2300      	movs	r3, #0
 800c60e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c610:	68fb      	ldr	r3, [r7, #12]
}
 800c612:	4618      	mov	r0, r3
 800c614:	3714      	adds	r7, #20
 800c616:	46bd      	mov	sp, r7
 800c618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61c:	4770      	bx	lr
 800c61e:	bf00      	nop
 800c620:	20000cd8 	.word	0x20000cd8

0800c624 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b084      	sub	sp, #16
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c62c:	f7ff f96e 	bl	800b90c <xTaskGetTickCount>
 800c630:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c632:	4b0b      	ldr	r3, [pc, #44]	; (800c660 <prvSampleTimeNow+0x3c>)
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	68fa      	ldr	r2, [r7, #12]
 800c638:	429a      	cmp	r2, r3
 800c63a:	d205      	bcs.n	800c648 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c63c:	f000 f936 	bl	800c8ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2201      	movs	r2, #1
 800c644:	601a      	str	r2, [r3, #0]
 800c646:	e002      	b.n	800c64e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2200      	movs	r2, #0
 800c64c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c64e:	4a04      	ldr	r2, [pc, #16]	; (800c660 <prvSampleTimeNow+0x3c>)
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c654:	68fb      	ldr	r3, [r7, #12]
}
 800c656:	4618      	mov	r0, r3
 800c658:	3710      	adds	r7, #16
 800c65a:	46bd      	mov	sp, r7
 800c65c:	bd80      	pop	{r7, pc}
 800c65e:	bf00      	nop
 800c660:	20000ce8 	.word	0x20000ce8

0800c664 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b086      	sub	sp, #24
 800c668:	af00      	add	r7, sp, #0
 800c66a:	60f8      	str	r0, [r7, #12]
 800c66c:	60b9      	str	r1, [r7, #8]
 800c66e:	607a      	str	r2, [r7, #4]
 800c670:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c672:	2300      	movs	r3, #0
 800c674:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	68ba      	ldr	r2, [r7, #8]
 800c67a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	68fa      	ldr	r2, [r7, #12]
 800c680:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c682:	68ba      	ldr	r2, [r7, #8]
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	429a      	cmp	r2, r3
 800c688:	d812      	bhi.n	800c6b0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c68a:	687a      	ldr	r2, [r7, #4]
 800c68c:	683b      	ldr	r3, [r7, #0]
 800c68e:	1ad2      	subs	r2, r2, r3
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	699b      	ldr	r3, [r3, #24]
 800c694:	429a      	cmp	r2, r3
 800c696:	d302      	bcc.n	800c69e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c698:	2301      	movs	r3, #1
 800c69a:	617b      	str	r3, [r7, #20]
 800c69c:	e01b      	b.n	800c6d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c69e:	4b10      	ldr	r3, [pc, #64]	; (800c6e0 <prvInsertTimerInActiveList+0x7c>)
 800c6a0:	681a      	ldr	r2, [r3, #0]
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	3304      	adds	r3, #4
 800c6a6:	4619      	mov	r1, r3
 800c6a8:	4610      	mov	r0, r2
 800c6aa:	f7fd fdd6 	bl	800a25a <vListInsert>
 800c6ae:	e012      	b.n	800c6d6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c6b0:	687a      	ldr	r2, [r7, #4]
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	429a      	cmp	r2, r3
 800c6b6:	d206      	bcs.n	800c6c6 <prvInsertTimerInActiveList+0x62>
 800c6b8:	68ba      	ldr	r2, [r7, #8]
 800c6ba:	683b      	ldr	r3, [r7, #0]
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d302      	bcc.n	800c6c6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	617b      	str	r3, [r7, #20]
 800c6c4:	e007      	b.n	800c6d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c6c6:	4b07      	ldr	r3, [pc, #28]	; (800c6e4 <prvInsertTimerInActiveList+0x80>)
 800c6c8:	681a      	ldr	r2, [r3, #0]
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	3304      	adds	r3, #4
 800c6ce:	4619      	mov	r1, r3
 800c6d0:	4610      	mov	r0, r2
 800c6d2:	f7fd fdc2 	bl	800a25a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c6d6:	697b      	ldr	r3, [r7, #20]
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3718      	adds	r7, #24
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}
 800c6e0:	20000cdc 	.word	0x20000cdc
 800c6e4:	20000cd8 	.word	0x20000cd8

0800c6e8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b08e      	sub	sp, #56	; 0x38
 800c6ec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c6ee:	e0ca      	b.n	800c886 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	da18      	bge.n	800c728 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c6f6:	1d3b      	adds	r3, r7, #4
 800c6f8:	3304      	adds	r3, #4
 800c6fa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c6fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d10a      	bne.n	800c718 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c702:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c706:	f383 8811 	msr	BASEPRI, r3
 800c70a:	f3bf 8f6f 	isb	sy
 800c70e:	f3bf 8f4f 	dsb	sy
 800c712:	61fb      	str	r3, [r7, #28]
}
 800c714:	bf00      	nop
 800c716:	e7fe      	b.n	800c716 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c71e:	6850      	ldr	r0, [r2, #4]
 800c720:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c722:	6892      	ldr	r2, [r2, #8]
 800c724:	4611      	mov	r1, r2
 800c726:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	f2c0 80aa 	blt.w	800c884 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c736:	695b      	ldr	r3, [r3, #20]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d004      	beq.n	800c746 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c73e:	3304      	adds	r3, #4
 800c740:	4618      	mov	r0, r3
 800c742:	f7fd fdc3 	bl	800a2cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c746:	463b      	mov	r3, r7
 800c748:	4618      	mov	r0, r3
 800c74a:	f7ff ff6b 	bl	800c624 <prvSampleTimeNow>
 800c74e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	2b09      	cmp	r3, #9
 800c754:	f200 8097 	bhi.w	800c886 <prvProcessReceivedCommands+0x19e>
 800c758:	a201      	add	r2, pc, #4	; (adr r2, 800c760 <prvProcessReceivedCommands+0x78>)
 800c75a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c75e:	bf00      	nop
 800c760:	0800c789 	.word	0x0800c789
 800c764:	0800c789 	.word	0x0800c789
 800c768:	0800c789 	.word	0x0800c789
 800c76c:	0800c7fd 	.word	0x0800c7fd
 800c770:	0800c811 	.word	0x0800c811
 800c774:	0800c85b 	.word	0x0800c85b
 800c778:	0800c789 	.word	0x0800c789
 800c77c:	0800c789 	.word	0x0800c789
 800c780:	0800c7fd 	.word	0x0800c7fd
 800c784:	0800c811 	.word	0x0800c811
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c78a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c78e:	f043 0301 	orr.w	r3, r3, #1
 800c792:	b2da      	uxtb	r2, r3
 800c794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c796:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c79a:	68ba      	ldr	r2, [r7, #8]
 800c79c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c79e:	699b      	ldr	r3, [r3, #24]
 800c7a0:	18d1      	adds	r1, r2, r3
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7a8:	f7ff ff5c 	bl	800c664 <prvInsertTimerInActiveList>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d069      	beq.n	800c886 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7b4:	6a1b      	ldr	r3, [r3, #32]
 800c7b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7b8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c7ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c7c0:	f003 0304 	and.w	r3, r3, #4
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d05e      	beq.n	800c886 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c7c8:	68ba      	ldr	r2, [r7, #8]
 800c7ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7cc:	699b      	ldr	r3, [r3, #24]
 800c7ce:	441a      	add	r2, r3
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	9300      	str	r3, [sp, #0]
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	2100      	movs	r1, #0
 800c7d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7da:	f7ff fe05 	bl	800c3e8 <xTimerGenericCommand>
 800c7de:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c7e0:	6a3b      	ldr	r3, [r7, #32]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d14f      	bne.n	800c886 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c7e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ea:	f383 8811 	msr	BASEPRI, r3
 800c7ee:	f3bf 8f6f 	isb	sy
 800c7f2:	f3bf 8f4f 	dsb	sy
 800c7f6:	61bb      	str	r3, [r7, #24]
}
 800c7f8:	bf00      	nop
 800c7fa:	e7fe      	b.n	800c7fa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c7fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c802:	f023 0301 	bic.w	r3, r3, #1
 800c806:	b2da      	uxtb	r2, r3
 800c808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c80a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c80e:	e03a      	b.n	800c886 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c812:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c816:	f043 0301 	orr.w	r3, r3, #1
 800c81a:	b2da      	uxtb	r2, r3
 800c81c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c81e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c822:	68ba      	ldr	r2, [r7, #8]
 800c824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c826:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c82a:	699b      	ldr	r3, [r3, #24]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d10a      	bne.n	800c846 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c830:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c834:	f383 8811 	msr	BASEPRI, r3
 800c838:	f3bf 8f6f 	isb	sy
 800c83c:	f3bf 8f4f 	dsb	sy
 800c840:	617b      	str	r3, [r7, #20]
}
 800c842:	bf00      	nop
 800c844:	e7fe      	b.n	800c844 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c848:	699a      	ldr	r2, [r3, #24]
 800c84a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c84c:	18d1      	adds	r1, r2, r3
 800c84e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c852:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c854:	f7ff ff06 	bl	800c664 <prvInsertTimerInActiveList>
					break;
 800c858:	e015      	b.n	800c886 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c85a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c85c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c860:	f003 0302 	and.w	r3, r3, #2
 800c864:	2b00      	cmp	r3, #0
 800c866:	d103      	bne.n	800c870 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c868:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c86a:	f000 fbe1 	bl	800d030 <vPortFree>
 800c86e:	e00a      	b.n	800c886 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c872:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c876:	f023 0301 	bic.w	r3, r3, #1
 800c87a:	b2da      	uxtb	r2, r3
 800c87c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c87e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c882:	e000      	b.n	800c886 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c884:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c886:	4b08      	ldr	r3, [pc, #32]	; (800c8a8 <prvProcessReceivedCommands+0x1c0>)
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	1d39      	adds	r1, r7, #4
 800c88c:	2200      	movs	r2, #0
 800c88e:	4618      	mov	r0, r3
 800c890:	f7fe f914 	bl	800aabc <xQueueReceive>
 800c894:	4603      	mov	r3, r0
 800c896:	2b00      	cmp	r3, #0
 800c898:	f47f af2a 	bne.w	800c6f0 <prvProcessReceivedCommands+0x8>
	}
}
 800c89c:	bf00      	nop
 800c89e:	bf00      	nop
 800c8a0:	3730      	adds	r7, #48	; 0x30
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	bd80      	pop	{r7, pc}
 800c8a6:	bf00      	nop
 800c8a8:	20000ce0 	.word	0x20000ce0

0800c8ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b088      	sub	sp, #32
 800c8b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c8b2:	e048      	b.n	800c946 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c8b4:	4b2d      	ldr	r3, [pc, #180]	; (800c96c <prvSwitchTimerLists+0xc0>)
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	68db      	ldr	r3, [r3, #12]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8be:	4b2b      	ldr	r3, [pc, #172]	; (800c96c <prvSwitchTimerLists+0xc0>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	68db      	ldr	r3, [r3, #12]
 800c8c4:	68db      	ldr	r3, [r3, #12]
 800c8c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	3304      	adds	r3, #4
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	f7fd fcfd 	bl	800a2cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	6a1b      	ldr	r3, [r3, #32]
 800c8d6:	68f8      	ldr	r0, [r7, #12]
 800c8d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c8e0:	f003 0304 	and.w	r3, r3, #4
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d02e      	beq.n	800c946 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	699b      	ldr	r3, [r3, #24]
 800c8ec:	693a      	ldr	r2, [r7, #16]
 800c8ee:	4413      	add	r3, r2
 800c8f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c8f2:	68ba      	ldr	r2, [r7, #8]
 800c8f4:	693b      	ldr	r3, [r7, #16]
 800c8f6:	429a      	cmp	r2, r3
 800c8f8:	d90e      	bls.n	800c918 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	68ba      	ldr	r2, [r7, #8]
 800c8fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	68fa      	ldr	r2, [r7, #12]
 800c904:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c906:	4b19      	ldr	r3, [pc, #100]	; (800c96c <prvSwitchTimerLists+0xc0>)
 800c908:	681a      	ldr	r2, [r3, #0]
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	3304      	adds	r3, #4
 800c90e:	4619      	mov	r1, r3
 800c910:	4610      	mov	r0, r2
 800c912:	f7fd fca2 	bl	800a25a <vListInsert>
 800c916:	e016      	b.n	800c946 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c918:	2300      	movs	r3, #0
 800c91a:	9300      	str	r3, [sp, #0]
 800c91c:	2300      	movs	r3, #0
 800c91e:	693a      	ldr	r2, [r7, #16]
 800c920:	2100      	movs	r1, #0
 800c922:	68f8      	ldr	r0, [r7, #12]
 800c924:	f7ff fd60 	bl	800c3e8 <xTimerGenericCommand>
 800c928:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d10a      	bne.n	800c946 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c930:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c934:	f383 8811 	msr	BASEPRI, r3
 800c938:	f3bf 8f6f 	isb	sy
 800c93c:	f3bf 8f4f 	dsb	sy
 800c940:	603b      	str	r3, [r7, #0]
}
 800c942:	bf00      	nop
 800c944:	e7fe      	b.n	800c944 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c946:	4b09      	ldr	r3, [pc, #36]	; (800c96c <prvSwitchTimerLists+0xc0>)
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d1b1      	bne.n	800c8b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c950:	4b06      	ldr	r3, [pc, #24]	; (800c96c <prvSwitchTimerLists+0xc0>)
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c956:	4b06      	ldr	r3, [pc, #24]	; (800c970 <prvSwitchTimerLists+0xc4>)
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	4a04      	ldr	r2, [pc, #16]	; (800c96c <prvSwitchTimerLists+0xc0>)
 800c95c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c95e:	4a04      	ldr	r2, [pc, #16]	; (800c970 <prvSwitchTimerLists+0xc4>)
 800c960:	697b      	ldr	r3, [r7, #20]
 800c962:	6013      	str	r3, [r2, #0]
}
 800c964:	bf00      	nop
 800c966:	3718      	adds	r7, #24
 800c968:	46bd      	mov	sp, r7
 800c96a:	bd80      	pop	{r7, pc}
 800c96c:	20000cd8 	.word	0x20000cd8
 800c970:	20000cdc 	.word	0x20000cdc

0800c974 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b082      	sub	sp, #8
 800c978:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c97a:	f000 f96b 	bl	800cc54 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c97e:	4b15      	ldr	r3, [pc, #84]	; (800c9d4 <prvCheckForValidListAndQueue+0x60>)
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d120      	bne.n	800c9c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c986:	4814      	ldr	r0, [pc, #80]	; (800c9d8 <prvCheckForValidListAndQueue+0x64>)
 800c988:	f7fd fc16 	bl	800a1b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c98c:	4813      	ldr	r0, [pc, #76]	; (800c9dc <prvCheckForValidListAndQueue+0x68>)
 800c98e:	f7fd fc13 	bl	800a1b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c992:	4b13      	ldr	r3, [pc, #76]	; (800c9e0 <prvCheckForValidListAndQueue+0x6c>)
 800c994:	4a10      	ldr	r2, [pc, #64]	; (800c9d8 <prvCheckForValidListAndQueue+0x64>)
 800c996:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c998:	4b12      	ldr	r3, [pc, #72]	; (800c9e4 <prvCheckForValidListAndQueue+0x70>)
 800c99a:	4a10      	ldr	r2, [pc, #64]	; (800c9dc <prvCheckForValidListAndQueue+0x68>)
 800c99c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c99e:	2300      	movs	r3, #0
 800c9a0:	9300      	str	r3, [sp, #0]
 800c9a2:	4b11      	ldr	r3, [pc, #68]	; (800c9e8 <prvCheckForValidListAndQueue+0x74>)
 800c9a4:	4a11      	ldr	r2, [pc, #68]	; (800c9ec <prvCheckForValidListAndQueue+0x78>)
 800c9a6:	2110      	movs	r1, #16
 800c9a8:	200a      	movs	r0, #10
 800c9aa:	f7fd fd21 	bl	800a3f0 <xQueueGenericCreateStatic>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	4a08      	ldr	r2, [pc, #32]	; (800c9d4 <prvCheckForValidListAndQueue+0x60>)
 800c9b2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c9b4:	4b07      	ldr	r3, [pc, #28]	; (800c9d4 <prvCheckForValidListAndQueue+0x60>)
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d005      	beq.n	800c9c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c9bc:	4b05      	ldr	r3, [pc, #20]	; (800c9d4 <prvCheckForValidListAndQueue+0x60>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	490b      	ldr	r1, [pc, #44]	; (800c9f0 <prvCheckForValidListAndQueue+0x7c>)
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	f7fe fc32 	bl	800b22c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c9c8:	f000 f974 	bl	800ccb4 <vPortExitCritical>
}
 800c9cc:	bf00      	nop
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd80      	pop	{r7, pc}
 800c9d2:	bf00      	nop
 800c9d4:	20000ce0 	.word	0x20000ce0
 800c9d8:	20000cb0 	.word	0x20000cb0
 800c9dc:	20000cc4 	.word	0x20000cc4
 800c9e0:	20000cd8 	.word	0x20000cd8
 800c9e4:	20000cdc 	.word	0x20000cdc
 800c9e8:	20000d8c 	.word	0x20000d8c
 800c9ec:	20000cec 	.word	0x20000cec
 800c9f0:	0800d3a4 	.word	0x0800d3a4

0800c9f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c9f4:	b480      	push	{r7}
 800c9f6:	b085      	sub	sp, #20
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	60f8      	str	r0, [r7, #12]
 800c9fc:	60b9      	str	r1, [r7, #8]
 800c9fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	3b04      	subs	r3, #4
 800ca04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ca0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	3b04      	subs	r3, #4
 800ca12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ca14:	68bb      	ldr	r3, [r7, #8]
 800ca16:	f023 0201 	bic.w	r2, r3, #1
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	3b04      	subs	r3, #4
 800ca22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ca24:	4a0c      	ldr	r2, [pc, #48]	; (800ca58 <pxPortInitialiseStack+0x64>)
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	3b14      	subs	r3, #20
 800ca2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ca30:	687a      	ldr	r2, [r7, #4]
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	3b04      	subs	r3, #4
 800ca3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	f06f 0202 	mvn.w	r2, #2
 800ca42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	3b20      	subs	r3, #32
 800ca48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ca4a:	68fb      	ldr	r3, [r7, #12]
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	3714      	adds	r7, #20
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr
 800ca58:	0800ca5d 	.word	0x0800ca5d

0800ca5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ca5c:	b480      	push	{r7}
 800ca5e:	b085      	sub	sp, #20
 800ca60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ca62:	2300      	movs	r3, #0
 800ca64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ca66:	4b12      	ldr	r3, [pc, #72]	; (800cab0 <prvTaskExitError+0x54>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca6e:	d00a      	beq.n	800ca86 <prvTaskExitError+0x2a>
	__asm volatile
 800ca70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca74:	f383 8811 	msr	BASEPRI, r3
 800ca78:	f3bf 8f6f 	isb	sy
 800ca7c:	f3bf 8f4f 	dsb	sy
 800ca80:	60fb      	str	r3, [r7, #12]
}
 800ca82:	bf00      	nop
 800ca84:	e7fe      	b.n	800ca84 <prvTaskExitError+0x28>
	__asm volatile
 800ca86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca8a:	f383 8811 	msr	BASEPRI, r3
 800ca8e:	f3bf 8f6f 	isb	sy
 800ca92:	f3bf 8f4f 	dsb	sy
 800ca96:	60bb      	str	r3, [r7, #8]
}
 800ca98:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ca9a:	bf00      	nop
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d0fc      	beq.n	800ca9c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800caa2:	bf00      	nop
 800caa4:	bf00      	nop
 800caa6:	3714      	adds	r7, #20
 800caa8:	46bd      	mov	sp, r7
 800caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caae:	4770      	bx	lr
 800cab0:	2000000c 	.word	0x2000000c
	...

0800cac0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cac0:	4b07      	ldr	r3, [pc, #28]	; (800cae0 <pxCurrentTCBConst2>)
 800cac2:	6819      	ldr	r1, [r3, #0]
 800cac4:	6808      	ldr	r0, [r1, #0]
 800cac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caca:	f380 8809 	msr	PSP, r0
 800cace:	f3bf 8f6f 	isb	sy
 800cad2:	f04f 0000 	mov.w	r0, #0
 800cad6:	f380 8811 	msr	BASEPRI, r0
 800cada:	4770      	bx	lr
 800cadc:	f3af 8000 	nop.w

0800cae0 <pxCurrentTCBConst2>:
 800cae0:	200007b0 	.word	0x200007b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cae4:	bf00      	nop
 800cae6:	bf00      	nop

0800cae8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cae8:	4808      	ldr	r0, [pc, #32]	; (800cb0c <prvPortStartFirstTask+0x24>)
 800caea:	6800      	ldr	r0, [r0, #0]
 800caec:	6800      	ldr	r0, [r0, #0]
 800caee:	f380 8808 	msr	MSP, r0
 800caf2:	f04f 0000 	mov.w	r0, #0
 800caf6:	f380 8814 	msr	CONTROL, r0
 800cafa:	b662      	cpsie	i
 800cafc:	b661      	cpsie	f
 800cafe:	f3bf 8f4f 	dsb	sy
 800cb02:	f3bf 8f6f 	isb	sy
 800cb06:	df00      	svc	0
 800cb08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cb0a:	bf00      	nop
 800cb0c:	e000ed08 	.word	0xe000ed08

0800cb10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b086      	sub	sp, #24
 800cb14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cb16:	4b46      	ldr	r3, [pc, #280]	; (800cc30 <xPortStartScheduler+0x120>)
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	4a46      	ldr	r2, [pc, #280]	; (800cc34 <xPortStartScheduler+0x124>)
 800cb1c:	4293      	cmp	r3, r2
 800cb1e:	d10a      	bne.n	800cb36 <xPortStartScheduler+0x26>
	__asm volatile
 800cb20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb24:	f383 8811 	msr	BASEPRI, r3
 800cb28:	f3bf 8f6f 	isb	sy
 800cb2c:	f3bf 8f4f 	dsb	sy
 800cb30:	613b      	str	r3, [r7, #16]
}
 800cb32:	bf00      	nop
 800cb34:	e7fe      	b.n	800cb34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cb36:	4b3e      	ldr	r3, [pc, #248]	; (800cc30 <xPortStartScheduler+0x120>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	4a3f      	ldr	r2, [pc, #252]	; (800cc38 <xPortStartScheduler+0x128>)
 800cb3c:	4293      	cmp	r3, r2
 800cb3e:	d10a      	bne.n	800cb56 <xPortStartScheduler+0x46>
	__asm volatile
 800cb40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb44:	f383 8811 	msr	BASEPRI, r3
 800cb48:	f3bf 8f6f 	isb	sy
 800cb4c:	f3bf 8f4f 	dsb	sy
 800cb50:	60fb      	str	r3, [r7, #12]
}
 800cb52:	bf00      	nop
 800cb54:	e7fe      	b.n	800cb54 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cb56:	4b39      	ldr	r3, [pc, #228]	; (800cc3c <xPortStartScheduler+0x12c>)
 800cb58:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cb5a:	697b      	ldr	r3, [r7, #20]
 800cb5c:	781b      	ldrb	r3, [r3, #0]
 800cb5e:	b2db      	uxtb	r3, r3
 800cb60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cb62:	697b      	ldr	r3, [r7, #20]
 800cb64:	22ff      	movs	r2, #255	; 0xff
 800cb66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cb68:	697b      	ldr	r3, [r7, #20]
 800cb6a:	781b      	ldrb	r3, [r3, #0]
 800cb6c:	b2db      	uxtb	r3, r3
 800cb6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cb70:	78fb      	ldrb	r3, [r7, #3]
 800cb72:	b2db      	uxtb	r3, r3
 800cb74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cb78:	b2da      	uxtb	r2, r3
 800cb7a:	4b31      	ldr	r3, [pc, #196]	; (800cc40 <xPortStartScheduler+0x130>)
 800cb7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cb7e:	4b31      	ldr	r3, [pc, #196]	; (800cc44 <xPortStartScheduler+0x134>)
 800cb80:	2207      	movs	r2, #7
 800cb82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cb84:	e009      	b.n	800cb9a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cb86:	4b2f      	ldr	r3, [pc, #188]	; (800cc44 <xPortStartScheduler+0x134>)
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	3b01      	subs	r3, #1
 800cb8c:	4a2d      	ldr	r2, [pc, #180]	; (800cc44 <xPortStartScheduler+0x134>)
 800cb8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cb90:	78fb      	ldrb	r3, [r7, #3]
 800cb92:	b2db      	uxtb	r3, r3
 800cb94:	005b      	lsls	r3, r3, #1
 800cb96:	b2db      	uxtb	r3, r3
 800cb98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cb9a:	78fb      	ldrb	r3, [r7, #3]
 800cb9c:	b2db      	uxtb	r3, r3
 800cb9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cba2:	2b80      	cmp	r3, #128	; 0x80
 800cba4:	d0ef      	beq.n	800cb86 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cba6:	4b27      	ldr	r3, [pc, #156]	; (800cc44 <xPortStartScheduler+0x134>)
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f1c3 0307 	rsb	r3, r3, #7
 800cbae:	2b04      	cmp	r3, #4
 800cbb0:	d00a      	beq.n	800cbc8 <xPortStartScheduler+0xb8>
	__asm volatile
 800cbb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbb6:	f383 8811 	msr	BASEPRI, r3
 800cbba:	f3bf 8f6f 	isb	sy
 800cbbe:	f3bf 8f4f 	dsb	sy
 800cbc2:	60bb      	str	r3, [r7, #8]
}
 800cbc4:	bf00      	nop
 800cbc6:	e7fe      	b.n	800cbc6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cbc8:	4b1e      	ldr	r3, [pc, #120]	; (800cc44 <xPortStartScheduler+0x134>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	021b      	lsls	r3, r3, #8
 800cbce:	4a1d      	ldr	r2, [pc, #116]	; (800cc44 <xPortStartScheduler+0x134>)
 800cbd0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cbd2:	4b1c      	ldr	r3, [pc, #112]	; (800cc44 <xPortStartScheduler+0x134>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cbda:	4a1a      	ldr	r2, [pc, #104]	; (800cc44 <xPortStartScheduler+0x134>)
 800cbdc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	b2da      	uxtb	r2, r3
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cbe6:	4b18      	ldr	r3, [pc, #96]	; (800cc48 <xPortStartScheduler+0x138>)
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	4a17      	ldr	r2, [pc, #92]	; (800cc48 <xPortStartScheduler+0x138>)
 800cbec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cbf0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cbf2:	4b15      	ldr	r3, [pc, #84]	; (800cc48 <xPortStartScheduler+0x138>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	4a14      	ldr	r2, [pc, #80]	; (800cc48 <xPortStartScheduler+0x138>)
 800cbf8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cbfc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cbfe:	f000 f8dd 	bl	800cdbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cc02:	4b12      	ldr	r3, [pc, #72]	; (800cc4c <xPortStartScheduler+0x13c>)
 800cc04:	2200      	movs	r2, #0
 800cc06:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cc08:	f000 f8fc 	bl	800ce04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cc0c:	4b10      	ldr	r3, [pc, #64]	; (800cc50 <xPortStartScheduler+0x140>)
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	4a0f      	ldr	r2, [pc, #60]	; (800cc50 <xPortStartScheduler+0x140>)
 800cc12:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cc16:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cc18:	f7ff ff66 	bl	800cae8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cc1c:	f7fe ff52 	bl	800bac4 <vTaskSwitchContext>
	prvTaskExitError();
 800cc20:	f7ff ff1c 	bl	800ca5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cc24:	2300      	movs	r3, #0
}
 800cc26:	4618      	mov	r0, r3
 800cc28:	3718      	adds	r7, #24
 800cc2a:	46bd      	mov	sp, r7
 800cc2c:	bd80      	pop	{r7, pc}
 800cc2e:	bf00      	nop
 800cc30:	e000ed00 	.word	0xe000ed00
 800cc34:	410fc271 	.word	0x410fc271
 800cc38:	410fc270 	.word	0x410fc270
 800cc3c:	e000e400 	.word	0xe000e400
 800cc40:	20000ddc 	.word	0x20000ddc
 800cc44:	20000de0 	.word	0x20000de0
 800cc48:	e000ed20 	.word	0xe000ed20
 800cc4c:	2000000c 	.word	0x2000000c
 800cc50:	e000ef34 	.word	0xe000ef34

0800cc54 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cc54:	b480      	push	{r7}
 800cc56:	b083      	sub	sp, #12
 800cc58:	af00      	add	r7, sp, #0
	__asm volatile
 800cc5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc5e:	f383 8811 	msr	BASEPRI, r3
 800cc62:	f3bf 8f6f 	isb	sy
 800cc66:	f3bf 8f4f 	dsb	sy
 800cc6a:	607b      	str	r3, [r7, #4]
}
 800cc6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cc6e:	4b0f      	ldr	r3, [pc, #60]	; (800ccac <vPortEnterCritical+0x58>)
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	3301      	adds	r3, #1
 800cc74:	4a0d      	ldr	r2, [pc, #52]	; (800ccac <vPortEnterCritical+0x58>)
 800cc76:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cc78:	4b0c      	ldr	r3, [pc, #48]	; (800ccac <vPortEnterCritical+0x58>)
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	2b01      	cmp	r3, #1
 800cc7e:	d10f      	bne.n	800cca0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cc80:	4b0b      	ldr	r3, [pc, #44]	; (800ccb0 <vPortEnterCritical+0x5c>)
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	b2db      	uxtb	r3, r3
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d00a      	beq.n	800cca0 <vPortEnterCritical+0x4c>
	__asm volatile
 800cc8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc8e:	f383 8811 	msr	BASEPRI, r3
 800cc92:	f3bf 8f6f 	isb	sy
 800cc96:	f3bf 8f4f 	dsb	sy
 800cc9a:	603b      	str	r3, [r7, #0]
}
 800cc9c:	bf00      	nop
 800cc9e:	e7fe      	b.n	800cc9e <vPortEnterCritical+0x4a>
	}
}
 800cca0:	bf00      	nop
 800cca2:	370c      	adds	r7, #12
 800cca4:	46bd      	mov	sp, r7
 800cca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccaa:	4770      	bx	lr
 800ccac:	2000000c 	.word	0x2000000c
 800ccb0:	e000ed04 	.word	0xe000ed04

0800ccb4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ccb4:	b480      	push	{r7}
 800ccb6:	b083      	sub	sp, #12
 800ccb8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ccba:	4b12      	ldr	r3, [pc, #72]	; (800cd04 <vPortExitCritical+0x50>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d10a      	bne.n	800ccd8 <vPortExitCritical+0x24>
	__asm volatile
 800ccc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccc6:	f383 8811 	msr	BASEPRI, r3
 800ccca:	f3bf 8f6f 	isb	sy
 800ccce:	f3bf 8f4f 	dsb	sy
 800ccd2:	607b      	str	r3, [r7, #4]
}
 800ccd4:	bf00      	nop
 800ccd6:	e7fe      	b.n	800ccd6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ccd8:	4b0a      	ldr	r3, [pc, #40]	; (800cd04 <vPortExitCritical+0x50>)
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	3b01      	subs	r3, #1
 800ccde:	4a09      	ldr	r2, [pc, #36]	; (800cd04 <vPortExitCritical+0x50>)
 800cce0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cce2:	4b08      	ldr	r3, [pc, #32]	; (800cd04 <vPortExitCritical+0x50>)
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d105      	bne.n	800ccf6 <vPortExitCritical+0x42>
 800ccea:	2300      	movs	r3, #0
 800ccec:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	f383 8811 	msr	BASEPRI, r3
}
 800ccf4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ccf6:	bf00      	nop
 800ccf8:	370c      	adds	r7, #12
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd00:	4770      	bx	lr
 800cd02:	bf00      	nop
 800cd04:	2000000c 	.word	0x2000000c
	...

0800cd10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cd10:	f3ef 8009 	mrs	r0, PSP
 800cd14:	f3bf 8f6f 	isb	sy
 800cd18:	4b15      	ldr	r3, [pc, #84]	; (800cd70 <pxCurrentTCBConst>)
 800cd1a:	681a      	ldr	r2, [r3, #0]
 800cd1c:	f01e 0f10 	tst.w	lr, #16
 800cd20:	bf08      	it	eq
 800cd22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cd26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd2a:	6010      	str	r0, [r2, #0]
 800cd2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cd30:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cd34:	f380 8811 	msr	BASEPRI, r0
 800cd38:	f3bf 8f4f 	dsb	sy
 800cd3c:	f3bf 8f6f 	isb	sy
 800cd40:	f7fe fec0 	bl	800bac4 <vTaskSwitchContext>
 800cd44:	f04f 0000 	mov.w	r0, #0
 800cd48:	f380 8811 	msr	BASEPRI, r0
 800cd4c:	bc09      	pop	{r0, r3}
 800cd4e:	6819      	ldr	r1, [r3, #0]
 800cd50:	6808      	ldr	r0, [r1, #0]
 800cd52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd56:	f01e 0f10 	tst.w	lr, #16
 800cd5a:	bf08      	it	eq
 800cd5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cd60:	f380 8809 	msr	PSP, r0
 800cd64:	f3bf 8f6f 	isb	sy
 800cd68:	4770      	bx	lr
 800cd6a:	bf00      	nop
 800cd6c:	f3af 8000 	nop.w

0800cd70 <pxCurrentTCBConst>:
 800cd70:	200007b0 	.word	0x200007b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cd74:	bf00      	nop
 800cd76:	bf00      	nop

0800cd78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b082      	sub	sp, #8
 800cd7c:	af00      	add	r7, sp, #0
	__asm volatile
 800cd7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd82:	f383 8811 	msr	BASEPRI, r3
 800cd86:	f3bf 8f6f 	isb	sy
 800cd8a:	f3bf 8f4f 	dsb	sy
 800cd8e:	607b      	str	r3, [r7, #4]
}
 800cd90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cd92:	f7fe fddd 	bl	800b950 <xTaskIncrementTick>
 800cd96:	4603      	mov	r3, r0
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d003      	beq.n	800cda4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cd9c:	4b06      	ldr	r3, [pc, #24]	; (800cdb8 <xPortSysTickHandler+0x40>)
 800cd9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cda2:	601a      	str	r2, [r3, #0]
 800cda4:	2300      	movs	r3, #0
 800cda6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cda8:	683b      	ldr	r3, [r7, #0]
 800cdaa:	f383 8811 	msr	BASEPRI, r3
}
 800cdae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cdb0:	bf00      	nop
 800cdb2:	3708      	adds	r7, #8
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	bd80      	pop	{r7, pc}
 800cdb8:	e000ed04 	.word	0xe000ed04

0800cdbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cdbc:	b480      	push	{r7}
 800cdbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cdc0:	4b0b      	ldr	r3, [pc, #44]	; (800cdf0 <vPortSetupTimerInterrupt+0x34>)
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cdc6:	4b0b      	ldr	r3, [pc, #44]	; (800cdf4 <vPortSetupTimerInterrupt+0x38>)
 800cdc8:	2200      	movs	r2, #0
 800cdca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cdcc:	4b0a      	ldr	r3, [pc, #40]	; (800cdf8 <vPortSetupTimerInterrupt+0x3c>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4a0a      	ldr	r2, [pc, #40]	; (800cdfc <vPortSetupTimerInterrupt+0x40>)
 800cdd2:	fba2 2303 	umull	r2, r3, r2, r3
 800cdd6:	099b      	lsrs	r3, r3, #6
 800cdd8:	4a09      	ldr	r2, [pc, #36]	; (800ce00 <vPortSetupTimerInterrupt+0x44>)
 800cdda:	3b01      	subs	r3, #1
 800cddc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cdde:	4b04      	ldr	r3, [pc, #16]	; (800cdf0 <vPortSetupTimerInterrupt+0x34>)
 800cde0:	2207      	movs	r2, #7
 800cde2:	601a      	str	r2, [r3, #0]
}
 800cde4:	bf00      	nop
 800cde6:	46bd      	mov	sp, r7
 800cde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdec:	4770      	bx	lr
 800cdee:	bf00      	nop
 800cdf0:	e000e010 	.word	0xe000e010
 800cdf4:	e000e018 	.word	0xe000e018
 800cdf8:	20000000 	.word	0x20000000
 800cdfc:	10624dd3 	.word	0x10624dd3
 800ce00:	e000e014 	.word	0xe000e014

0800ce04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ce04:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ce14 <vPortEnableVFP+0x10>
 800ce08:	6801      	ldr	r1, [r0, #0]
 800ce0a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ce0e:	6001      	str	r1, [r0, #0]
 800ce10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ce12:	bf00      	nop
 800ce14:	e000ed88 	.word	0xe000ed88

0800ce18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ce18:	b480      	push	{r7}
 800ce1a:	b085      	sub	sp, #20
 800ce1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ce1e:	f3ef 8305 	mrs	r3, IPSR
 800ce22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	2b0f      	cmp	r3, #15
 800ce28:	d914      	bls.n	800ce54 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ce2a:	4a17      	ldr	r2, [pc, #92]	; (800ce88 <vPortValidateInterruptPriority+0x70>)
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	4413      	add	r3, r2
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ce34:	4b15      	ldr	r3, [pc, #84]	; (800ce8c <vPortValidateInterruptPriority+0x74>)
 800ce36:	781b      	ldrb	r3, [r3, #0]
 800ce38:	7afa      	ldrb	r2, [r7, #11]
 800ce3a:	429a      	cmp	r2, r3
 800ce3c:	d20a      	bcs.n	800ce54 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ce3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce42:	f383 8811 	msr	BASEPRI, r3
 800ce46:	f3bf 8f6f 	isb	sy
 800ce4a:	f3bf 8f4f 	dsb	sy
 800ce4e:	607b      	str	r3, [r7, #4]
}
 800ce50:	bf00      	nop
 800ce52:	e7fe      	b.n	800ce52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ce54:	4b0e      	ldr	r3, [pc, #56]	; (800ce90 <vPortValidateInterruptPriority+0x78>)
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ce5c:	4b0d      	ldr	r3, [pc, #52]	; (800ce94 <vPortValidateInterruptPriority+0x7c>)
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	429a      	cmp	r2, r3
 800ce62:	d90a      	bls.n	800ce7a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800ce64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce68:	f383 8811 	msr	BASEPRI, r3
 800ce6c:	f3bf 8f6f 	isb	sy
 800ce70:	f3bf 8f4f 	dsb	sy
 800ce74:	603b      	str	r3, [r7, #0]
}
 800ce76:	bf00      	nop
 800ce78:	e7fe      	b.n	800ce78 <vPortValidateInterruptPriority+0x60>
	}
 800ce7a:	bf00      	nop
 800ce7c:	3714      	adds	r7, #20
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce84:	4770      	bx	lr
 800ce86:	bf00      	nop
 800ce88:	e000e3f0 	.word	0xe000e3f0
 800ce8c:	20000ddc 	.word	0x20000ddc
 800ce90:	e000ed0c 	.word	0xe000ed0c
 800ce94:	20000de0 	.word	0x20000de0

0800ce98 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b08a      	sub	sp, #40	; 0x28
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cea0:	2300      	movs	r3, #0
 800cea2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cea4:	f7fe fc86 	bl	800b7b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cea8:	4b5b      	ldr	r3, [pc, #364]	; (800d018 <pvPortMalloc+0x180>)
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d101      	bne.n	800ceb4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ceb0:	f000 f920 	bl	800d0f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ceb4:	4b59      	ldr	r3, [pc, #356]	; (800d01c <pvPortMalloc+0x184>)
 800ceb6:	681a      	ldr	r2, [r3, #0]
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	4013      	ands	r3, r2
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	f040 8093 	bne.w	800cfe8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d01d      	beq.n	800cf04 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800cec8:	2208      	movs	r2, #8
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	4413      	add	r3, r2
 800cece:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	f003 0307 	and.w	r3, r3, #7
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d014      	beq.n	800cf04 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	f023 0307 	bic.w	r3, r3, #7
 800cee0:	3308      	adds	r3, #8
 800cee2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	f003 0307 	and.w	r3, r3, #7
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d00a      	beq.n	800cf04 <pvPortMalloc+0x6c>
	__asm volatile
 800ceee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cef2:	f383 8811 	msr	BASEPRI, r3
 800cef6:	f3bf 8f6f 	isb	sy
 800cefa:	f3bf 8f4f 	dsb	sy
 800cefe:	617b      	str	r3, [r7, #20]
}
 800cf00:	bf00      	nop
 800cf02:	e7fe      	b.n	800cf02 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d06e      	beq.n	800cfe8 <pvPortMalloc+0x150>
 800cf0a:	4b45      	ldr	r3, [pc, #276]	; (800d020 <pvPortMalloc+0x188>)
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	687a      	ldr	r2, [r7, #4]
 800cf10:	429a      	cmp	r2, r3
 800cf12:	d869      	bhi.n	800cfe8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cf14:	4b43      	ldr	r3, [pc, #268]	; (800d024 <pvPortMalloc+0x18c>)
 800cf16:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cf18:	4b42      	ldr	r3, [pc, #264]	; (800d024 <pvPortMalloc+0x18c>)
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cf1e:	e004      	b.n	800cf2a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800cf20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf22:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cf24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cf2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf2c:	685b      	ldr	r3, [r3, #4]
 800cf2e:	687a      	ldr	r2, [r7, #4]
 800cf30:	429a      	cmp	r2, r3
 800cf32:	d903      	bls.n	800cf3c <pvPortMalloc+0xa4>
 800cf34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d1f1      	bne.n	800cf20 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cf3c:	4b36      	ldr	r3, [pc, #216]	; (800d018 <pvPortMalloc+0x180>)
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf42:	429a      	cmp	r2, r3
 800cf44:	d050      	beq.n	800cfe8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cf46:	6a3b      	ldr	r3, [r7, #32]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	2208      	movs	r2, #8
 800cf4c:	4413      	add	r3, r2
 800cf4e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cf50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf52:	681a      	ldr	r2, [r3, #0]
 800cf54:	6a3b      	ldr	r3, [r7, #32]
 800cf56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cf58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf5a:	685a      	ldr	r2, [r3, #4]
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	1ad2      	subs	r2, r2, r3
 800cf60:	2308      	movs	r3, #8
 800cf62:	005b      	lsls	r3, r3, #1
 800cf64:	429a      	cmp	r2, r3
 800cf66:	d91f      	bls.n	800cfa8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cf68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	4413      	add	r3, r2
 800cf6e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cf70:	69bb      	ldr	r3, [r7, #24]
 800cf72:	f003 0307 	and.w	r3, r3, #7
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d00a      	beq.n	800cf90 <pvPortMalloc+0xf8>
	__asm volatile
 800cf7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf7e:	f383 8811 	msr	BASEPRI, r3
 800cf82:	f3bf 8f6f 	isb	sy
 800cf86:	f3bf 8f4f 	dsb	sy
 800cf8a:	613b      	str	r3, [r7, #16]
}
 800cf8c:	bf00      	nop
 800cf8e:	e7fe      	b.n	800cf8e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cf90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf92:	685a      	ldr	r2, [r3, #4]
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	1ad2      	subs	r2, r2, r3
 800cf98:	69bb      	ldr	r3, [r7, #24]
 800cf9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cf9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf9e:	687a      	ldr	r2, [r7, #4]
 800cfa0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cfa2:	69b8      	ldr	r0, [r7, #24]
 800cfa4:	f000 f908 	bl	800d1b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cfa8:	4b1d      	ldr	r3, [pc, #116]	; (800d020 <pvPortMalloc+0x188>)
 800cfaa:	681a      	ldr	r2, [r3, #0]
 800cfac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfae:	685b      	ldr	r3, [r3, #4]
 800cfb0:	1ad3      	subs	r3, r2, r3
 800cfb2:	4a1b      	ldr	r2, [pc, #108]	; (800d020 <pvPortMalloc+0x188>)
 800cfb4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cfb6:	4b1a      	ldr	r3, [pc, #104]	; (800d020 <pvPortMalloc+0x188>)
 800cfb8:	681a      	ldr	r2, [r3, #0]
 800cfba:	4b1b      	ldr	r3, [pc, #108]	; (800d028 <pvPortMalloc+0x190>)
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	429a      	cmp	r2, r3
 800cfc0:	d203      	bcs.n	800cfca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cfc2:	4b17      	ldr	r3, [pc, #92]	; (800d020 <pvPortMalloc+0x188>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	4a18      	ldr	r2, [pc, #96]	; (800d028 <pvPortMalloc+0x190>)
 800cfc8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cfca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfcc:	685a      	ldr	r2, [r3, #4]
 800cfce:	4b13      	ldr	r3, [pc, #76]	; (800d01c <pvPortMalloc+0x184>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	431a      	orrs	r2, r3
 800cfd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfd6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cfd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfda:	2200      	movs	r2, #0
 800cfdc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cfde:	4b13      	ldr	r3, [pc, #76]	; (800d02c <pvPortMalloc+0x194>)
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	3301      	adds	r3, #1
 800cfe4:	4a11      	ldr	r2, [pc, #68]	; (800d02c <pvPortMalloc+0x194>)
 800cfe6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cfe8:	f7fe fbf2 	bl	800b7d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cfec:	69fb      	ldr	r3, [r7, #28]
 800cfee:	f003 0307 	and.w	r3, r3, #7
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d00a      	beq.n	800d00c <pvPortMalloc+0x174>
	__asm volatile
 800cff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cffa:	f383 8811 	msr	BASEPRI, r3
 800cffe:	f3bf 8f6f 	isb	sy
 800d002:	f3bf 8f4f 	dsb	sy
 800d006:	60fb      	str	r3, [r7, #12]
}
 800d008:	bf00      	nop
 800d00a:	e7fe      	b.n	800d00a <pvPortMalloc+0x172>
	return pvReturn;
 800d00c:	69fb      	ldr	r3, [r7, #28]
}
 800d00e:	4618      	mov	r0, r3
 800d010:	3728      	adds	r7, #40	; 0x28
 800d012:	46bd      	mov	sp, r7
 800d014:	bd80      	pop	{r7, pc}
 800d016:	bf00      	nop
 800d018:	200019a4 	.word	0x200019a4
 800d01c:	200019b8 	.word	0x200019b8
 800d020:	200019a8 	.word	0x200019a8
 800d024:	2000199c 	.word	0x2000199c
 800d028:	200019ac 	.word	0x200019ac
 800d02c:	200019b0 	.word	0x200019b0

0800d030 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d030:	b580      	push	{r7, lr}
 800d032:	b086      	sub	sp, #24
 800d034:	af00      	add	r7, sp, #0
 800d036:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d04d      	beq.n	800d0de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d042:	2308      	movs	r3, #8
 800d044:	425b      	negs	r3, r3
 800d046:	697a      	ldr	r2, [r7, #20]
 800d048:	4413      	add	r3, r2
 800d04a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d04c:	697b      	ldr	r3, [r7, #20]
 800d04e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d050:	693b      	ldr	r3, [r7, #16]
 800d052:	685a      	ldr	r2, [r3, #4]
 800d054:	4b24      	ldr	r3, [pc, #144]	; (800d0e8 <vPortFree+0xb8>)
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	4013      	ands	r3, r2
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d10a      	bne.n	800d074 <vPortFree+0x44>
	__asm volatile
 800d05e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d062:	f383 8811 	msr	BASEPRI, r3
 800d066:	f3bf 8f6f 	isb	sy
 800d06a:	f3bf 8f4f 	dsb	sy
 800d06e:	60fb      	str	r3, [r7, #12]
}
 800d070:	bf00      	nop
 800d072:	e7fe      	b.n	800d072 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d074:	693b      	ldr	r3, [r7, #16]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d00a      	beq.n	800d092 <vPortFree+0x62>
	__asm volatile
 800d07c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d080:	f383 8811 	msr	BASEPRI, r3
 800d084:	f3bf 8f6f 	isb	sy
 800d088:	f3bf 8f4f 	dsb	sy
 800d08c:	60bb      	str	r3, [r7, #8]
}
 800d08e:	bf00      	nop
 800d090:	e7fe      	b.n	800d090 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d092:	693b      	ldr	r3, [r7, #16]
 800d094:	685a      	ldr	r2, [r3, #4]
 800d096:	4b14      	ldr	r3, [pc, #80]	; (800d0e8 <vPortFree+0xb8>)
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	4013      	ands	r3, r2
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d01e      	beq.n	800d0de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d0a0:	693b      	ldr	r3, [r7, #16]
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d11a      	bne.n	800d0de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d0a8:	693b      	ldr	r3, [r7, #16]
 800d0aa:	685a      	ldr	r2, [r3, #4]
 800d0ac:	4b0e      	ldr	r3, [pc, #56]	; (800d0e8 <vPortFree+0xb8>)
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	43db      	mvns	r3, r3
 800d0b2:	401a      	ands	r2, r3
 800d0b4:	693b      	ldr	r3, [r7, #16]
 800d0b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d0b8:	f7fe fb7c 	bl	800b7b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d0bc:	693b      	ldr	r3, [r7, #16]
 800d0be:	685a      	ldr	r2, [r3, #4]
 800d0c0:	4b0a      	ldr	r3, [pc, #40]	; (800d0ec <vPortFree+0xbc>)
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	4413      	add	r3, r2
 800d0c6:	4a09      	ldr	r2, [pc, #36]	; (800d0ec <vPortFree+0xbc>)
 800d0c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d0ca:	6938      	ldr	r0, [r7, #16]
 800d0cc:	f000 f874 	bl	800d1b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d0d0:	4b07      	ldr	r3, [pc, #28]	; (800d0f0 <vPortFree+0xc0>)
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	3301      	adds	r3, #1
 800d0d6:	4a06      	ldr	r2, [pc, #24]	; (800d0f0 <vPortFree+0xc0>)
 800d0d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d0da:	f7fe fb79 	bl	800b7d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d0de:	bf00      	nop
 800d0e0:	3718      	adds	r7, #24
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	bd80      	pop	{r7, pc}
 800d0e6:	bf00      	nop
 800d0e8:	200019b8 	.word	0x200019b8
 800d0ec:	200019a8 	.word	0x200019a8
 800d0f0:	200019b4 	.word	0x200019b4

0800d0f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d0f4:	b480      	push	{r7}
 800d0f6:	b085      	sub	sp, #20
 800d0f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d0fa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800d0fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d100:	4b27      	ldr	r3, [pc, #156]	; (800d1a0 <prvHeapInit+0xac>)
 800d102:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	f003 0307 	and.w	r3, r3, #7
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d00c      	beq.n	800d128 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	3307      	adds	r3, #7
 800d112:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	f023 0307 	bic.w	r3, r3, #7
 800d11a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d11c:	68ba      	ldr	r2, [r7, #8]
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	1ad3      	subs	r3, r2, r3
 800d122:	4a1f      	ldr	r2, [pc, #124]	; (800d1a0 <prvHeapInit+0xac>)
 800d124:	4413      	add	r3, r2
 800d126:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d12c:	4a1d      	ldr	r2, [pc, #116]	; (800d1a4 <prvHeapInit+0xb0>)
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d132:	4b1c      	ldr	r3, [pc, #112]	; (800d1a4 <prvHeapInit+0xb0>)
 800d134:	2200      	movs	r2, #0
 800d136:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	68ba      	ldr	r2, [r7, #8]
 800d13c:	4413      	add	r3, r2
 800d13e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d140:	2208      	movs	r2, #8
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	1a9b      	subs	r3, r3, r2
 800d146:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	f023 0307 	bic.w	r3, r3, #7
 800d14e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	4a15      	ldr	r2, [pc, #84]	; (800d1a8 <prvHeapInit+0xb4>)
 800d154:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d156:	4b14      	ldr	r3, [pc, #80]	; (800d1a8 <prvHeapInit+0xb4>)
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	2200      	movs	r2, #0
 800d15c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d15e:	4b12      	ldr	r3, [pc, #72]	; (800d1a8 <prvHeapInit+0xb4>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	2200      	movs	r2, #0
 800d164:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	68fa      	ldr	r2, [r7, #12]
 800d16e:	1ad2      	subs	r2, r2, r3
 800d170:	683b      	ldr	r3, [r7, #0]
 800d172:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d174:	4b0c      	ldr	r3, [pc, #48]	; (800d1a8 <prvHeapInit+0xb4>)
 800d176:	681a      	ldr	r2, [r3, #0]
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	685b      	ldr	r3, [r3, #4]
 800d180:	4a0a      	ldr	r2, [pc, #40]	; (800d1ac <prvHeapInit+0xb8>)
 800d182:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	685b      	ldr	r3, [r3, #4]
 800d188:	4a09      	ldr	r2, [pc, #36]	; (800d1b0 <prvHeapInit+0xbc>)
 800d18a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d18c:	4b09      	ldr	r3, [pc, #36]	; (800d1b4 <prvHeapInit+0xc0>)
 800d18e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d192:	601a      	str	r2, [r3, #0]
}
 800d194:	bf00      	nop
 800d196:	3714      	adds	r7, #20
 800d198:	46bd      	mov	sp, r7
 800d19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19e:	4770      	bx	lr
 800d1a0:	20000de4 	.word	0x20000de4
 800d1a4:	2000199c 	.word	0x2000199c
 800d1a8:	200019a4 	.word	0x200019a4
 800d1ac:	200019ac 	.word	0x200019ac
 800d1b0:	200019a8 	.word	0x200019a8
 800d1b4:	200019b8 	.word	0x200019b8

0800d1b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b085      	sub	sp, #20
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d1c0:	4b28      	ldr	r3, [pc, #160]	; (800d264 <prvInsertBlockIntoFreeList+0xac>)
 800d1c2:	60fb      	str	r3, [r7, #12]
 800d1c4:	e002      	b.n	800d1cc <prvInsertBlockIntoFreeList+0x14>
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	60fb      	str	r3, [r7, #12]
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	687a      	ldr	r2, [r7, #4]
 800d1d2:	429a      	cmp	r2, r3
 800d1d4:	d8f7      	bhi.n	800d1c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	685b      	ldr	r3, [r3, #4]
 800d1de:	68ba      	ldr	r2, [r7, #8]
 800d1e0:	4413      	add	r3, r2
 800d1e2:	687a      	ldr	r2, [r7, #4]
 800d1e4:	429a      	cmp	r2, r3
 800d1e6:	d108      	bne.n	800d1fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	685a      	ldr	r2, [r3, #4]
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	685b      	ldr	r3, [r3, #4]
 800d1f0:	441a      	add	r2, r3
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	685b      	ldr	r3, [r3, #4]
 800d202:	68ba      	ldr	r2, [r7, #8]
 800d204:	441a      	add	r2, r3
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	429a      	cmp	r2, r3
 800d20c:	d118      	bne.n	800d240 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681a      	ldr	r2, [r3, #0]
 800d212:	4b15      	ldr	r3, [pc, #84]	; (800d268 <prvInsertBlockIntoFreeList+0xb0>)
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	429a      	cmp	r2, r3
 800d218:	d00d      	beq.n	800d236 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	685a      	ldr	r2, [r3, #4]
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	685b      	ldr	r3, [r3, #4]
 800d224:	441a      	add	r2, r3
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	681a      	ldr	r2, [r3, #0]
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	601a      	str	r2, [r3, #0]
 800d234:	e008      	b.n	800d248 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d236:	4b0c      	ldr	r3, [pc, #48]	; (800d268 <prvInsertBlockIntoFreeList+0xb0>)
 800d238:	681a      	ldr	r2, [r3, #0]
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	601a      	str	r2, [r3, #0]
 800d23e:	e003      	b.n	800d248 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	681a      	ldr	r2, [r3, #0]
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d248:	68fa      	ldr	r2, [r7, #12]
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	429a      	cmp	r2, r3
 800d24e:	d002      	beq.n	800d256 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	687a      	ldr	r2, [r7, #4]
 800d254:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d256:	bf00      	nop
 800d258:	3714      	adds	r7, #20
 800d25a:	46bd      	mov	sp, r7
 800d25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d260:	4770      	bx	lr
 800d262:	bf00      	nop
 800d264:	2000199c 	.word	0x2000199c
 800d268:	200019a4 	.word	0x200019a4

0800d26c <__libc_init_array>:
 800d26c:	b570      	push	{r4, r5, r6, lr}
 800d26e:	4d0d      	ldr	r5, [pc, #52]	; (800d2a4 <__libc_init_array+0x38>)
 800d270:	4c0d      	ldr	r4, [pc, #52]	; (800d2a8 <__libc_init_array+0x3c>)
 800d272:	1b64      	subs	r4, r4, r5
 800d274:	10a4      	asrs	r4, r4, #2
 800d276:	2600      	movs	r6, #0
 800d278:	42a6      	cmp	r6, r4
 800d27a:	d109      	bne.n	800d290 <__libc_init_array+0x24>
 800d27c:	4d0b      	ldr	r5, [pc, #44]	; (800d2ac <__libc_init_array+0x40>)
 800d27e:	4c0c      	ldr	r4, [pc, #48]	; (800d2b0 <__libc_init_array+0x44>)
 800d280:	f000 f82e 	bl	800d2e0 <_init>
 800d284:	1b64      	subs	r4, r4, r5
 800d286:	10a4      	asrs	r4, r4, #2
 800d288:	2600      	movs	r6, #0
 800d28a:	42a6      	cmp	r6, r4
 800d28c:	d105      	bne.n	800d29a <__libc_init_array+0x2e>
 800d28e:	bd70      	pop	{r4, r5, r6, pc}
 800d290:	f855 3b04 	ldr.w	r3, [r5], #4
 800d294:	4798      	blx	r3
 800d296:	3601      	adds	r6, #1
 800d298:	e7ee      	b.n	800d278 <__libc_init_array+0xc>
 800d29a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d29e:	4798      	blx	r3
 800d2a0:	3601      	adds	r6, #1
 800d2a2:	e7f2      	b.n	800d28a <__libc_init_array+0x1e>
 800d2a4:	0800d890 	.word	0x0800d890
 800d2a8:	0800d890 	.word	0x0800d890
 800d2ac:	0800d890 	.word	0x0800d890
 800d2b0:	0800d894 	.word	0x0800d894

0800d2b4 <memcpy>:
 800d2b4:	440a      	add	r2, r1
 800d2b6:	4291      	cmp	r1, r2
 800d2b8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800d2bc:	d100      	bne.n	800d2c0 <memcpy+0xc>
 800d2be:	4770      	bx	lr
 800d2c0:	b510      	push	{r4, lr}
 800d2c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2ca:	4291      	cmp	r1, r2
 800d2cc:	d1f9      	bne.n	800d2c2 <memcpy+0xe>
 800d2ce:	bd10      	pop	{r4, pc}

0800d2d0 <memset>:
 800d2d0:	4402      	add	r2, r0
 800d2d2:	4603      	mov	r3, r0
 800d2d4:	4293      	cmp	r3, r2
 800d2d6:	d100      	bne.n	800d2da <memset+0xa>
 800d2d8:	4770      	bx	lr
 800d2da:	f803 1b01 	strb.w	r1, [r3], #1
 800d2de:	e7f9      	b.n	800d2d4 <memset+0x4>

0800d2e0 <_init>:
 800d2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2e2:	bf00      	nop
 800d2e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2e6:	bc08      	pop	{r3}
 800d2e8:	469e      	mov	lr, r3
 800d2ea:	4770      	bx	lr

0800d2ec <_fini>:
 800d2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ee:	bf00      	nop
 800d2f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2f2:	bc08      	pop	{r3}
 800d2f4:	469e      	mov	lr, r3
 800d2f6:	4770      	bx	lr
