Classic Timing Analyzer report for target
Tue Feb 28 21:54:20 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+----------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From     ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------+-------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.701 ns                         ; count[0] ; position[0] ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 270.49 MHz ( period = 3.697 ns ) ; count[4] ; count[9]    ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;          ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                     ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; count[4] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; count[4] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; count[4] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; count[4] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; count[4] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; count[4] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; count[4] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; count[4] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; count[4] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; count[2] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; count[2] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; count[2] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; count[2] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; count[2] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; count[2] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; count[2] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; count[2] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; count[2] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 275.79 MHz ( period = 3.626 ns )               ; count[0] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.387 ns                ;
; N/A   ; 277.93 MHz ( period = 3.598 ns )               ; count[1] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.359 ns                ;
; N/A   ; 283.77 MHz ( period = 3.524 ns )               ; count[0] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 284.50 MHz ( period = 3.515 ns )               ; count[5] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 284.50 MHz ( period = 3.515 ns )               ; count[5] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 284.50 MHz ( period = 3.515 ns )               ; count[5] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 284.50 MHz ( period = 3.515 ns )               ; count[5] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 284.50 MHz ( period = 3.515 ns )               ; count[5] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 284.50 MHz ( period = 3.515 ns )               ; count[5] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 284.50 MHz ( period = 3.515 ns )               ; count[5] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 284.50 MHz ( period = 3.515 ns )               ; count[5] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 284.50 MHz ( period = 3.515 ns )               ; count[5] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 286.04 MHz ( period = 3.496 ns )               ; count[1] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.257 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; count[0] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; count[0] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; count[0] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; count[0] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; count[0] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; count[0] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; count[0] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 290.95 MHz ( period = 3.437 ns )               ; count[3] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.198 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns )               ; count[1] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; count[6] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; count[6] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; count[6] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; count[6] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; count[6] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; count[6] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; count[6] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; count[6] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; count[6] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 297.18 MHz ( period = 3.365 ns )               ; count[3] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 297.18 MHz ( period = 3.365 ns )               ; count[3] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 297.18 MHz ( period = 3.365 ns )               ; count[3] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 297.18 MHz ( period = 3.365 ns )               ; count[3] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 297.18 MHz ( period = 3.365 ns )               ; count[3] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 297.18 MHz ( period = 3.365 ns )               ; count[3] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 297.18 MHz ( period = 3.365 ns )               ; count[3] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 297.18 MHz ( period = 3.365 ns )               ; count[3] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 299.31 MHz ( period = 3.341 ns )               ; count[1] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.102 ns                ;
; N/A   ; 299.31 MHz ( period = 3.341 ns )               ; count[1] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.102 ns                ;
; N/A   ; 299.31 MHz ( period = 3.341 ns )               ; count[1] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.102 ns                ;
; N/A   ; 299.31 MHz ( period = 3.341 ns )               ; count[1] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.102 ns                ;
; N/A   ; 299.31 MHz ( period = 3.341 ns )               ; count[1] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.102 ns                ;
; N/A   ; 299.31 MHz ( period = 3.341 ns )               ; count[1] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.102 ns                ;
; N/A   ; 304.60 MHz ( period = 3.283 ns )               ; count[9] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 304.60 MHz ( period = 3.283 ns )               ; count[9] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 304.60 MHz ( period = 3.283 ns )               ; count[9] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 304.60 MHz ( period = 3.283 ns )               ; count[9] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 304.60 MHz ( period = 3.283 ns )               ; count[9] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 304.60 MHz ( period = 3.283 ns )               ; count[9] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 304.60 MHz ( period = 3.283 ns )               ; count[9] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 304.60 MHz ( period = 3.283 ns )               ; count[9] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 304.60 MHz ( period = 3.283 ns )               ; count[9] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 304.69 MHz ( period = 3.282 ns )               ; count[7] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; count[7] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; count[8] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; count[8] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; count[8] ; count[8] ; clock      ; clock    ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; count[8] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; count[8] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; count[8] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; count[8] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; count[8] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; count[8] ; count[9] ; clock      ; clock    ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 341.76 MHz ( period = 2.926 ns )               ; count[7] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 2.687 ns                ;
; N/A   ; 341.76 MHz ( period = 2.926 ns )               ; count[7] ; count[7] ; clock      ; clock    ; None                        ; None                      ; 2.687 ns                ;
; N/A   ; 341.76 MHz ( period = 2.926 ns )               ; count[7] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 2.687 ns                ;
; N/A   ; 341.76 MHz ( period = 2.926 ns )               ; count[7] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 2.687 ns                ;
; N/A   ; 341.76 MHz ( period = 2.926 ns )               ; count[7] ; count[5] ; clock      ; clock    ; None                        ; None                      ; 2.687 ns                ;
; N/A   ; 341.76 MHz ( period = 2.926 ns )               ; count[7] ; count[6] ; clock      ; clock    ; None                        ; None                      ; 2.687 ns                ;
; N/A   ; 341.76 MHz ( period = 2.926 ns )               ; count[7] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 2.687 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count[0] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+----------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To          ; From Clock ;
+-------+--------------+------------+----------+-------------+------------+
; N/A   ; None         ; 9.701 ns   ; count[0] ; position[0] ; clock      ;
; N/A   ; None         ; 8.400 ns   ; count[3] ; position[3] ; clock      ;
; N/A   ; None         ; 8.227 ns   ; count[1] ; position[1] ; clock      ;
; N/A   ; None         ; 7.861 ns   ; count[7] ; position[7] ; clock      ;
; N/A   ; None         ; 7.706 ns   ; count[2] ; position[2] ; clock      ;
; N/A   ; None         ; 7.638 ns   ; count[8] ; position[8] ; clock      ;
; N/A   ; None         ; 7.601 ns   ; count[5] ; position[5] ; clock      ;
; N/A   ; None         ; 7.587 ns   ; count[6] ; position[6] ; clock      ;
; N/A   ; None         ; 7.576 ns   ; count[9] ; position[9] ; clock      ;
; N/A   ; None         ; 7.295 ns   ; count[4] ; position[4] ; clock      ;
+-------+--------------+------------+----------+-------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Feb 28 21:54:20 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off target -c target --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "direction~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 270.49 MHz between source register "count[4]" and destination register "count[1]" (period= 3.697 ns)
    Info: + Longest register to register delay is 3.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N15; Fanout = 7; REG Node = 'count[4]'
        Info: 2: + IC(0.382 ns) + CELL(0.516 ns) = 0.898 ns; Loc. = LCCOMB_X13_Y7_N28; Fanout = 1; COMB Node = '_~3'
        Info: 3: + IC(0.298 ns) + CELL(0.491 ns) = 1.687 ns; Loc. = LCCOMB_X13_Y7_N30; Fanout = 2; COMB Node = '_~4'
        Info: 4: + IC(0.308 ns) + CELL(0.461 ns) = 2.456 ns; Loc. = LCCOMB_X13_Y7_N0; Fanout = 9; COMB Node = 'direction~head_lut'
        Info: 5: + IC(0.262 ns) + CELL(0.740 ns) = 3.458 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 6; REG Node = 'count[1]'
        Info: Total cell delay = 2.208 ns ( 63.85 % )
        Info: Total interconnect delay = 1.250 ns ( 36.15 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.846 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 6; REG Node = 'count[1]'
            Info: Total cell delay = 1.628 ns ( 57.20 % )
            Info: Total interconnect delay = 1.218 ns ( 42.80 % )
        Info: - Longest clock path from clock "clock" to source register is 2.846 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X13_Y7_N15; Fanout = 7; REG Node = 'count[4]'
            Info: Total cell delay = 1.628 ns ( 57.20 % )
            Info: Total interconnect delay = 1.218 ns ( 42.80 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tco from clock "clock" to destination pin "position[0]" through register "count[0]" is 9.701 ns
    Info: + Longest clock path from clock "clock" to source register is 2.846 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X12_Y7_N1; Fanout = 6; REG Node = 'count[0]'
        Info: Total cell delay = 1.628 ns ( 57.20 % )
        Info: Total interconnect delay = 1.218 ns ( 42.80 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.578 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y7_N1; Fanout = 6; REG Node = 'count[0]'
        Info: 2: + IC(3.728 ns) + CELL(2.850 ns) = 6.578 ns; Loc. = PIN_V22; Fanout = 0; PIN Node = 'position[0]'
        Info: Total cell delay = 2.850 ns ( 43.33 % )
        Info: Total interconnect delay = 3.728 ns ( 56.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 128 megabytes
    Info: Processing ended: Tue Feb 28 21:54:20 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


