Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon May 20 13:18:14 2019
| Host         : aglpc running 64-bit Manjaro Linux
| Command      : report_timing_summary -file ./reports/post_route_timing_summary.rpt
| Design       : amba_digitherm
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 35 register/latch pins with no clock driven by root clock pin: AMBA_M0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: AMBA_M0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AMBA_M0/int_rst_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AMBA_M0/int_slave_select_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AMBA_M0/int_slave_select_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AMBA_M0/int_slave_select_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AMBA_M0/int_slave_select_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AMBA_M0/int_write_reg/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: AMBA_M0/out_PENABLE_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: AMBA_M0/out_PSELx_reg[0]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: AMBA_M0/out_PSELx_reg[1]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: AMBA_M0/out_PSELx_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: AMBA_M0/out_PSELx_reg[3]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: AMBA_M0/out_PWRITE_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: AMBA_M0/state_m_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: AMBA_M0/state_m_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: AMBA_M0/state_m_reg[2]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: AMBA_S2/int_data_vld_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 237 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.874     -120.564                     30                 7329        0.059        0.000                      0                 7329        4.500        0.000                       0                  2536  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.874     -120.564                     30                 7278        0.059        0.000                      0                 7278        4.500        0.000                       0                  2536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.799        0.000                      0                   51        0.825        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           30  Failing Endpoints,  Worst Slack       -4.874ns,  Total Violation     -120.564ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.874ns  (required time - arrival time)
  Source:                 AMBA_S3/BCD_0/out_an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_an[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 3.481ns (61.494%)  route 2.180ns (38.506%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -4.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=2535, routed)        1.247     4.179    AMBA_S3/BCD_0/in_clk_IBUF_BUFG
    SLICE_X47Y91         FDRE                                         r  AMBA_S3/BCD_0/out_an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.341     4.520 r  AMBA_S3/BCD_0/out_an_reg[1]/Q
                         net (fo=1, routed)           2.180     6.699    out_an_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         3.140     9.839 r  out_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.839    out_an[1]
    K2                                                                r  out_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                 -4.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 in_size[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AMBA_S4/int_data_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.259ns (31.659%)  route 2.717ns (68.341%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    J15                                               0.000     0.500 r  in_size[0] (IN)
                         net (fo=0)                   0.000     0.500    in_size[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.259     1.759 r  in_size_IBUF[0]_inst/O
                         net (fo=1, routed)           2.717     4.476    AMBA_S4/D[0]
    SLICE_X0Y80          FDRE                                         r  AMBA_S4/int_data_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=2535, routed)        1.310     4.242    AMBA_S4/in_clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  AMBA_S4/int_data_read_reg[0]/C
                         clock pessimism              0.000     4.242    
                         clock uncertainty            0.035     4.277    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.140     4.417    AMBA_S4/int_data_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.417    
                         arrival time                           4.476    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  in_clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67     AMBA_S2/DSP_0/FIFO_Data_reg[55][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y65    AMBA_S2/DSP_0/FIFO_Data_reg[112][7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 AMBA_M0/int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AMBA_M0/waitSample_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.438ns (15.553%)  route 2.378ns (84.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 13.928 - 10.000 ) 
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=2535, routed)        1.303     4.235    AMBA_M0/in_clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  AMBA_M0/int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.341     4.576 r  AMBA_M0/int_rst_reg/Q
                         net (fo=11, routed)          0.495     5.070    AMBA_M0/int_rst
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.097     5.167 f  AMBA_M0/int_slave_select_reg[3]_i_3/O
                         net (fo=97, routed)          1.883     7.051    AMBA_M0/int_slave_select_reg[3]_i_3_n_0
    SLICE_X10Y81         FDCE                                         f  AMBA_M0/waitSample_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_clk (IN)
                         net (fo=0)                   0.000    10.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=2535, routed)        1.150    13.928    AMBA_M0/in_clk_IBUF_BUFG
    SLICE_X10Y81         FDCE                                         r  AMBA_M0/waitSample_reg[20]/C
                         clock pessimism              0.214    14.142    
                         clock uncertainty           -0.035    14.106    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.257    13.849    AMBA_M0/waitSample_reg[20]
  -------------------------------------------------------------------
                         required time                         13.849    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  6.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 AMBA_M0/int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AMBA_M0/waitSwitch_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.142%)  route 0.584ns (75.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=2535, routed)        0.591     1.510    AMBA_M0/in_clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  AMBA_M0/int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  AMBA_M0/int_rst_reg/Q
                         net (fo=11, routed)          0.249     1.900    AMBA_M0/int_rst
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.045     1.945 f  AMBA_M0/int_slave_select_reg[3]_i_3/O
                         net (fo=97, routed)          0.336     2.281    AMBA_M0/int_slave_select_reg[3]_i_3_n_0
    SLICE_X5Y78          FDCE                                         f  AMBA_M0/waitSwitch_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=2535, routed)        0.862     2.027    AMBA_M0/in_clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  AMBA_M0/waitSwitch_reg[12]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X5Y78          FDCE (Remov_fdce_C_CLR)     -0.092     1.455    AMBA_M0/waitSwitch_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.825    





