# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Exercise5.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_2_b.sv" \
"../../../../Exercise5.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_2_b_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
