// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.503500,HLS_SYN_LAT=4063389,HLS_SYN_TPT=none,HLS_SYN_MEM=178,HLS_SYN_DSP=0,HLS_SYN_FF=624,HLS_SYN_LUT=1699,HLS_VERSION=2025_1_1}" *)

module top_kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_in_address0,
        A_in_ce0,
        A_in_q0,
        A_out_address0,
        A_out_ce0,
        A_out_we0,
        A_out_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] A_in_address0;
output   A_in_ce0;
input  [23:0] A_in_q0;
output  [15:0] A_out_address0;
output   A_out_ce0;
output   A_out_we0;
output  [23:0] A_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] mem_A_address0;
reg    mem_A_ce0;
reg    mem_A_we0;
reg   [23:0] mem_A_d0;
wire   [23:0] mem_A_q0;
reg    mem_A_ce1;
reg    mem_A_we1;
wire   [0:0] trunc_ln95_fu_95_p1;
reg   [0:0] trunc_ln95_reg_115;
wire    ap_CS_fsm_state3;
wire    grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start;
wire    grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_done;
wire    grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_idle;
wire    grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_ready;
wire   [15:0] grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_A_in_address0;
wire    grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_A_in_ce0;
wire   [15:0] grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_address0;
wire    grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_ce0;
wire    grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_we0;
wire   [23:0] grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_d0;
wire    grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_start;
wire    grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_done;
wire    grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_idle;
wire    grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_ready;
wire   [15:0] grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_address0;
wire    grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_ce0;
wire    grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_we0;
wire   [23:0] grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_d0;
wire   [15:0] grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_address1;
wire    grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_ce1;
wire    grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_we1;
wire   [23:0] grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_d1;
wire    grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_start;
wire    grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_done;
wire    grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_idle;
wire    grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_ready;
wire   [15:0] grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_address0;
wire    grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_ce0;
wire    grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_we0;
wire   [23:0] grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_d0;
wire   [15:0] grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_mem_A_address0;
wire    grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_mem_A_ce0;
reg    grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_start_reg;
wire   [0:0] icmp_ln95_fu_83_p2;
wire    ap_CS_fsm_state4;
reg    grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [4:0] t_fu_46;
wire   [4:0] t_2_fu_89_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_start_reg = 1'b0;
#0 t_fu_46 = 5'd0;
end

top_kernel_top_kernel_Pipeline_row_loop_col_loop_mem_B_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
mem_A_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_A_address0),
    .ce0(mem_A_ce0),
    .we0(mem_A_we0),
    .d0(mem_A_d0),
    .q0(mem_A_q0),
    .address1(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_address1),
    .ce1(mem_A_ce1),
    .we1(mem_A_we1),
    .d1(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_d1)
);

top_kernel_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1 grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start),
    .ap_done(grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_ready),
    .A_in_address0(grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_A_in_address0),
    .A_in_ce0(grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_A_in_ce0),
    .A_in_q0(A_in_q0),
    .mem_A_address0(grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_address0),
    .mem_A_ce0(grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_ce0),
    .mem_A_we0(grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_we0),
    .mem_A_d0(grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_d0)
);

top_kernel_top_kernel_Pipeline_row_loop_col_loop grp_top_kernel_Pipeline_row_loop_col_loop_fu_58(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_start),
    .ap_done(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_ready),
    .empty(trunc_ln95_reg_115),
    .mem_A_address0(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_address0),
    .mem_A_ce0(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_ce0),
    .mem_A_we0(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_we0),
    .mem_A_d0(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_d0),
    .mem_A_q0(mem_A_q0),
    .mem_A_address1(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_address1),
    .mem_A_ce1(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_ce1),
    .mem_A_we1(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_we1),
    .mem_A_d1(grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_d1)
);

top_kernel_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3 grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_start),
    .ap_done(grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_ready),
    .A_out_address0(grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_address0),
    .A_out_ce0(grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_ce0),
    .A_out_we0(grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_we0),
    .A_out_d0(grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_d0),
    .mem_A_address0(grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_mem_A_address0),
    .mem_A_ce0(grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_mem_A_ce0),
    .mem_A_q0(mem_A_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln95_fu_83_p2 == 1'd0))) begin
            grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln95_fu_83_p2 == 1'd1))) begin
            grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        t_fu_46 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln95_fu_83_p2 == 1'd0))) begin
        t_fu_46 <= t_2_fu_89_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln95_reg_115 <= trunc_ln95_fu_95_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mem_A_address0 = grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_mem_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        mem_A_address0 = grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_A_address0 = grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_address0;
    end else begin
        mem_A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mem_A_ce0 = grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_mem_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        mem_A_ce0 = grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_A_ce0 = grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_ce0;
    end else begin
        mem_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mem_A_ce1 = grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_ce1;
    end else begin
        mem_A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mem_A_d0 = grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_A_d0 = grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_d0;
    end else begin
        mem_A_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mem_A_we0 = grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_A_we0 = grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_mem_A_we0;
    end else begin
        mem_A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mem_A_we1 = grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_mem_A_we1;
    end else begin
        mem_A_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln95_fu_83_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_in_address0 = grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_A_in_address0;

assign A_in_ce0 = grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_A_in_ce0;

assign A_out_address0 = grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_address0;

assign A_out_ce0 = grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_ce0;

assign A_out_d0 = grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_d0;

assign A_out_we0 = grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_A_out_we0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start = grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg;

assign grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_start = grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_start_reg;

assign grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_start = grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_start_reg;

assign icmp_ln95_fu_83_p2 = ((t_fu_46 == 5'd30) ? 1'b1 : 1'b0);

assign t_2_fu_89_p2 = (t_fu_46 + 5'd1);

assign trunc_ln95_fu_95_p1 = t_fu_46[0:0];

endmodule //top_kernel
