
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.12-s051_1, built Wed Aug 17 12:18:54 PDT 2016
Options:	
Date:		Thu Apr  8 15:37:26 2021
Host:		cparch25.ecn.purdue.edu (x86_64 w/Linux 3.10.0-1160.21.1.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz 8192KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	16.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set floorplan_default_site core
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_io_file innovus.io
<CMD> set init_lef_file {/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef}
<CMD> set init_mmmc_file osu05_MMMC.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog mapped/layout_lab_design.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_ccs_noise_vin_clip_points {}
<CMD> set timing_library_ccs_noise_vout_clip_points {}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#- Begin Load MMMC data ... (date=04/08 15:37:41, mem=480.5M)
#- End Load MMMC data ... (date=04/08 15:37:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=480.5M, current mem=480.5M)
osu05
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.

Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.

Loading LEF file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.stacks.lef ...
**WARN: (IMPLF-119):	LAYER 'nwell' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'nactive' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'pactive' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'cc' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'M2_M1' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'M3_M2' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
**WARN: (IMPLF-151):	The viaRule 'viagen21' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'viagen32' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'TURN1' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'TURN2' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'TURN3' has been defined, the content will be skipped.
**WARN: (IMPLF-58):	MACRO 'FILL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI22X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'BUFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'BUFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFNEGX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFPOSX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'HAX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OAI21X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-61):	40 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.

viaInitial starts at Thu Apr  8 15:37:41 2021
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Thu Apr  8 15:37:41 2021
Loading view definition file from osu05_MMMC.view
Reading OSUv2.7 timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. (File /package/eda/cells/OSU/v2.7/cadence/lib/ami05/signalstorm/osu05_stdcells.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.14min, fe_real=0.25min, fe_mem=501.7M) ***
#- Begin Load netlist data ... (date=04/08 15:37:41, mem=501.7M)
*** Begin netlist parsing (mem=501.7M) ***
**WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADGND' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'PADGND' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADVDD' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'PADVDD' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 39 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/layout_lab_design.v'

*** Memory Usage v#1 (Current mem = 501.660M, initial mem = 163.832M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=501.7M) ***
#- End Load netlist data ... (date=04/08 15:37:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=501.7M, current mem=501.7M)
Top level cell is layout_lab_design.
**WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
**WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
Hooked 39 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell layout_lab_design ...
*** Netlist is unique.
** info: there are 56 modules.
** info: there are 668 stdCell insts.
** info: there are 16 Pad insts.

*** Memory Usage v#1 (Current mem = 537.422M, initial mem = 163.832M) ***
Reading IO assignment file "innovus.io" ...
**WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File osu05.capTbl ...
Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: osu05
    RC-Corner Name        : osu05
    RC-Corner Index       : 0
    RC-Corner Temperature : 30 Celsius
    RC-Corner Cap Table   : 'osu05.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file 'prects.sdc' ...
Current (total cpu=0:00:08.8, real=0:00:15.0, peak res=244.5M, current mem=661.0M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File prects.sdc, Line 14).

INFO (CTE): Reading of timing constraints file prects.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=259.7M, current mem=678.2M)
Current (total cpu=0:00:08.8, real=0:00:15.0, peak res=259.7M, current mem=678.2M)
Reading timing constraints file 'postcts.sdc' ...
Current (total cpu=0:00:08.8, real=0:00:15.0, peak res=259.7M, current mem=678.2M)
Resetting all latency settings from fanout cone of clock 'clk' (File postcts.sdc, Line 2).

INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=271.6M, current mem=690.5M)
Current (total cpu=0:00:08.9, real=0:00:15.0, peak res=271.6M, current mem=690.5M)
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-151            5  The viaRule '%s' has been defined, the c...
WARNING   IMPLF-58            40  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
ERROR     IMPLF-223            2  The LEF via '%s' has been defined and fo...
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPLF-119           10  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
*** Message Summary: 132 warning(s), 2 error(s)

<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> unfixAllIos
<CMD> legalizePin
#- Begin legalizePin (date=04/08 15:37:41, mem=698.5M)

Start pin legalization for the partition [layout_lab_design]:
Summary report for top level: [layout_lab_design] 
	Total Pads                         : 16
	Total Pins                         : 0
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [layout_lab_design].

#- End legalizePin (date=04/08 15:37:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=698.5M, current mem=698.5M)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around default_power_domain -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset 9.9 -nets { gnd vdd }
#- Begin addRing (date=04/08 15:37:41, mem=698.5M)
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

Ring generation is complete; vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
#- End addRing (date=04/08 15:37:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=698.5M, current mem=698.5M)
<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.14201 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 696
End delay calculation. (MEM=876.746 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 10 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=862.6M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=658 (0 fixed + 658 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=686 #term=2363 #term/net=3.44, #fixedIo=44, #floatIo=0, #fixedPin=0, #floatPin=16
stdCell: 658 single + 0 double + 0 multi
Total standard cell length = 10.3872 (mm), area = 0.3116 (mm^2)
Estimated cell power/ground rail width = 3.750 um
Average module density = 0.500.
Density for the design = 0.500.
       = stdcell_area 4328 sites (311616 um^2) / alloc_area 8658 sites (623376 um^2).
Pin Density = 0.2729.
            = total # of pins 2363 / total area 8658.
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 2.090e+04 (9.10e+03 1.18e+04)
              Est.  stn bbox = 2.472e+04 (1.09e+04 1.38e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 862.6M
Iteration  2: Total net bbox = 2.090e+04 (9.10e+03 1.18e+04)
              Est.  stn bbox = 2.472e+04 (1.09e+04 1.38e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 862.6M
Iteration  3: Total net bbox = 2.179e+04 (1.01e+04 1.17e+04)
              Est.  stn bbox = 2.680e+04 (1.27e+04 1.41e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 878.6M
Iteration  4: Total net bbox = 4.190e+04 (2.45e+04 1.74e+04)
              Est.  stn bbox = 5.346e+04 (3.27e+04 2.08e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 878.6M
Iteration  5: Total net bbox = 5.550e+04 (3.34e+04 2.21e+04)
              Est.  stn bbox = 7.157e+04 (4.45e+04 2.70e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 878.6M
Iteration  6: Total net bbox = 6.418e+04 (3.64e+04 2.77e+04)
              Est.  stn bbox = 8.135e+04 (4.77e+04 3.36e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 878.6M
Iteration  7: Total net bbox = 7.232e+04 (4.00e+04 3.23e+04)
              Est.  stn bbox = 8.994e+04 (5.14e+04 3.85e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 878.6M
Iteration  8: Total net bbox = 7.766e+04 (4.27e+04 3.49e+04)
              Est.  stn bbox = 9.513e+04 (5.41e+04 4.10e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 878.6M
Iteration  9: Total net bbox = 8.107e+04 (4.53e+04 3.58e+04)
              Est.  stn bbox = 9.948e+04 (5.74e+04 4.21e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 878.6M
Iteration 10: Total net bbox = 8.107e+04 (4.53e+04 3.58e+04)
              Est.  stn bbox = 9.948e+04 (5.74e+04 4.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 878.6M
Iteration 11: Total net bbox = 8.107e+04 (4.53e+04 3.58e+04)
              Est.  stn bbox = 9.948e+04 (5.74e+04 4.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 878.6M
*** cost = 8.107e+04 (4.53e+04 3.58e+04) (cpu for global=0:00:01.7) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.7 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:11.0 mem=878.6M) ***
Total net bbox length = 8.107e+04 (4.527e+04 3.580e+04) (ext = 2.859e+03)
Density distribution unevenness ratio = 6.825%
Move report: Detail placement moves 658 insts, mean move: 14.22 um, max move: 130.35 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]): (983.16, 878.19) --> (900.00, 831.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 878.6MB
Summary Report:
Instances move: 658 (out of 658 movable)
Instances flipped: 0
Mean displacement: 14.22 um
Max displacement: 130.35 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]) (983.159, 878.191) -> (900, 831)
	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
Total net bbox length = 7.713e+04 (4.148e+04 3.565e+04) (ext = 2.755e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 878.6MB
*** Finished refinePlace (0:00:11.1 mem=878.6M) ***
*** End of Placement (cpu=0:00:01.8, real=0:00:02.0, mem=878.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Density distribution unevenness ratio = 6.617%
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 821.4M, totSessionCpu=0:00:11 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=821.4M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=686  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 670 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 670 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.495000e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.10% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.10% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2315
[NR-eGR] Layer2(metal2)(V) length: 5.129310e+04um, number of vias: 3577
[NR-eGR] Layer3(metal3)(H) length: 5.094240e+04um, number of vias: 0
[NR-eGR] Total length: 1.022355e+05um, number of vias: 5892
[NR-eGR] End Peak syMemory usage = 819.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'layout_lab_design' of instances=702 and nets=696 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design layout_lab_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 819.375M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 819.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 827.2M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 686
End delay calculation. (MEM=916.531 CPU=0:00:00.6 REAL=0:00:01.0)
The useful skew maximum allowed delay is: 0.3
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    49.99%|        -|  -1.370|  -5.357|   0:00:00.0| 1035.1M|
|    49.99%|        -|  -1.370|  -5.357|   0:00:00.0| 1035.1M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1035.1M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    26   |     26  |     0   |     0   |     0   |     0   | -1.37 |          0|          0|          0|  49.99  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.18 |         22|          0|          4|  50.80  |   0:00:00.0|    1035.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.18 |          0|          0|          0|  50.80  |   0:00:00.0|    1035.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1035.1M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 895.2M, totSessionCpu=0:00:13 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.177  TNS Slack -2.790 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.177|  -2.790|    50.80%|   0:00:00.0| 1050.8M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
|  -0.124|  -0.124|    50.95%|   0:00:00.0| 1056.5M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
|  -0.124|  -0.124|    50.95%|   0:00:00.0| 1056.5M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
|  -0.124|  -0.124|    50.95%|   0:00:00.0| 1056.5M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
|  -0.037|  -0.037|    50.96%|   0:00:00.0| 1056.5M|     osu05|  default| I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D       |
|   0.000|   0.000|    51.03%|   0:00:00.0| 1056.5M|        NA|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1056.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1056.5M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization

Active setup views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is 0.056
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 51.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.03%|        -|   0.000|   0.000|   0:00:00.0| 1056.5M|
|    51.00%|        2|   0.000|   0.000|   0:00:00.0| 1056.5M|
|    51.00%|        0|   0.000|   0.000|   0:00:00.0| 1056.5M|
|    50.90%|        3|   0.000|   0.000|   0:00:00.0| 1056.5M|
|    50.84%|        5|   0.000|   0.000|   0:00:00.0| 1056.5M|
|    50.84%|        0|   0.000|   0.000|   0:00:00.0| 1056.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.84
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=906.97M, totSessionCpu=0:00:14).
*** Timing NOT met, worst failing slack is 0.071
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is 0.071
*** Check timing (0:00:00.0)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.84
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.84%|        -|   0.000|   0.000|   0:00:00.0| 1056.5M|
|    50.81%|        1|   0.000|   0.000|   0:00:00.0| 1056.5M|
|    50.80%|        1|   0.000|   0.000|   0:00:00.0| 1056.5M|
|    50.80%|        0|   0.000|   0.000|   0:00:00.0| 1056.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.80
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=906.97M, totSessionCpu=0:00:14).
*** Steiner Routed Nets: 12.553%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 907.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=709  numIgnoredNets=25
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 684 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 684 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.474000e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.10% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.10% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2338
[NR-eGR] Layer2(metal2)(V) length: 5.132310e+04um, number of vias: 3576
[NR-eGR] Layer3(metal3)(H) length: 5.086080e+04um, number of vias: 0
[NR-eGR] Total length: 1.021839e+05um, number of vias: 5914
[NR-eGR] End Peak syMemory usage = 885.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'layout_lab_design' of instances=725 and nets=718 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design layout_lab_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 885.047M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 709
End delay calculation. (MEM=975.492 CPU=0:00:00.7 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | 0.03 |          0|          0|          0|  50.80  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.03 |          0|          0|          3|  50.90  |   0:00:00.0|    1051.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.03 |          0|          0|          0|  50.90  |   0:00:00.0|    1051.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1051.8M) ***

*** Starting refinePlace (0:00:14.8 mem=1067.8M) ***
Total net bbox length = 7.752e+04 (4.152e+04 3.601e+04) (ext = 2.759e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 689 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 27 insts, mean move: 5.96 um, max move: 21.60 um
	Max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC0_nfifo_empty): (1036.80, 891.00) --> (1058.40, 891.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1067.8MB
Summary Report:
Instances move: 27 (out of 681 movable)
Instances flipped: 1
Mean displacement: 5.96 um
Max displacement: 21.60 um (Instance: I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC0_nfifo_empty) (1036.8, 891) -> (1058.4, 891)
	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
Total net bbox length = 7.765e+04 (4.166e+04 3.599e+04) (ext = 2.737e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1067.8MB
*** Finished refinePlace (0:00:14.8 mem=1067.8M) ***
*** maximum move = 21.60 um ***
*** Finished re-routing un-routed nets (1067.8M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1067.8M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 3.526%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1032.7M)
doiPBLastSyncSlave
Extraction called for design 'layout_lab_design' of instances=725 and nets=718 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design layout_lab_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 885.047M)
*** Steiner Routed Nets: 3.526%; Threshold: 100; Threshold for Hold: 100
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=709  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 693 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 693 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.492000e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.10% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.10% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2356
[NR-eGR] Layer2(metal2)(V) length: 5.131710e+04um, number of vias: 3605
[NR-eGR] Layer3(metal3)(H) length: 5.099040e+04um, number of vias: 0
[NR-eGR] Total length: 1.023075e+05um, number of vias: 5961
[NR-eGR] End Peak syMemory usage = 885.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Extraction called for design 'layout_lab_design' of instances=725 and nets=718 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design layout_lab_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 885.047M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 709
End delay calculation. (MEM=975.492 CPU=0:00:00.7 REAL=0:00:01.0)
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 906.0M, totSessionCpu=0:00:16 **
*** Finished optDesign ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=906.0M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=681 (0 fixed + 681 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=44 #net=709 #term=2404 #term/net=3.39, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 681 single + 0 double + 0 multi
Total standard cell length = 10.5768 (mm), area = 0.3173 (mm^2)
Average module density = 0.509.
Density for the design = 0.509.
       = stdcell_area 4407 sites (317304 um^2) / alloc_area 8658 sites (623376 um^2).
Pin Density = 0.2777.
            = total # of pins 2404 / total area 8658.
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  6: Total net bbox = 6.506e+04 (3.63e+04 2.88e+04)
              Est.  stn bbox = 8.154e+04 (4.73e+04 3.43e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 891.8M
Iteration  7: Total net bbox = 7.345e+04 (4.15e+04 3.20e+04)
              Est.  stn bbox = 9.061e+04 (5.29e+04 3.77e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 891.8M
Iteration  8: Total net bbox = 7.892e+04 (4.34e+04 3.55e+04)
              Est.  stn bbox = 9.599e+04 (5.47e+04 4.13e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 891.8M
Iteration  9: Total net bbox = 8.194e+04 (4.58e+04 3.62e+04)
              Est.  stn bbox = 9.971e+04 (5.78e+04 4.20e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 891.8M
Iteration 10: Total net bbox = 8.194e+04 (4.58e+04 3.62e+04)
              Est.  stn bbox = 9.971e+04 (5.78e+04 4.20e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 891.8M
Iteration 11: Total net bbox = 8.194e+04 (4.58e+04 3.62e+04)
              Est.  stn bbox = 9.971e+04 (5.78e+04 4.20e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 891.8M
*** cost = 8.194e+04 (4.58e+04 3.62e+04) (cpu for global=0:00:01.2) real=0:00:01.0***
Core Placement runtime cpu: 0:00:01.2 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:16.9 mem=891.8M) ***
Total net bbox length = 8.194e+04 (4.577e+04 3.617e+04) (ext = 2.922e+03)
Density distribution unevenness ratio = 5.180%
Move report: Detail placement moves 681 insts, mean move: 14.98 um, max move: 130.90 um
	Max move on inst (I0/LD/T_SR_0/curr_val_reg[4]): (559.08, 814.18) --> (616.80, 741.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 891.8MB
Summary Report:
Instances move: 681 (out of 681 movable)
Instances flipped: 0
Mean displacement: 14.98 um
Max displacement: 130.90 um (Instance: I0/LD/T_SR_0/curr_val_reg[4]) (559.078, 814.176) -> (616.8, 741)
	Length: 22 sites, height: 1 rows, site name: core, cell type: DFFSR
Total net bbox length = 7.821e+04 (4.242e+04 3.579e+04) (ext = 2.837e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 891.8MB
*** Finished refinePlace (0:00:17.0 mem=891.8M) ***
*** End of Placement (cpu=0:00:01.3, real=0:00:01.0, mem=891.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Density distribution unevenness ratio = 5.225%
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 8, real = 0: 0: 9, mem = 853.3M **
Command spTest is not supported.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-5140           1  Global net connect rules have not been c...
WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-315            1  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> checkPlace
Begin checking placement ... (start mem=853.3M, init mem=853.3M)
*info: Placed = 681           
*info: Unplaced = 0           
Placement Density:50.90%(317304/623376)
Placement Density (including fixed std cells):50.90%(317304/623376)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=853.3M)
<CMD> sroute
#- Begin sroute (date=04/08 15:37:50, mem=853.3M)
*** Begin SPECIAL ROUTE on Thu Apr  8 15:37:51 2021 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg57/ece337/Lab11
SPECIAL ROUTE ran on machine: cparch25.ecn.purdue.edu (Linux 3.10.0-1160.21.1.el7.x86_64 x86_64 2.09Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1709.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 25 used
Read in 725 components
  681 core components: 0 unplaced, 681 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 54
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 27
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1712.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Thu Apr  8 15:37:51 2021
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Apr  8 15:37:51 2021

sroute post-processing starts at Thu Apr  8 15:37:51 2021
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Apr  8 15:37:51 2021
sroute created 81 wires.
ViaGen created 54 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       81       |       NA       |
|   via  |       54       |        0       |
+--------+----------------+----------------+
#- End sroute (date=04/08 15:37:51, total cpu=0:00:00.0, real=0:00:01.0, peak res=855.6M, current mem=855.6M)
<CMD> trialRoute
*** Starting trialRoute (mem=853.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 1.57% V (0:00:00.0 853.3M)

Phase 1e-1f Overflow: 0.00% H + 0.59% V (0:00:00.0 853.3M)

Phase 1l Overflow: 0.00% H + 0.59% V (0:00:00.0 853.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	12	 0.59%
--------------------------------------
  0:	0	 0.00%	230	11.31%
  1:	0	 0.00%	242	11.90%
  2:	3	 0.15%	346	17.02%
  3:	93	 4.57%	396	19.48%
  4:	83	 4.08%	318	15.64%
  5:	1857	91.21%	489	24.05%


Total length: 9.899e+04um, number of vias: 4571
M1(H) length: 0.000e+00um, number of vias: 2356
M2(V) length: 5.033e+04um, number of vias: 2215
M3(H) length: 4.867e+04um

Peak Memory Usage was 853.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=853.3M) ***

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=855.1M)
Extraction called for design 'layout_lab_design' of instances=725 and nets=718 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design layout_lab_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 855.102M)
#################################################################################
# Design Stage: PreRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 709
End delay calculation. (MEM=932.758 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:17.5 mem=932.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.043  |  0.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
Routing Overflow: 0.00% H and 0.59% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.57 sec
Total Real time: 0.0 sec
Total Memory Usage: 875.515625 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 879.5M, totSessionCpu=0:00:18 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=879.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.043  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 873.5M, totSessionCpu=0:00:18 **
*** Starting optimizing excluded clock nets MEM= 873.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 873.5M) ***
Begin: GigaOpt high fanout net optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.90%|        -|   0.043|   0.000|   0:00:00.0| 1051.1M|
|    50.90%|        -|   0.043|   0.000|   0:00:00.0| 1051.1M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1051.1M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.04 |          0|          0|          0|  50.90  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.04 |          0|          0|          0|  50.90  |   0:00:00.0|    1051.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1051.1M) ***

End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 2147483647
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=294 numPGBlocks=66 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=709  numIgnoredNets=16
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 693 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 693 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 9.597000e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2356
[NR-eGR] Layer2(metal2)(V) length: 5.059110e+04um, number of vias: 3502
[NR-eGR] Layer3(metal3)(H) length: 5.221680e+04um, number of vias: 0
[NR-eGR] Total length: 1.028079e+05um, number of vias: 5858
[NR-eGR] End Peak syMemory usage = 889.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'layout_lab_design' of instances=725 and nets=718 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design layout_lab_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 889.742M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 709
End delay calculation. (MEM=967.133 CPU=0:00:00.5 REAL=0:00:00.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  50.90  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  50.90  |   0:00:00.0|    1043.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1043.4M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=909.9M)                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.001  |
|           TNS (ns):| -0.001  |
|    Violating Paths:|    1    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 909.9M, totSessionCpu=0:00:19 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 911.9M, totSessionCpu=0:00:19 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.150  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 909.9M, totSessionCpu=0:00:19 **
*** Finished optDesign ***
<CMD> trialRoute
*** Starting trialRoute (mem=879.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16

Phase 1a-1d Overflow: 0.00% H + 1.57% V (0:00:00.0 879.1M)

Phase 1e-1f Overflow: 0.00% H + 0.59% V (0:00:00.0 879.1M)

Phase 1l Overflow: 0.00% H + 0.59% V (0:00:00.0 879.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	12	 0.59%
--------------------------------------
  0:	0	 0.00%	230	11.31%
  1:	0	 0.00%	242	11.90%
  2:	3	 0.15%	346	17.02%
  3:	93	 4.57%	396	19.48%
  4:	83	 4.08%	318	15.64%
  5:	1857	91.21%	489	24.05%


Total length: 9.899e+04um, number of vias: 4571
M1(H) length: 0.000e+00um, number of vias: 2356
M2(V) length: 5.033e+04um, number of vias: 2215
M3(H) length: 4.867e+04um

Peak Memory Usage was 879.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=879.1M) ***

<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=862.0M)
Extraction called for design 'layout_lab_design' of instances=725 and nets=718 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design layout_lab_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 861.984M)
#################################################################################
# Design Stage: PreRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 709
End delay calculation. (MEM=935.359 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:19.5 mem=935.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.228  | -0.228  |  1.039  |
|           TNS (ns):| -4.138  | -4.138  |  0.000  |
|    Violating Paths:|   46    |   46    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
Routing Overflow: 0.00% H and 0.59% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.55 sec
Total Real time: 1.0 sec
Total Memory Usage: 876.117188 Mbytes
<CMD> setExtractRCMode -assumeMetFill
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'layout_lab_design' of instances=725 and nets=718 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design layout_lab_design.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute, with Assume Metal Fill 1.00
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
RC extraction is honoring NDR for assume metal fill.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 876.117M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -noSimplifyNetlist
**WARN: (IMPTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 866.0M, totSessionCpu=0:00:20 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=866.0M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:20.1 mem=981.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 709
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M)

Active hold views:
 osu05
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 709
End delay calculation. (MEM=995.18 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:20.4 mem=995.2M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:20.4 mem=995.2M ***
Restoring autoHoldViews:  osu05

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.579  | -0.579  |  0.855  |
|           TNS (ns):| -25.149 | -25.149 |  0.000  |
|    Violating Paths:|   65    |   65    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  |  0.288  | -0.368  |
|           TNS (ns):| -5.987  |  0.000  | -5.987  |
|    Violating Paths:|   25    |    0    |   25    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
------------------------------------------------------------

*Info: minBufDelay = 191.0 ps, libStdDelay = 65.6 ps, minBufSize = 216000000 (3.0)
*Info: worst delay setup view: osu05
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 910.7M, totSessionCpu=0:00:21 **
*info: Run optDesign holdfix with 1 thread.
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 910.7M, totSessionCpu=0:00:21 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 709
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 
Hold  views included:
 osu05

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.579  | -0.579  |  0.855  |
|           TNS (ns):| -25.149 | -25.149 |  0.000  |
|    Violating Paths:|   65    |   65    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  |  0.288  | -0.368  |
|           TNS (ns):| -5.987  |  0.000  | -5.987  |
|    Violating Paths:|   25    |    0    |   25    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
Routing Overflow: 0.00% H and 0.59% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 910.7M, totSessionCpu=0:00:21 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 881.0M, totSessionCpu=0:00:21 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=881.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.579  |
|           TNS (ns):| -25.149 |
|    Violating Paths:|   65    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 875.0M, totSessionCpu=0:00:21 **
*** Starting optimizing excluded clock nets MEM= 875.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 875.0M) ***
*** Starting optimizing excluded clock nets MEM= 875.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 875.0M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 877.0M, totSessionCpu=0:00:21 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.579  | -0.579  |  0.855  |
|           TNS (ns):| -25.149 | -25.149 |  0.000  |
|    Violating Paths:|   65    |   65    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
Routing Overflow: 0.00% H and 0.59% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 875.0M, totSessionCpu=0:00:21 **
*** Finished optDesign ***
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...
**WARN: (IMPCK-164):	No synthesized clock tree is found from the given parameters and clock specification file. This may be because of
a) clock tree synthesis is not yet run, or
b) clock specification file does not contain AutoCTSRootPin statement, or
c) clock specification file mis-spelled clock name

Please correct above error(s) before running CTS.
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=875.0M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 4251 filler insts (cell FILL / prefix FILLER).
*INFO: Total 4251 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 4251 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
#- Begin sroute (date=04/08 15:37:57, mem=875.0M)
*** Begin SPECIAL ROUTE on Thu Apr  8 15:37:57 2021 ***
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg57/ece337/Lab11
SPECIAL ROUTE ran on machine: cparch25.ecn.purdue.edu (Linux 3.10.0-1160.21.1.el7.x86_64 x86_64 3.86Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1731.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 39 macros, 26 used
Read in 4976 components
  4932 core components: 0 unplaced, 4932 placed, 0 fixed
  40 pad components: 0 unplaced, 40 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 9872 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net vdd. Use 'CLASS CORE' pad pins of net vdd to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd. Use 'CLASS CORE' pad pins of net gnd to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 7  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1745.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 8 via definition ...

sroute post-processing starts at Thu Apr  8 15:37:57 2021
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Apr  8 15:37:57 2021

sroute post-processing starts at Thu Apr  8 15:37:57 2021
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Apr  8 15:37:57 2021
sroute created 11 wires.
ViaGen created 7 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        9       |       NA       |
|   via  |        7       |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
#- End sroute (date=04/08 15:37:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=889.0M, current mem=889.0M)
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Thu Apr  8 15:37:57 2021
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 716 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 684.57 (MB), peak = 717.46 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#694 (96.66%) nets are without wires.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 718.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Apr  8 15:37:58 2021
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Apr  8 15:37:58 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         193         307         961    87.10%
#  Metal 2        V         224         401         961    66.29%
#  Metal 3        H         205         295         961    64.41%
#  --------------------------------------------------------------
#  Total                    623      61.46%        2883    72.60%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 685.14 (MB), peak = 717.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 686.50 (MB), peak = 717.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 688.64 (MB), peak = 717.46 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.02 (MB), peak = 717.46 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.07 (MB), peak = 717.46 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.08 (MB), peak = 717.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 694.
#Total number of nets in the design = 718.
#
#694 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             694  
#-----------------------------
#        Total             694  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             694  
#-----------------------------
#        Total             694  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      5(1.53%)      2(0.61%)      2(0.61%)      2(0.61%)   (3.36%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      5(0.55%)      2(0.22%)      2(0.22%)      2(0.22%)   (1.22%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.00% H + 3.36% V
#
#Complete Global Routing.
#Total wire length = 105600 um.
#Total half perimeter of net bounding box = 81050 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 53520 um.
#Total wire length on LAYER metal3 = 52080 um.
#Total number of vias = 3546
#Up-Via Summary (total 3546):
#           
#-----------------------
#  Metal 1         2304
#  Metal 2         1242
#-----------------------
#                  3546 
#
#Max overcon = 8 tracks.
#Total overcon = 1.22%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.08 (MB), peak = 717.46 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 686.54 (MB), peak = 717.46 (MB)
#Start Track Assignment.
#Done with 891 horizontal wires in 1 hboxes and 981 vertical wires in 1 hboxes.
#Done with 239 horizontal wires in 1 hboxes and 269 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	      0.00 	  0.00%  	  0.00%
#M2 	  50909.40 	  0.24%  	  0.00%
#M3 	  49601.70 	  0.41%  	  0.00%
#----------------------------------------------------
#All 	 100511.10  	  0.32% 	  0.00%
#Complete Track Assignment.
#Total wire length = 112651 um.
#Total half perimeter of net bounding box = 81050 um.
#Total wire length on LAYER metal1 = 7805 um.
#Total wire length on LAYER metal2 = 51331 um.
#Total wire length on LAYER metal3 = 53515 um.
#Total number of vias = 3546
#Up-Via Summary (total 3546):
#           
#-----------------------
#  Metal 1         2304
#  Metal 2         1242
#-----------------------
#                  3546 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.50 (MB), peak = 717.46 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.34 (MB)
#Total memory = 689.55 (MB)
#Peak memory = 717.46 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 729.68 (MB), peak = 729.69 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 729.69 (MB), peak = 729.70 (MB)
#Complete Detail Routing.
#Total wire length = 105781 um.
#Total half perimeter of net bounding box = 81050 um.
#Total wire length on LAYER metal1 = 12520 um.
#Total wire length on LAYER metal2 = 51896 um.
#Total wire length on LAYER metal3 = 41365 um.
#Total number of vias = 4020
#Up-Via Summary (total 4020):
#           
#-----------------------
#  Metal 1         2441
#  Metal 2         1579
#-----------------------
#                  4020 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.66 (MB)
#Total memory = 691.20 (MB)
#Peak memory = 729.70 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.99 (MB), peak = 729.70 (MB)
#Complete Detail Routing.
#Total wire length = 105781 um.
#Total half perimeter of net bounding box = 81050 um.
#Total wire length on LAYER metal1 = 12520 um.
#Total wire length on LAYER metal2 = 51896 um.
#Total wire length on LAYER metal3 = 41365 um.
#Total number of vias = 4020
#Up-Via Summary (total 4020):
#           
#-----------------------
#  Metal 1         2441
#  Metal 2         1579
#-----------------------
#                  4020 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 691.21 (MB), peak = 729.70 (MB)
#
#Total wire length = 105781 um.
#Total half perimeter of net bounding box = 81050 um.
#Total wire length on LAYER metal1 = 12520 um.
#Total wire length on LAYER metal2 = 51896 um.
#Total wire length on LAYER metal3 = 41365 um.
#Total number of vias = 4020
#Up-Via Summary (total 4020):
#           
#-----------------------
#  Metal 1         2441
#  Metal 2         1579
#-----------------------
#                  4020 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.93 (MB)
#Total memory = 691.47 (MB)
#Peak memory = 729.70 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -15.00 (MB)
#Total memory = 675.37 (MB)
#Peak memory = 729.70 (MB)
#Number of warnings = 25
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr  8 15:37:59 2021
#
<CMD> setExtractRCMode -engine postRoute -effortLevel low -reduce 0.0
<CMD> extractRC
Extraction called for design 'layout_lab_design' of instances=4976 and nets=718 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_14201_cparch25.ecn.purdue.edu_mg57_oTimV5/layout_lab_design_14201_dYZjwV.rcdb.d  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 885.5M)
Extracted 10.0302% (CPU Time= 0:00:00.0  MEM= 949.5M)
Extracted 20.0403% (CPU Time= 0:00:00.0  MEM= 949.5M)
Extracted 30.0302% (CPU Time= 0:00:00.0  MEM= 949.5M)
Extracted 40.0403% (CPU Time= 0:00:00.0  MEM= 949.5M)
Extracted 50.0302% (CPU Time= 0:00:00.0  MEM= 949.5M)
Extracted 60.0403% (CPU Time= 0:00:00.0  MEM= 949.5M)
Extracted 70.0302% (CPU Time= 0:00:00.0  MEM= 949.5M)
Extracted 80.0403% (CPU Time= 0:00:00.0  MEM= 949.5M)
Extracted 90.0302% (CPU Time= 0:00:00.0  MEM= 949.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 949.5M)
Number of Extracted Resistors     : 9018
Number of Extracted Ground Cap.   : 9695
Number of Extracted Coupling Cap. : 10824
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 933.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 937.500M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 929.5M, totSessionCpu=0:00:23 **
**INFO: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 718 NETS and 0 SPECIALNETS signatures
#Created 4976 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 680.54 (MB), peak = 729.70 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 680.55 (MB), peak = 729.70 (MB)
Begin checking placement ... (start mem=929.5M, init mem=929.5M)
*info: Placed = 4932          
*info: Unplaced = 0           
Placement Density:100.00%(623376/623376)
Placement Density (including fixed std cells):100.00%(623376/623376)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=929.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'layout_lab_design' of instances=4976 and nets=718 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_14201_cparch25.ecn.purdue.edu_mg57_oTimV5/layout_lab_design_14201_dYZjwV.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 923.5M)
Extracted 10.0302% (CPU Time= 0:00:00.0  MEM= 971.5M)
Extracted 20.0403% (CPU Time= 0:00:00.0  MEM= 971.5M)
Extracted 30.0302% (CPU Time= 0:00:00.0  MEM= 971.5M)
Extracted 40.0403% (CPU Time= 0:00:00.0  MEM= 971.5M)
Extracted 50.0302% (CPU Time= 0:00:00.0  MEM= 971.5M)
Extracted 60.0403% (CPU Time= 0:00:00.0  MEM= 971.5M)
Extracted 70.0302% (CPU Time= 0:00:00.0  MEM= 971.5M)
Extracted 80.0403% (CPU Time= 0:00:00.1  MEM= 971.5M)
Extracted 90.0302% (CPU Time= 0:00:00.1  MEM= 971.5M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 971.5M)
Number of Extracted Resistors     : 9018
Number of Extracted Ground Cap.   : 9695
Number of Extracted Coupling Cap. : 10824
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 947.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 951.484M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 709
AAE_INFO-618: Total number of nets in the design is 718,  98.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1022.86 CPU=0:00:00.2 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14201_cparch25.ecn.purdue.edu_mg57_oTimV5/.AAE_CaDxyB/.AAE_14201/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1022.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1022.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 709. 
Total number of fetched objects 709
AAE_INFO-618: Total number of nets in the design is 718,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=998.906 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:23.7 mem=998.9M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.395  | -0.395  |  0.868  |
|           TNS (ns):| -12.796 | -12.796 |  0.000  |
|    Violating Paths:|   65    |   65    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 911.7M, totSessionCpu=0:00:24 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.395
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.395 TNS Slack -12.796 Density 100.00
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.395|   -0.395| -12.796|  -12.796|   100.00%|   0:00:00.0| 1120.4M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D  |
|  -0.315|   -0.315| -11.893|  -11.893|   100.00%|   0:00:00.0| 1139.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D  |
|  -0.307|   -0.307| -11.692|  -11.692|   100.00%|   0:00:00.0| 1139.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D  |
|  -0.299|   -0.299| -11.577|  -11.577|   100.00%|   0:00:00.0| 1139.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/D  |
|  -0.299|   -0.299| -11.064|  -11.064|   100.00%|   0:00:00.0| 1139.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]/D  |
|  -0.293|   -0.293| -10.656|  -10.656|   100.00%|   0:00:00.0| 1139.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D  |
|  -0.293|   -0.293| -10.656|  -10.656|   100.00%|   0:00:00.0| 1139.5M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1139.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=1139.5M) ***
** GigaOpt Optimizer WNS Slack -0.293 TNS Slack -10.656 Density 100.00
Update Timing Windows (Threshold 0.066) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1139.5M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:00:24.7 mem=1120.4M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1120.4MB
*** Finished refinePlace (0:00:24.7 mem=1120.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.293 TNS Slack -10.656 Density 100.00
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.293|   -0.293| -10.656|  -10.656|   100.00%|   0:00:00.0| 1112.2M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D  |
|  -0.293|   -0.293| -10.656|  -10.656|   100.00%|   0:00:00.0| 1112.2M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1112.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1112.2M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1112.2M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:00:25.1 mem=1093.2M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1093.2MB
*** Finished refinePlace (0:00:25.1 mem=1093.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.293  | -0.293  |  0.868  |
|           TNS (ns):| -10.656 | -10.656 |  0.000  |
|    Violating Paths:|   65    |   65    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 976.7M, totSessionCpu=0:00:25 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Thu Apr  8 15:38:02 2021
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Loading the last recorded routing design signature
#Created 66 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 716 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 746.46 (MB), peak = 777.33 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 565.200 667.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 476.400 667.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 452.400 607.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 517.200 487.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 454.800 487.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 471.600 454.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 457.200 490.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg\[5\]\[0\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 469.200 451.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg\[5\]\[1\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 519.600 490.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg\[5\]\[2\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 454.800 610.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg\[4\]\[0\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 567.600 670.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg\[4\]\[2\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 474.000 670.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg\[4\]\[1\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 430.800 571.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 433.200 574.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n219. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 438.000 490.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 440.400 487.500 ) on metal1 for NET I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n221. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#71 routed nets are extracted.
#    11 (1.53%) extracted nets are partially routed.
#623 routed net(s) are imported.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 718.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 11
#
#Start data preparation...
#
#Data preparation is done on Thu Apr  8 15:38:02 2021
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Apr  8 15:38:02 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         193         307         961    87.10%
#  Metal 2        V         224         401         961    66.29%
#  Metal 3        H         205         295         961    64.41%
#  --------------------------------------------------------------
#  Total                    623      61.46%        2883    72.60%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 746.50 (MB), peak = 777.33 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.52 (MB), peak = 777.33 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 694.
#Total number of nets in the design = 718.
#
#11 routable nets have only global wires.
#683 routable nets have only detail routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              11  
#-----------------------------
#        Total              11  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             694  
#-----------------------------
#        Total             694  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 105843 um.
#Total half perimeter of net bounding box = 81053 um.
#Total wire length on LAYER metal1 = 12487 um.
#Total wire length on LAYER metal2 = 51896 um.
#Total wire length on LAYER metal3 = 41461 um.
#Total number of vias = 4024
#Up-Via Summary (total 4024):
#           
#-----------------------
#  Metal 1         2441
#  Metal 2         1583
#-----------------------
#                  4024 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.81 (MB), peak = 777.33 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 746.52 (MB), peak = 777.33 (MB)
#Start Track Assignment.
#Done with 3 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	      0.00 	  0.00%  	  0.00%
#M2 	      0.00 	  0.00%  	  0.00%
#M3 	     99.00 	  0.00%  	  0.00%
#----------------------------------------------------
#All 	     99.00  	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 105885 um.
#Total half perimeter of net bounding box = 81053 um.
#Total wire length on LAYER metal1 = 12519 um.
#Total wire length on LAYER metal2 = 51896 um.
#Total wire length on LAYER metal3 = 41470 um.
#Total number of vias = 4024
#Up-Via Summary (total 4024):
#           
#-----------------------
#  Metal 1         2441
#  Metal 2         1583
#-----------------------
#                  4024 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.92 (MB), peak = 777.33 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.28 (MB)
#Total memory = 748.09 (MB)
#Peak memory = 777.33 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 8.0% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 770.64 (MB), peak = 777.33 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 770.71 (MB), peak = 777.33 (MB)
#Complete Detail Routing.
#Total wire length = 105802 um.
#Total half perimeter of net bounding box = 81053 um.
#Total wire length on LAYER metal1 = 12508 um.
#Total wire length on LAYER metal2 = 51896 um.
#Total wire length on LAYER metal3 = 41399 um.
#Total number of vias = 4022
#Up-Via Summary (total 4022):
#           
#-----------------------
#  Metal 1         2439
#  Metal 2         1583
#-----------------------
#                  4022 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 748.11 (MB)
#Peak memory = 777.33 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Post Route wire spreading..
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Apr  8 15:38:02 2021
#
#
#Start Post Route Wire Spread.
#Done with 281 horizontal wires in 1 hboxes and 367 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 108846 um.
#Total half perimeter of net bounding box = 81053 um.
#Total wire length on LAYER metal1 = 12520 um.
#Total wire length on LAYER metal2 = 53319 um.
#Total wire length on LAYER metal3 = 43007 um.
#Total number of vias = 4022
#Up-Via Summary (total 4022):
#           
#-----------------------
#  Metal 1         2439
#  Metal 2         1583
#-----------------------
#                  4022 
#
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 752.76 (MB), peak = 777.33 (MB)
#CELL_VIEW layout_lab_design,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 108846 um.
#Total half perimeter of net bounding box = 81053 um.
#Total wire length on LAYER metal1 = 12520 um.
#Total wire length on LAYER metal2 = 53319 um.
#Total wire length on LAYER metal3 = 43007 um.
#Total number of vias = 4022
#Up-Via Summary (total 4022):
#           
#-----------------------
#  Metal 1         2439
#  Metal 2         1583
#-----------------------
#                  4022 
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.51 (MB), peak = 777.33 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.51 (MB), peak = 777.33 (MB)
#Complete Detail Routing.
#Total wire length = 108846 um.
#Total half perimeter of net bounding box = 81053 um.
#Total wire length on LAYER metal1 = 12520 um.
#Total wire length on LAYER metal2 = 53319 um.
#Total wire length on LAYER metal3 = 43007 um.
#Total number of vias = 4022
#Up-Via Summary (total 4022):
#           
#-----------------------
#  Metal 1         2439
#  Metal 2         1583
#-----------------------
#                  4022 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 748.74 (MB), peak = 777.33 (MB)
#
#Total wire length = 108846 um.
#Total half perimeter of net bounding box = 81053 um.
#Total wire length on LAYER metal1 = 12520 um.
#Total wire length on LAYER metal2 = 53319 um.
#Total wire length on LAYER metal3 = 43007 um.
#Total number of vias = 4022
#Up-Via Summary (total 4022):
#           
#-----------------------
#  Metal 1         2439
#  Metal 2         1583
#-----------------------
#                  4022 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.91 (MB)
#Total memory = 748.99 (MB)
#Peak memory = 777.33 (MB)
#Updating routing design signature
#Created 41 library cell signatures
#Created 718 NETS and 0 SPECIALNETS signatures
#Created 4976 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.16 (MB), peak = 777.33 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.16 (MB), peak = 777.33 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -21.99 (MB)
#Total memory = 724.74 (MB)
#Peak memory = 777.33 (MB)
#Number of warnings = 33
#Total number of warnings = 58
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr  8 15:38:02 2021
#
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 948.0M, totSessionCpu=0:00:26 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
Extraction called for design 'layout_lab_design' of instances=4976 and nets=718 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design layout_lab_design.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: osu05
extractDetailRC Option : -outfile /tmp/innovus_temp_14201_cparch25.ecn.purdue.edu_mg57_oTimV5/layout_lab_design_14201_dYZjwV.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 948.0M)
Extracted 10.0167% (CPU Time= 0:00:00.0  MEM= 1004.1M)
Extracted 20.0195% (CPU Time= 0:00:00.0  MEM= 1004.1M)
Extracted 30.0223% (CPU Time= 0:00:00.0  MEM= 1004.1M)
Extracted 40.025% (CPU Time= 0:00:00.0  MEM= 1004.1M)
Extracted 50.0278% (CPU Time= 0:00:00.0  MEM= 1004.1M)
Extracted 60.0167% (CPU Time= 0:00:00.0  MEM= 1004.1M)
Extracted 70.0195% (CPU Time= 0:00:00.0  MEM= 1004.1M)
Extracted 80.0223% (CPU Time= 0:00:00.1  MEM= 1004.1M)
Extracted 90.025% (CPU Time= 0:00:00.1  MEM= 1004.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1004.1M)
Number of Extracted Resistors     : 11228
Number of Extracted Ground Cap.   : 11905
Number of Extracted Coupling Cap. : 11660
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: osu05
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 964.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 976.039M)
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 948.0M, totSessionCpu=0:00:26 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: layout_lab_design
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 709
AAE_INFO-618: Total number of nets in the design is 718,  98.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1030.96 CPU=0:00:00.2 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14201_cparch25.ecn.purdue.edu_mg57_oTimV5/.AAE_CaDxyB/.AAE_14201/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1031.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1031.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View osu05 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View osu05 -- Total Number of Nets Analyzed = 709. 
Total number of fetched objects 709
AAE_INFO-618: Total number of nets in the design is 718,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1007 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:26.2 mem=1007.0M)
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 942.2M, totSessionCpu=0:00:26 **
*** Timing NOT met, worst failing slack is -0.347
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.347 TNS Slack -14.228 Density 100.00
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.347|   -0.347| -14.228|  -14.228|   100.00%|   0:00:00.0| 1109.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D  |
|  -0.347|   -0.347| -14.228|  -14.228|   100.00%|   0:00:00.0| 1109.1M|     osu05|  reg2reg| I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1109.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1109.1M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1109.1M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 973.5M, totSessionCpu=0:00:27 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=973.50M, totSessionCpu=0:00:27).
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 973.5M, totSessionCpu=0:00:27 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 973.5M, totSessionCpu=0:00:27 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 osu05 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.347  | -0.347  |  0.832  |
|           TNS (ns):| -14.228 | -14.228 |  0.000  |
|    Violating Paths:|   65    |   65    |    0    |
|          All Paths:|   210   |   135   |   155   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.901%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 973.5M, totSessionCpu=0:00:27 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> ecoRoute

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Thu Apr  8 15:38:04 2021
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN transmit in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW layout_lab_design,init does not have physical port.
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW layout_lab_design,init does not have physical port.
#NanoRoute Version 16.12-s051_1 NR160816-1350/16_12-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 716 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 715.78 (MB), peak = 777.33 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.64 (MB)
#Total memory = 715.80 (MB)
#Peak memory = 777.33 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 716.60 (MB), peak = 777.33 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 716.62 (MB), peak = 777.33 (MB)
#Complete Detail Routing.
#Total wire length = 108846 um.
#Total half perimeter of net bounding box = 81053 um.
#Total wire length on LAYER metal1 = 12520 um.
#Total wire length on LAYER metal2 = 53319 um.
#Total wire length on LAYER metal3 = 43007 um.
#Total number of vias = 4022
#Up-Via Summary (total 4022):
#           
#-----------------------
#  Metal 1         2439
#  Metal 2         1583
#-----------------------
#                  4022 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.05 (MB)
#Total memory = 715.85 (MB)
#Peak memory = 777.33 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 716.62 (MB), peak = 777.33 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 716.62 (MB), peak = 777.33 (MB)
#Complete Detail Routing.
#Total wire length = 108846 um.
#Total half perimeter of net bounding box = 81053 um.
#Total wire length on LAYER metal1 = 12520 um.
#Total wire length on LAYER metal2 = 53319 um.
#Total wire length on LAYER metal3 = 43007 um.
#Total number of vias = 4022
#Up-Via Summary (total 4022):
#           
#-----------------------
#  Metal 1         2439
#  Metal 2         1583
#-----------------------
#                  4022 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 715.85 (MB), peak = 777.33 (MB)
#
#Total wire length = 108846 um.
#Total half perimeter of net bounding box = 81053 um.
#Total wire length on LAYER metal1 = 12520 um.
#Total wire length on LAYER metal2 = 53319 um.
#Total wire length on LAYER metal3 = 43007 um.
#Total number of vias = 4022
#Up-Via Summary (total 4022):
#           
#-----------------------
#  Metal 1         2439
#  Metal 2         1583
#-----------------------
#                  4022 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.31 (MB)
#Total memory = 716.11 (MB)
#Peak memory = 777.33 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -32.96 (MB)
#Total memory = 715.36 (MB)
#Peak memory = 777.33 (MB)
#Number of warnings = 18
#Total number of warnings = 76
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr  8 15:38:04 2021
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Apr  8 15:38:04 2021

Design Name: layout_lab_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net gnd: has an unconnected terminal, has special routes with opens.

Begin Summary 
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Thu Apr  8 15:38:04 2021
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 942.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 62.3M) ***

<CMD> selectInst U2
<CMD> deselectAll
<CMD> selectInst U1
<CMD> deselectAll
<CMD> selectInst U1
<CMD> deselectAll
<CMD> selectInst U2
<CMD> deselectAll
<CMD> selectInst U1
<CMD> deselectAll
<CMD> selectInst U2
<CMD> deselectAll
<CMD> selectInst U1
<CMD> deselectAll
<CMD> selectInst U2
<CMD> deselectAll
<CMD> selectInst U1
<CMD> deselectAll
<CMD> selectInst U2

*** Memory Usage v#1 (Current mem = 1100.637M, initial mem = 163.832M) ***
*** Message Summary: 199 warning(s), 6 error(s)

--- Ending "Innovus" (totcpu=0:00:55.6, real=0:04:08, mem=1100.6M) ---
