+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |                                  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/D|
|               clk_fpga_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |                                  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
