

================================================================
== Vitis HLS Report for 'cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4'
================================================================
* Date:           Tue May 20 14:38:34 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      128|      128|  1.280 us|  1.280 us|  127|  127|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_361_4  |      126|      126|         2|          1|          1|   126|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_279_fu_133_p2       |         +|   0|  0|  14|           7|           1|
    |icmp_ln361_fu_127_p2  |      icmp|   0|  0|  14|           7|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          15|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |i_246_fu_46              |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_246_fu_46              |  7|   0|    7|          0|
    |lshr_ln346_1_reg_184     |  5|   0|    5|          0|
    |trunc_ln361_reg_180      |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   17|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_361_4|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_361_4|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_361_4|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_361_4|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_361_4|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_361_4|  return value|
|t_62_address0  |  out|    6|   ap_memory|                                                     t_62|         array|
|t_62_ce0       |  out|    1|   ap_memory|                                                     t_62|         array|
|t_62_we0       |  out|    1|   ap_memory|                                                     t_62|         array|
|t_62_d0        |  out|    8|   ap_memory|                                                     t_62|         array|
|t_61_address0  |  out|    6|   ap_memory|                                                     t_61|         array|
|t_61_ce0       |  out|    1|   ap_memory|                                                     t_61|         array|
|t_61_we0       |  out|    1|   ap_memory|                                                     t_61|         array|
|t_61_d0        |  out|    8|   ap_memory|                                                     t_61|         array|
|t_60_address0  |  out|    6|   ap_memory|                                                     t_60|         array|
|t_60_ce0       |  out|    1|   ap_memory|                                                     t_60|         array|
|t_60_we0       |  out|    1|   ap_memory|                                                     t_60|         array|
|t_60_d0        |  out|    8|   ap_memory|                                                     t_60|         array|
|t_address0     |  out|    6|   ap_memory|                                                        t|         array|
|t_ce0          |  out|    1|   ap_memory|                                                        t|         array|
|t_we0          |  out|    1|   ap_memory|                                                        t|         array|
|t_d0           |  out|    8|   ap_memory|                                                        t|         array|
|in_r_address0  |  out|    7|   ap_memory|                                                     in_r|         array|
|in_r_ce0       |  out|    1|   ap_memory|                                                     in_r|         array|
|in_r_q0        |   in|    8|   ap_memory|                                                     in_r|         array|
+---------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_246 = alloca i32 1" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 5 'alloca' 'i_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln346 = store i7 0, i7 %i_246" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 6 'store' 'store_ln346' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i7 %i_246" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.87ns)   --->   "%icmp_ln361 = icmp_eq  i7 %i, i7 126" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 9 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 126, i64 126, i64 126"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.87ns)   --->   "%i_279 = add i7 %i, i7 1" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 11 'add' 'i_279' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln361 = br i1 %icmp_ln361, void %for.inc18.i.split, void %for.end20.i.exitStub" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 12 'br' 'br_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln361 = trunc i7 %i" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 13 'trunc' 'trunc_ln361' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln346_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i, i32 2, i32 6" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 14 'partselect' 'lshr_ln346_1' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i7 %i" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 15 'zext' 'zext_ln362' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i8 %in_r, i32 0, i32 %zext_ln362" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 16 'getelementptr' 'in_addr' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%in_load = load i7 %in_addr" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 17 'load' 'in_load' <Predicate = (!icmp_ln361)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 126> <RAM>
ST_1 : Operation 18 [1/1] (1.56ns)   --->   "%switch_ln362 = switch i2 %trunc_ln361, void %arrayidx17.i.case.3, i2 0, void %arrayidx17.i.case.0, i2 1, void %arrayidx17.i.case.1, i2 2, void %arrayidx17.i.case.2" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 18 'switch' 'switch_ln362' <Predicate = (!icmp_ln361)> <Delay = 1.56>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln346 = store i7 %i_279, i7 %i_246" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 19 'store' 'store_ln346' <Predicate = (!icmp_ln361)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln361 = br void %for.inc18.i" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 20 'br' 'br_ln361' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln361)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln346 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 21 'specpipeline' 'specpipeline_ln346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 22 'specloopname' 'specloopname_ln361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_load = load i7 %in_addr" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 23 'load' 'in_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 126> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln362_1 = zext i5 %lshr_ln346_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 24 'zext' 'zext_ln362_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr i8 %t, i32 0, i32 %zext_ln362_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 25 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_60_addr_1 = getelementptr i8 %t_60, i32 0, i32 %zext_ln362_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 26 'getelementptr' 't_60_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%t_61_addr = getelementptr i8 %t_61, i32 0, i32 %zext_ln362_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 27 'getelementptr' 't_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%t_62_addr = getelementptr i8 %t_62, i32 0, i32 %zext_ln362_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 28 'getelementptr' 't_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln362 = store i8 %in_load, i6 %t_61_addr" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 29 'store' 'store_ln362' <Predicate = (trunc_ln361 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln362 = br void %arrayidx17.i.exit" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 30 'br' 'br_ln362' <Predicate = (trunc_ln361 == 2)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln362 = store i8 %in_load, i6 %t_60_addr_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 31 'store' 'store_ln362' <Predicate = (trunc_ln361 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln362 = br void %arrayidx17.i.exit" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 32 'br' 'br_ln362' <Predicate = (trunc_ln361 == 1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln362 = store i8 %in_load, i6 %t_addr_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 33 'store' 'store_ln362' <Predicate = (trunc_ln361 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln362 = br void %arrayidx17.i.exit" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 34 'br' 'br_ln362' <Predicate = (trunc_ln361 == 0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln362 = store i8 %in_load, i6 %t_62_addr" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 35 'store' 'store_ln362' <Predicate = (trunc_ln361 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln362 = br void %arrayidx17.i.exit" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 36 'br' 'br_ln362' <Predicate = (trunc_ln361 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_62]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ t_61]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ t_60]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_246                 (alloca           ) [ 010]
store_ln346           (store            ) [ 000]
br_ln0                (br               ) [ 000]
i                     (load             ) [ 000]
icmp_ln361            (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
i_279                 (add              ) [ 000]
br_ln361              (br               ) [ 000]
trunc_ln361           (trunc            ) [ 011]
lshr_ln346_1          (partselect       ) [ 011]
zext_ln362            (zext             ) [ 000]
in_addr               (getelementptr    ) [ 011]
switch_ln362          (switch           ) [ 000]
store_ln346           (store            ) [ 000]
br_ln361              (br               ) [ 000]
specpipeline_ln346    (specpipeline     ) [ 000]
specloopname_ln361    (specloopname     ) [ 000]
in_load               (load             ) [ 000]
zext_ln362_1          (zext             ) [ 000]
t_addr_1              (getelementptr    ) [ 000]
t_60_addr_1           (getelementptr    ) [ 000]
t_61_addr             (getelementptr    ) [ 000]
t_62_addr             (getelementptr    ) [ 000]
store_ln362           (store            ) [ 000]
br_ln362              (br               ) [ 000]
store_ln362           (store            ) [ 000]
br_ln362              (br               ) [ 000]
store_ln362           (store            ) [ 000]
br_ln362              (br               ) [ 000]
store_ln362           (store            ) [ 000]
br_ln362              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_62">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_62"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t_61">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_61"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t_60">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_60"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_246_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_246/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="in_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="t_addr_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="t_60_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_60_addr_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="t_61_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_61_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="t_62_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_62_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln362_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln362/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln362_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln362/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln362_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln362/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln362_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln362/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln346_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="7" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln346/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln361_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_279_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_279/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln361_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln361/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="lshr_ln346_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="7" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="0" index="3" bw="4" slack="0"/>
<pin id="148" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln346_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln362_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln346_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln346/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln362_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_1/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_246_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_246 "/>
</bind>
</comp>

<comp id="180" class="1005" name="trunc_ln361_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln361 "/>
</bind>
</comp>

<comp id="184" class="1005" name="lshr_ln346_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="1"/>
<pin id="186" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln346_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="in_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="1"/>
<pin id="191" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="57" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="77" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="57" pin="3"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="70" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="57" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="63" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="57" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="84" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="124" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="124" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="156"><net_src comp="124" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="162"><net_src comp="133" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="173"><net_src comp="46" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="183"><net_src comp="139" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="143" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="192"><net_src comp="50" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="57" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_62 | {2 }
	Port: t_61 | {2 }
	Port: t_60 | {2 }
	Port: t | {2 }
	Port: in_r | {}
 - Input state : 
	Port: cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_361_4 : in_r | {1 2 }
  - Chain level:
	State 1
		store_ln346 : 1
		i : 1
		icmp_ln361 : 2
		i_279 : 2
		br_ln361 : 3
		trunc_ln361 : 2
		lshr_ln346_1 : 2
		zext_ln362 : 2
		in_addr : 3
		in_load : 4
		switch_ln362 : 3
		store_ln346 : 3
	State 2
		t_addr_1 : 1
		t_60_addr_1 : 1
		t_61_addr : 1
		t_62_addr : 1
		store_ln362 : 2
		store_ln362 : 2
		store_ln362 : 2
		store_ln362 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln361_fu_127  |    0    |    14   |
|----------|---------------------|---------|---------|
|    add   |     i_279_fu_133    |    0    |    14   |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln361_fu_139 |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect| lshr_ln346_1_fu_143 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln362_fu_153  |    0    |    0    |
|          | zext_ln362_1_fu_163 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    28   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    i_246_reg_170   |    7   |
|   in_addr_reg_189  |    7   |
|lshr_ln346_1_reg_184|    5   |
| trunc_ln361_reg_180|    2   |
+--------------------+--------+
|        Total       |   21   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   14   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   21   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   21   |   37   |
+-----------+--------+--------+--------+
