# Bilgisayar Mimarisi

## Ders Bilgisi

> Zordur ğŸ˜…

## Proje Ã–devi

Proje Ã¶devinin PDF'ine [buradan](https://github.com/yedhrab/IstanbulUniversity-CE/tree/a15a2118b9c7194e5ab8fe6a173581ebae5b5aae/3.%20SÄ±nÄ±f%202.%20DÃ¶nem%20NotlarÄ±/res/2019_bilgisayar_mimarisi_proje.pdf) ulaÅŸabilirsin.

* Proje [reposuna](https://github.com/yedhrab/16BitMipsVHDL) buradan ulaÅŸabilirsin
* Grup sayÄ±sÄ± 5 kiÅŸiliktir
* Son teslim tarihi: 20 MayÄ±s 2019 Pazartesi
* Proje'yi yapabilmek iÃ§in **XILINX ISE Design Studio kurulumu** yapmanÄ±z gerekmekte

### XILINX ISE Design Studio

* Resmi sitesinde indirmek iÃ§in [buraya](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html) tÄ±klayabilirsin
  * Username: `yemreak`
  * Password: `yemreak.com1`
* **XILINX ISE Design Studio**'yu direkt olarak [buradan](https://xilinx-ax-dl.entitlenow.com/dl/ul/2018/02/21/R209898474/Xilinx_ISE_S6_Win10_14.7_ISE_VMs_0206_1.zip/70f417f0787735862bdf9e9e3107e2af/5CC73BF4?akdm=0&filename=Xilinx_ISE_S6_Win10_14.7_ISE_VMs_0206_1.zip) indirebilirsin.
* **Drive** Ã¼zerinden indirmek iÃ§in [buraya](https://drive.google.com/open?id=1-4j-ZBZmA5axu2G3ebxcITROWsR2IUny) bakabilirsin.
* `VirtualBox host only adaptor disappeared (Interface (â€˜VirtualBox Host-Only Ethernet Adapterâ€™) is not a Host-Only Adapter interface (VERR_INTERNAL_ERROR) SOLVED` hatasÄ± iÃ§in [buraya](https://darrenoneill.eu/?p=627) bakabilirsin.

### XILINX KullanÄ±mÄ±

HocanÄ±n hazÄ±rlamÄ±ÅŸ olduÄŸu videolar:

* [XILINX ile VHDL PROGRAMLAMA! - Full Adder \(Tam ToplayÄ±cÄ±\) TasarÄ±mÄ± \#1](https://www.youtube.com/watch?v=-SZuTT3xa18)
* [XILINX ile VHDL PROGRAMLAMA! - Full Adder \(Tam ToplayÄ±cÄ±\) TasarÄ±mÄ± \#2](https://www.youtube.com/watch?v=H7jihUQz-Io)
* [XILINX ile VHDL PROGRAMLAMA! - Full Adder \(Tam ToplayÄ±cÄ±\) TasarÄ±mÄ± \#3](https://www.youtube.com/watch?v=Sw5ktjHl1zc)

> Alttaki bilgilerde yapÄ±lacak iÅŸlermler Ã¶zetlenmiÅŸtir.

#### Proje OluÅŸturma

* `New Project`
* Top-level source type: `HDL`
* `XST`, `ISIM`, Preffered Language: `VHDL`

#### Proje Ä°ÅŸlemleri

* `New Source` &gt; `VHDL_module`
* ModÃ¼lÃ¼ boÅŸ bÄ±rakÄ±n devam edin.

#### SimÃ¼le Etme

* Similasyon oluÅŸturmak iÃ§in [buraya](https://youtu.be/H7jihUQz-Io?t=637) bakabilirsin.
  * `Start with a semantic of the top-level block`
* SimÃ¼lasyona veri giriÅŸi iÃ§in [buraya](https://youtu.be/Sw5ktjHl1zc?t=576) bakabailirsin.
  * `restart` Yeniden baÅŸlatma
  * `put <pbje_ismi> <deÄŸer>` Veri atama
    * Ã–rn: `put tt_g1 0`
  * `run all` Hepsini Ã§alÄ±ÅŸtÄ±rma

### Teslim Åekli

* Similasyon sonuÃ§larÄ± raporlanacak ve pdf haline getirilecek
* Verilen _instruction_'larÄ±n hepsi gerÃ§ekleÅŸtirilecek
* SonuÃ§lar similatÃ¶rde gÃ¶sterilecek
* PDF ile `.vhd` uzantÄ±lÄ± kaynak kodlarÄ±nÄ± sisteme yÃ¼klenecek
  * Aksis - DÃ¶kÃ¼man paylaÅŸÄ±mÄ± - Bilgisayar Mimarisi - Proje

### FaydalÄ± BaÄŸlantÄ±lar

* [16bit Mips VHDL](https://www.fpga4student.com/2017/09/vhdl-code-for-mips-processor.html)
* [MIPS-Processor-VHDL - Github](https://github.com/cm4233/MIPS-Processor-VHDL)
* [PiJoules/MIPS-processor](https://github.com/PiJoules/MIPS-processor)

## FaydalÄ± Siteler

* [MIPS Visual](http://www3.ntu.edu.sg/home/smitha/FYP_Gerald/index.html)

