Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Jun 02 22:03:02 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Project_design_wrapper_timing_summary_routed.rpt -rpx Project_design_wrapper_timing_summary_routed.rpx
| Design       : Project_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Project_design_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3439 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.618        0.000                      0                 9520       -0.014       -0.085                     10                 9520        3.000        0.000                       0                  3740  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                             ------------       ----------      --------------
Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk                                                               {0.000 5.000}      10.000          100.000         
  clk_out1_Project_design_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_Project_design_clk_wiz_1_0                             {0.000 15.000}     30.000          33.333          
sys_clk_pin                                                       {0.000 5.000}      10.000          100.000         
  clk_out1_Project_design_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_Project_design_clk_wiz_1_0_1                           {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.026        0.000                      0                  245        0.116        0.000                      0                  245       15.896        0.000                       0                   256  
Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.908        0.000                      0                   48        0.442        0.000                      0                   48       16.166        0.000                       0                    40  
clk                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_Project_design_clk_wiz_1_0                                   2.618        0.000                      0                 9226        0.354        0.000                      0                 9226        3.950        0.000                       0                  3440  
  clkfbout_Project_design_clk_wiz_1_0                                                                                                                                                                              28.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_Project_design_clk_wiz_1_0_1                                 2.618        0.000                      0                 9226        0.354        0.000                      0                 9226        3.950        0.000                       0                  3440  
  clkfbout_Project_design_clk_wiz_1_0_1                                                                                                                                                                            28.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Project_design_clk_wiz_1_0_1  clk_out1_Project_design_clk_wiz_1_0          2.618        0.000                      0                 9226       -0.014       -0.085                     10                 9226  
clk_out1_Project_design_clk_wiz_1_0    clk_out1_Project_design_clk_wiz_1_0_1        2.618        0.000                      0                 9226       -0.014       -0.085                     10                 9226  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                        From Clock                                                        To Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                        ----------                                                        --------                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                 Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.613        0.000                      0                    1       17.320        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.026ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.587ns (24.139%)  route 1.845ns (75.861%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 19.265 - 16.667 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.533    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.609 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.318     2.928    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X88Y85         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDCE (Prop_fdce_C_Q)         0.393     3.321 f  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.727     4.048    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_block_reg_1
    SLICE_X87Y83         LUT6 (Prop_lut6_I4_O)        0.097     4.145 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.638     4.783    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X87Y83         LUT5 (Prop_lut5_I0_O)        0.097     4.880 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.480     5.360    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X86Y80         FDRE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312    17.979    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.051 f  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.214    19.265    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y80         FDRE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.301    19.566    
                         clock uncertainty           -0.035    19.531    
    SLICE_X86Y80         FDRE (Setup_fdre_C_CE)      -0.145    19.386    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.386    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                 14.026    

Slack (MET) :             14.427ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.015ns  (logic 0.557ns (27.649%)  route 1.458ns (72.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 35.935 - 33.333 ) 
    Source Clock Delay      (SCD):    2.923ns = ( 19.589 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    18.200    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.276 f  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.313    19.589    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y80         FDRE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.347    19.936 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.366    20.302    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X86Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.399 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.869    21.267    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X84Y89         LUT2 (Prop_lut2_I0_O)        0.113    21.380 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.223    21.604    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X84Y89         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312    34.645    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.717 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.218    35.935    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y89         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.284    36.220    
                         clock uncertainty           -0.035    36.185    
    SLICE_X84Y89         FDCE (Setup_fdce_C_D)       -0.154    36.031    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.031    
                         arrival time                         -21.604    
  -------------------------------------------------------------------
                         slack                                 14.427    

Slack (MET) :             14.828ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.795ns  (logic 0.541ns (30.131%)  route 1.254ns (69.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 35.933 - 33.333 ) 
    Source Clock Delay      (SCD):    2.923ns = ( 19.589 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    18.200    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.276 f  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.313    19.589    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y80         FDRE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.347    19.936 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.366    20.302    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X86Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.399 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.889    21.288    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X85Y86         LUT6 (Prop_lut6_I0_O)        0.097    21.385 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.385    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X85Y86         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312    34.645    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.717 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.216    35.933    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y86         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.284    36.218    
                         clock uncertainty           -0.035    36.183    
    SLICE_X85Y86         FDCE (Setup_fdce_C_D)        0.030    36.213    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.213    
                         arrival time                         -21.385    
  -------------------------------------------------------------------
                         slack                                 14.828    

Slack (MET) :             14.848ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.778ns  (logic 0.541ns (30.421%)  route 1.237ns (69.579%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 35.934 - 33.333 ) 
    Source Clock Delay      (SCD):    2.923ns = ( 19.589 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    18.200    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.276 f  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.313    19.589    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y80         FDRE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.347    19.936 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.366    20.302    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X86Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.399 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.872    21.271    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X85Y88         LUT4 (Prop_lut4_I0_O)        0.097    21.368 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.368    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X85Y88         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312    34.645    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.717 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.217    35.934    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y88         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.284    36.219    
                         clock uncertainty           -0.035    36.184    
    SLICE_X85Y88         FDCE (Setup_fdce_C_D)        0.032    36.216    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                         -21.368    
  -------------------------------------------------------------------
                         slack                                 14.848    

Slack (MET) :             14.863ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.795ns  (logic 0.558ns (31.080%)  route 1.237ns (68.920%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 35.934 - 33.333 ) 
    Source Clock Delay      (SCD):    2.923ns = ( 19.589 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    18.200    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.276 f  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.313    19.589    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y80         FDRE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.347    19.936 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.366    20.302    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X86Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.399 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.872    21.271    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X85Y88         LUT5 (Prop_lut5_I0_O)        0.114    21.385 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.385    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X85Y88         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312    34.645    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.717 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.217    35.934    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y88         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.284    36.219    
                         clock uncertainty           -0.035    36.184    
    SLICE_X85Y88         FDCE (Setup_fdce_C_D)        0.064    36.248    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.248    
                         arrival time                         -21.385    
  -------------------------------------------------------------------
                         slack                                 14.863    

Slack (MET) :             14.970ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.695ns  (logic 0.541ns (31.911%)  route 1.154ns (68.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 35.935 - 33.333 ) 
    Source Clock Delay      (SCD):    2.923ns = ( 19.589 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    18.200    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.276 f  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.313    19.589    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y80         FDRE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.347    19.936 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.366    20.302    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X86Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.399 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.789    21.188    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X84Y89         LUT4 (Prop_lut4_I0_O)        0.097    21.285 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.285    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X84Y89         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312    34.645    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.717 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.218    35.935    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y89         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.284    36.220    
                         clock uncertainty           -0.035    36.185    
    SLICE_X84Y89         FDCE (Setup_fdce_C_D)        0.070    36.255    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.255    
                         arrival time                         -21.285    
  -------------------------------------------------------------------
                         slack                                 14.970    

Slack (MET) :             14.971ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.655ns  (logic 0.541ns (32.680%)  route 1.114ns (67.320%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 35.934 - 33.333 ) 
    Source Clock Delay      (SCD):    2.923ns = ( 19.589 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    18.200    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.276 f  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.313    19.589    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y80         FDRE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.347    19.936 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.366    20.302    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X86Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.399 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.749    21.148    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X85Y88         LUT3 (Prop_lut3_I0_O)        0.097    21.245 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    21.245    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X85Y88         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312    34.645    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.717 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.217    35.934    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y88         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.284    36.219    
                         clock uncertainty           -0.035    36.184    
    SLICE_X85Y88         FDCE (Setup_fdce_C_D)        0.032    36.216    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                         -21.245    
  -------------------------------------------------------------------
                         slack                                 14.971    

Slack (MET) :             14.989ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.669ns  (logic 0.555ns (33.244%)  route 1.114ns (66.756%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 35.934 - 33.333 ) 
    Source Clock Delay      (SCD):    2.923ns = ( 19.589 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    18.200    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.276 f  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.313    19.589    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y80         FDRE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.347    19.936 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.366    20.302    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X86Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.399 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.749    21.148    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X85Y88         LUT3 (Prop_lut3_I0_O)        0.111    21.259 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.259    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X85Y88         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312    34.645    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.717 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.217    35.934    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y88         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.284    36.219    
                         clock uncertainty           -0.035    36.184    
    SLICE_X85Y88         FDCE (Setup_fdce_C_D)        0.064    36.248    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.248    
                         arrival time                         -21.259    
  -------------------------------------------------------------------
                         slack                                 14.989    

Slack (MET) :             14.992ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.701ns  (logic 0.547ns (32.151%)  route 1.154ns (67.849%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 35.935 - 33.333 ) 
    Source Clock Delay      (SCD):    2.923ns = ( 19.589 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    18.200    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.276 f  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.313    19.589    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y80         FDRE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.347    19.936 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.366    20.302    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X86Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.399 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.789    21.188    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X84Y89         LUT5 (Prop_lut5_I0_O)        0.103    21.291 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.291    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X84Y89         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312    34.645    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.717 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.218    35.935    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y89         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.284    36.220    
                         clock uncertainty           -0.035    36.185    
    SLICE_X84Y89         FDCE (Setup_fdce_C_D)        0.098    36.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.283    
                         arrival time                         -21.291    
  -------------------------------------------------------------------
                         slack                                 14.992    

Slack (MET) :             15.234ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.447ns  (logic 0.541ns (37.376%)  route 0.906ns (62.624%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 35.935 - 33.333 ) 
    Source Clock Delay      (SCD):    2.923ns = ( 19.589 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    18.200    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.276 f  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.313    19.589    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y80         FDRE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.347    19.936 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.353    20.290    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X86Y79         LUT6 (Prop_lut6_I4_O)        0.097    20.387 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_2/O
                         net (fo=1, routed)           0.553    20.940    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_2_n_0
    SLICE_X88Y85         LUT6 (Prop_lut6_I1_O)        0.097    21.037 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.037    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_33
    SLICE_X88Y85         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.312    34.645    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.717 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.218    35.935    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X88Y85         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.301    36.237    
                         clock uncertainty           -0.035    36.202    
    SLICE_X88Y85         FDCE (Setup_fdce_C_D)        0.069    36.271    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.271    
                         arrival time                         -21.037    
  -------------------------------------------------------------------
                         slack                                 15.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.676%)  route 0.064ns (31.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.798     0.798    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.824 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.553     1.377    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y71         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.141     1.518 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.064     1.582    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[28]
    SLICE_X56Y71         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.929     0.929    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.958 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.821     1.779    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y71         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.389     1.390    
    SLICE_X56Y71         FDCE (Hold_fdce_C_D)         0.076     1.466    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.798     0.798    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.824 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.600     1.424    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X81Y94         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.055     1.620    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X81Y94         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.929     0.929    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.958 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.872     1.830    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X81Y94         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -0.406     1.424    
    SLICE_X81Y94         FDCE (Hold_fdce_C_D)         0.078     1.502    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.259%)  route 0.075ns (28.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.798     0.798    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.824 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.601     1.425    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X89Y84         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/Q
                         net (fo=3, routed)           0.075     1.641    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[1]
    SLICE_X88Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.686 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]__0_i_2/O
                         net (fo=1, routed)           0.000     1.686    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[5]
    SLICE_X88Y84         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.929     0.929    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.958 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.871     1.829    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X88Y84         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                         clock pessimism             -0.391     1.438    
    SLICE_X88Y84         FDCE (Hold_fdce_C_D)         0.120     1.558    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.798     0.798    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.824 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.600     1.424    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X81Y94         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.107     1.672    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X81Y93         FDPE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.929     0.929    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.958 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.872     1.830    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X81Y93         FDPE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.390     1.440    
    SLICE_X81Y93         FDPE (Hold_fdpe_C_D)         0.070     1.510    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.097%)  route 0.102ns (41.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.798     0.798    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.824 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.603     1.427    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X82Y92         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDCE (Prop_fdce_C_Q)         0.141     1.568 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.102     1.670    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X84Y91         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.929     0.929    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.958 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.875     1.833    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y91         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.390     1.443    
    SLICE_X84Y91         FDCE (Hold_fdce_C_D)         0.064     1.507    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.455%)  route 0.111ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.798     0.798    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.824 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.600     1.424    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X81Y94         FDPE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDPE (Prop_fdpe_C_Q)         0.128     1.552 r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.111     1.663    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X80Y94         SRL16E                                       r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.929     0.929    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.958 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.872     1.830    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X80Y94         SRL16E                                       r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.393     1.437    
    SLICE_X80Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.500    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.673%)  route 0.110ns (46.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.798     0.798    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.824 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.600     1.424    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X81Y94         FDPE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDPE (Prop_fdpe_C_Q)         0.128     1.552 r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.110     1.662    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X80Y94         SRL16E                                       r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.929     0.929    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.958 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.872     1.830    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X80Y94         SRL16E                                       r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.393     1.437    
    SLICE_X80Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.499    Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.291%)  route 0.117ns (38.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.798     0.798    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.824 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.601     1.425    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y86         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/Q
                         net (fo=3, routed)           0.117     1.683    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][8]
    SLICE_X88Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.728 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     1.728    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[7]
    SLICE_X88Y86         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.929     0.929    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.958 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.872     1.830    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X88Y86         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.390     1.440    
    SLICE_X88Y86         FDCE (Hold_fdce_C_D)         0.121     1.561    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.197%)  route 0.091ns (32.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.798     0.798    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.824 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.602     1.426    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X89Y87         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDCE (Prop_fdce_C_Q)         0.141     1.567 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.091     1.658    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][10]
    SLICE_X87Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.703 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.703    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X87Y86         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.929     0.929    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.958 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.872     1.830    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y86         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.390     1.440    
    SLICE_X87Y86         FDCE (Hold_fdce_C_D)         0.092     1.532    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.739%)  route 0.056ns (30.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.798     0.798    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.824 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.552     1.376    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y73         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.128     1.504 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.056     1.560    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[12]
    SLICE_X58Y73         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.929     0.929    Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.958 r  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.820     1.778    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y73         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.389     1.389    
    SLICE_X58Y73         FDCE (Hold_fdce_C_D)        -0.001     1.388    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         33.333      31.741     BUFGCTRL_X0Y0  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X86Y80   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X88Y85   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X86Y85   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X89Y87   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X89Y87   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X89Y87   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X89Y87   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X89Y87   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X89Y87   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X80Y94   Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X80Y94   Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X80Y94   Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X84Y85   Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X84Y85   Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X84Y87   Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X84Y87   Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X84Y85   Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X84Y85   Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.770         16.666      15.896     SLICE_X76Y77   Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.667      15.897     SLICE_X88Y82   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.770         16.667      15.897     SLICE_X88Y82   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.667      15.897     SLICE_X88Y82   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.770         16.667      15.897     SLICE_X88Y82   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.667      15.897     SLICE_X88Y82   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.770         16.667      15.897     SLICE_X88Y82   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.667      15.897     SLICE_X88Y82   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.770         16.667      15.897     SLICE_X88Y82   Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.667      15.897     SLICE_X80Y94   Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.770         16.667      15.897     SLICE_X80Y94   Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.141ns  (logic 0.701ns (22.320%)  route 2.440ns (77.680%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 34.657 - 33.333 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 18.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.714    18.380    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDCE (Prop_fdce_C_Q)         0.231    18.611 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=16, routed)          0.462    19.074    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[0]
    SLICE_X86Y84         LUT3 (Prop_lut3_I2_O)        0.231    19.305 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.966    20.271    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X85Y82         LUT5 (Prop_lut5_I3_O)        0.239    20.510 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.011    21.521    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X73Y92         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.324    34.657    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X73Y92         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.023    34.680    
                         clock uncertainty           -0.035    34.645    
    SLICE_X73Y92         FDCE (Setup_fdce_C_CE)      -0.216    34.429    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.429    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.141ns  (logic 0.701ns (22.320%)  route 2.440ns (77.680%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 34.657 - 33.333 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 18.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.714    18.380    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDCE (Prop_fdce_C_Q)         0.231    18.611 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=16, routed)          0.462    19.074    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[0]
    SLICE_X86Y84         LUT3 (Prop_lut3_I2_O)        0.231    19.305 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.966    20.271    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X85Y82         LUT5 (Prop_lut5_I3_O)        0.239    20.510 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.011    21.521    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X73Y92         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.324    34.657    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X73Y92         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.023    34.680    
                         clock uncertainty           -0.035    34.645    
    SLICE_X73Y92         FDCE (Setup_fdce_C_CE)      -0.216    34.429    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.429    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             13.066ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.990ns  (logic 0.692ns (23.148%)  route 2.298ns (76.852%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 34.667 - 33.333 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 18.385 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.719    18.385    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.259    18.644 f  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.655    19.300    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X86Y82         LUT3 (Prop_lut3_I2_O)        0.097    19.397 f  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.608    20.004    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X85Y82         LUT4 (Prop_lut4_I0_O)        0.239    20.243 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.455    20.698    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X85Y87         LUT5 (Prop_lut5_I0_O)        0.097    20.795 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.580    21.375    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X78Y94         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.334    34.667    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X78Y94         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.023    34.690    
                         clock uncertainty           -0.035    34.654    
    SLICE_X78Y94         FDCE (Setup_fdce_C_CE)      -0.213    34.441    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.441    
                         arrival time                         -21.375    
  -------------------------------------------------------------------
                         slack                                 13.066    

Slack (MET) :             13.070ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.144ns  (logic 0.701ns (22.296%)  route 2.443ns (77.704%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 34.820 - 33.333 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 18.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.714    18.380    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDCE (Prop_fdce_C_Q)         0.231    18.611 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=16, routed)          0.462    19.074    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[0]
    SLICE_X86Y84         LUT3 (Prop_lut3_I2_O)        0.231    19.305 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.966    20.271    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X85Y82         LUT5 (Prop_lut5_I3_O)        0.239    20.510 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.015    21.524    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X80Y96         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.487    34.820    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X80Y96         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.023    34.843    
                         clock uncertainty           -0.035    34.808    
    SLICE_X80Y96         FDCE (Setup_fdce_C_CE)      -0.213    34.595    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.595    
                         arrival time                         -21.524    
  -------------------------------------------------------------------
                         slack                                 13.070    

Slack (MET) :             13.074ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.069ns  (logic 0.701ns (22.838%)  route 2.368ns (77.162%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 34.752 - 33.333 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 18.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.714    18.380    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDCE (Prop_fdce_C_Q)         0.231    18.611 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=16, routed)          0.462    19.074    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[0]
    SLICE_X86Y84         LUT3 (Prop_lut3_I2_O)        0.231    19.305 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.966    20.271    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X85Y82         LUT5 (Prop_lut5_I3_O)        0.239    20.510 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.940    21.450    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X73Y94         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.419    34.752    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X73Y94         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.023    34.775    
                         clock uncertainty           -0.035    34.740    
    SLICE_X73Y94         FDCE (Setup_fdce_C_CE)      -0.216    34.524    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.524    
                         arrival time                         -21.450    
  -------------------------------------------------------------------
                         slack                                 13.074    

Slack (MET) :             13.143ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.733ns  (logic 0.701ns (25.652%)  route 2.032ns (74.348%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 34.484 - 33.333 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 18.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.714    18.380    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDCE (Prop_fdce_C_Q)         0.231    18.611 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=16, routed)          0.462    19.074    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[0]
    SLICE_X86Y84         LUT3 (Prop_lut3_I2_O)        0.231    19.305 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.966    20.271    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X85Y82         LUT5 (Prop_lut5_I3_O)        0.239    20.510 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.603    21.113    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X73Y82         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.151    34.484    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X73Y82         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.023    34.507    
                         clock uncertainty           -0.035    34.472    
    SLICE_X73Y82         FDCE (Setup_fdce_C_CE)      -0.216    34.256    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.256    
                         arrival time                         -21.113    
  -------------------------------------------------------------------
                         slack                                 13.143    

Slack (MET) :             13.156ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.001ns  (logic 0.692ns (23.057%)  route 2.309ns (76.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 34.768 - 33.333 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 18.385 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.719    18.385    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.259    18.644 f  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.655    19.300    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X86Y82         LUT3 (Prop_lut3_I2_O)        0.097    19.397 f  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.608    20.004    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X85Y82         LUT4 (Prop_lut4_I0_O)        0.239    20.243 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.455    20.698    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X85Y87         LUT5 (Prop_lut5_I0_O)        0.097    20.795 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.592    21.387    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X76Y92         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.435    34.768    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X76Y92         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.023    34.791    
                         clock uncertainty           -0.035    34.756    
    SLICE_X76Y92         FDCE (Setup_fdce_C_CE)      -0.213    34.543    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.543    
                         arrival time                         -21.387    
  -------------------------------------------------------------------
                         slack                                 13.156    

Slack (MET) :             13.264ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.872ns  (logic 0.609ns (21.203%)  route 2.263ns (78.797%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 34.750 - 33.333 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 18.385 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.719    18.385    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X86Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDCE (Prop_fdce_C_Q)         0.259    18.644 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.522    19.166    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X86Y84         LUT3 (Prop_lut3_I1_O)        0.111    19.277 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.966    20.243    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X85Y82         LUT5 (Prop_lut5_I3_O)        0.239    20.482 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.775    21.258    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X79Y95         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.417    34.750    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X79Y95         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.023    34.773    
                         clock uncertainty           -0.035    34.737    
    SLICE_X79Y95         FDCE (Setup_fdce_C_CE)      -0.216    34.521    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.521    
                         arrival time                         -21.258    
  -------------------------------------------------------------------
                         slack                                 13.264    

Slack (MET) :             13.284ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.897ns  (logic 0.701ns (24.201%)  route 2.196ns (75.799%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 34.789 - 33.333 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 18.380 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.714    18.380    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDCE (Prop_fdce_C_Q)         0.231    18.611 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=16, routed)          0.462    19.074    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[0]
    SLICE_X86Y84         LUT3 (Prop_lut3_I2_O)        0.231    19.305 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           0.966    20.271    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X85Y82         LUT5 (Prop_lut5_I3_O)        0.239    20.510 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.767    21.277    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X79Y93         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.456    34.789    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X79Y93         FDCE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.023    34.812    
                         clock uncertainty           -0.035    34.777    
    SLICE_X79Y93         FDCE (Setup_fdce_C_CE)      -0.216    34.561    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.561    
                         arrival time                         -21.277    
  -------------------------------------------------------------------
                         slack                                 13.284    

Slack (MET) :             13.596ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/CE
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.602ns  (logic 0.599ns (23.019%)  route 2.003ns (76.981%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 34.812 - 33.333 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 18.385 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.719    18.385    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.259    18.644 f  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=9, routed)           0.743    19.387    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X87Y82         LUT4 (Prop_lut4_I0_O)        0.101    19.488 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_3/O
                         net (fo=7, routed)           0.864    20.352    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_reg[0]
    SLICE_X86Y84         LUT6 (Prop_lut6_I5_O)        0.239    20.591 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Ext_NM_BRK_i_i_1/O
                         net (fo=2, routed)           0.397    20.988    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0
    SLICE_X86Y84         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.479    34.812    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y84         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism              0.023    34.835    
                         clock uncertainty           -0.035    34.799    
    SLICE_X86Y84         FDCE (Setup_fdce_C_CE)      -0.216    34.583    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         34.583    
                         arrival time                         -20.988    
  -------------------------------------------------------------------
                         slack                                 13.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.600ns  (logic 0.157ns (26.148%)  route 0.443ns (73.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 17.789 - 16.667 ) 
    Source Clock Delay      (SCD):    0.876ns = ( 17.543 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.876    17.543    Project_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X87Y80         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDCE (Prop_fdce_C_Q)         0.112    17.655 f  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.215    17.870    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X89Y81         LUT5 (Prop_lut5_I2_O)        0.045    17.915 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.228    18.143    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.123    17.789    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.776    
    SLICE_X89Y83         FDCE (Hold_fdce_C_CE)       -0.075    17.701    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.701    
                         arrival time                          18.143    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.600ns  (logic 0.157ns (26.148%)  route 0.443ns (73.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 17.789 - 16.667 ) 
    Source Clock Delay      (SCD):    0.876ns = ( 17.543 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.876    17.543    Project_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X87Y80         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDCE (Prop_fdce_C_Q)         0.112    17.655 f  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.215    17.870    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X89Y81         LUT5 (Prop_lut5_I2_O)        0.045    17.915 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.228    18.143    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.123    17.789    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.776    
    SLICE_X89Y83         FDCE (Hold_fdce_C_CE)       -0.075    17.701    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.701    
                         arrival time                          18.143    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.600ns  (logic 0.157ns (26.148%)  route 0.443ns (73.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 17.789 - 16.667 ) 
    Source Clock Delay      (SCD):    0.876ns = ( 17.543 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.876    17.543    Project_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X87Y80         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDCE (Prop_fdce_C_Q)         0.112    17.655 f  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.215    17.870    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X89Y81         LUT5 (Prop_lut5_I2_O)        0.045    17.915 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.228    18.143    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.123    17.789    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.776    
    SLICE_X89Y83         FDCE (Hold_fdce_C_CE)       -0.075    17.701    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.701    
                         arrival time                          18.143    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.600ns  (logic 0.157ns (26.148%)  route 0.443ns (73.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 17.789 - 16.667 ) 
    Source Clock Delay      (SCD):    0.876ns = ( 17.543 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.876    17.543    Project_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X87Y80         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDCE (Prop_fdce_C_Q)         0.112    17.655 f  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.215    17.870    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X89Y81         LUT5 (Prop_lut5_I2_O)        0.045    17.915 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.228    18.143    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.123    17.789    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.776    
    SLICE_X89Y83         FDCE (Hold_fdce_C_CE)       -0.075    17.701    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.701    
                         arrival time                          18.143    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.600ns  (logic 0.157ns (26.148%)  route 0.443ns (73.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 17.789 - 16.667 ) 
    Source Clock Delay      (SCD):    0.876ns = ( 17.543 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.876    17.543    Project_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X87Y80         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDCE (Prop_fdce_C_Q)         0.112    17.655 f  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.215    17.870    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X89Y81         LUT5 (Prop_lut5_I2_O)        0.045    17.915 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.228    18.143    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.123    17.789    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y83         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.776    
    SLICE_X89Y83         FDCE (Hold_fdce_C_CE)       -0.075    17.701    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.701    
                         arrival time                          18.143    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.539ns  (logic 0.157ns (29.111%)  route 0.382ns (70.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 17.764 - 16.667 ) 
    Source Clock Delay      (SCD):    0.876ns = ( 17.543 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.876    17.543    Project_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X87Y80         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDCE (Prop_fdce_C_Q)         0.112    17.655 f  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.215    17.870    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X89Y81         LUT5 (Prop_lut5_I2_O)        0.045    17.915 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.167    18.082    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X87Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.098    17.764    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.105    17.659    
    SLICE_X87Y82         FDCE (Hold_fdce_C_CE)       -0.075    17.584    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.584    
                         arrival time                          18.082    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.539ns  (logic 0.157ns (29.111%)  route 0.382ns (70.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 17.764 - 16.667 ) 
    Source Clock Delay      (SCD):    0.876ns = ( 17.543 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.876    17.543    Project_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X87Y80         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDCE (Prop_fdce_C_Q)         0.112    17.655 f  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.215    17.870    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X89Y81         LUT5 (Prop_lut5_I2_O)        0.045    17.915 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.167    18.082    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X87Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.098    17.764    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.105    17.659    
    SLICE_X87Y82         FDCE (Hold_fdce_C_CE)       -0.075    17.584    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.584    
                         arrival time                          18.082    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.539ns  (logic 0.157ns (29.111%)  route 0.382ns (70.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 17.764 - 16.667 ) 
    Source Clock Delay      (SCD):    0.876ns = ( 17.543 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.876    17.543    Project_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X87Y80         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDCE (Prop_fdce_C_Q)         0.112    17.655 f  Project_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.215    17.870    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X89Y81         LUT5 (Prop_lut5_I2_O)        0.045    17.915 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.167    18.082    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X87Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.098    17.764    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.105    17.659    
    SLICE_X87Y82         FDCE (Hold_fdce_C_CE)       -0.075    17.584    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.584    
                         arrival time                          18.082    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.157ns (25.041%)  route 0.470ns (74.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.012     1.012    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y84         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDCE (Prop_fdce_C_Q)         0.112     1.124 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.470     1.594    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X87Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.639 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.639    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_35
    SLICE_X87Y84         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.162     1.162    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y84         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.150     1.012    
    SLICE_X87Y84         FDCE (Hold_fdce_C_D)         0.056     1.068    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.157ns (23.703%)  route 0.505ns (76.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.012     1.012    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y84         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDCE (Prop_fdce_C_Q)         0.112     1.124 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.505     1.629    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/in0
    SLICE_X87Y84         LUT4 (Prop_lut4_I3_O)        0.045     1.674 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.674    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_37
    SLICE_X87Y84         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.162     1.162    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y84         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.150     1.012    
    SLICE_X87Y84         FDCE (Hold_fdce_C_D)         0.056     1.068    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.606    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X86Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X86Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X86Y82  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X89Y81  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X87Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X88Y83  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X88Y83  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X88Y83  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X88Y83  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X88Y83  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X86Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X86Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X87Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X87Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X80Y96  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X79Y93  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X79Y95  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X86Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X86Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X86Y82  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X86Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X86Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X86Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X86Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X86Y82  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X86Y82  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X89Y81  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X89Y81  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X87Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X87Y84  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Project_design_clk_wiz_1_0
  To Clock:  clk_out1_Project_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.228ns (17.858%)  route 5.649ns (82.142%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 9.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.227    -0.389    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X60Y74         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.393     0.004 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=34, routed)          2.163     2.167    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/ex_opcode_reg[1]
    SLICE_X83Y80         LUT3 (Prop_lut3_I0_O)        0.105     2.272 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__67/O
                         net (fo=17, routed)          1.442     3.714    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_8
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.239     3.953 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.953    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.252 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.252    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_4
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.341 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=338, routed)         1.728     6.069    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/of_pause_reg
    SLICE_X75Y90         LUT5 (Prop_lut5_I3_O)        0.103     6.172 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.315     6.487    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_n_71
    SLICE_X77Y90         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.210     9.306    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y90         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.348     9.654    
                         clock uncertainty           -0.368     9.286    
    SLICE_X77Y90         FDRE (Setup_fdre_C_D)       -0.181     9.105    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.816ns (42.080%)  route 3.876ns (57.920%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          1.108     6.419    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_D)       -0.172     9.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.116 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/Q
                         net (fo=1, routed)           0.000    -0.116    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/C
                         clock pessimism              0.240    -0.601    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.470    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.564    -0.600    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1_n_0
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.833    -0.840    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/C
                         clock pessimism              0.240    -0.600    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.131    -0.469    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.113 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000    -0.113    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.470    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.113 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.113    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/C
                         clock pessimism              0.240    -0.601    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.470    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.564    -0.600    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.112 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.112    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1_n_0
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.833    -0.840    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/C
                         clock pessimism              0.240    -0.600    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.131    -0.469    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.566    -0.598    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.116 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/Q
                         net (fo=1, routed)           0.000    -0.116    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1_n_0
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.838    -0.835    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.121    -0.477    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.117 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/Q
                         net (fo=1, routed)           0.000    -0.117    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.478    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.566    -0.598    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.114 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/Q
                         net (fo=1, routed)           0.000    -0.114    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1_n_0
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.838    -0.835    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.121    -0.477    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.478    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X70Y87         SRLC32E                                      r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.478    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Project_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y11     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y11     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y12     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y12     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y15     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y15     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y13     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y13     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y65     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y65     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y68     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y68     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Project_design_clk_wiz_1_0
  To Clock:  clkfbout_Project_design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       28.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Project_design_clk_wiz_1_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         30.000      28.408     BUFGCTRL_X0Y17   Project_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Project_design_clk_wiz_1_0_1
  To Clock:  clk_out1_Project_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.228ns (17.858%)  route 5.649ns (82.142%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 9.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.227    -0.389    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X60Y74         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.393     0.004 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=34, routed)          2.163     2.167    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/ex_opcode_reg[1]
    SLICE_X83Y80         LUT3 (Prop_lut3_I0_O)        0.105     2.272 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__67/O
                         net (fo=17, routed)          1.442     3.714    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_8
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.239     3.953 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.953    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.252 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.252    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_4
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.341 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=338, routed)         1.728     6.069    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/of_pause_reg
    SLICE_X75Y90         LUT5 (Prop_lut5_I3_O)        0.103     6.172 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.315     6.487    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_n_71
    SLICE_X77Y90         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.210     9.306    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y90         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.348     9.654    
                         clock uncertainty           -0.367     9.286    
    SLICE_X77Y90         FDRE (Setup_fdre_C_D)       -0.181     9.105    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.816ns (42.080%)  route 3.876ns (57.920%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          1.108     6.419    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.367     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_D)       -0.172     9.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.367     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.367     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.367     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.367     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.367     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.367     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.367     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.367     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.116 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/Q
                         net (fo=1, routed)           0.000    -0.116    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/C
                         clock pessimism              0.240    -0.601    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.470    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.564    -0.600    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1_n_0
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.833    -0.840    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/C
                         clock pessimism              0.240    -0.600    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.131    -0.469    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.113 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000    -0.113    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.470    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.113 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.113    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/C
                         clock pessimism              0.240    -0.601    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.470    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.564    -0.600    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.112 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.112    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1_n_0
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.833    -0.840    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/C
                         clock pessimism              0.240    -0.600    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.131    -0.469    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.566    -0.598    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.116 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/Q
                         net (fo=1, routed)           0.000    -0.116    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1_n_0
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.838    -0.835    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.121    -0.477    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.117 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/Q
                         net (fo=1, routed)           0.000    -0.117    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.478    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.566    -0.598    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.114 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/Q
                         net (fo=1, routed)           0.000    -0.114    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1_n_0
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.838    -0.835    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.121    -0.477    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.478    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X70Y87         SRLC32E                                      r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.478    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Project_design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y11     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y11     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y12     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y12     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y15     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y15     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y13     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y13     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y66     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y65     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y65     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y69     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y68     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y68     Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Project_design_clk_wiz_1_0_1
  To Clock:  clkfbout_Project_design_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       28.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Project_design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         30.000      28.408     BUFGCTRL_X0Y17   Project_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y2  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Project_design_clk_wiz_1_0_1
  To Clock:  clk_out1_Project_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.618ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.014ns,  Total Violation       -0.085ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.228ns (17.858%)  route 5.649ns (82.142%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 9.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.227    -0.389    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X60Y74         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.393     0.004 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=34, routed)          2.163     2.167    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/ex_opcode_reg[1]
    SLICE_X83Y80         LUT3 (Prop_lut3_I0_O)        0.105     2.272 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__67/O
                         net (fo=17, routed)          1.442     3.714    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_8
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.239     3.953 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.953    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.252 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.252    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_4
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.341 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=338, routed)         1.728     6.069    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/of_pause_reg
    SLICE_X75Y90         LUT5 (Prop_lut5_I3_O)        0.103     6.172 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.315     6.487    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_n_71
    SLICE_X77Y90         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.210     9.306    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y90         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.348     9.654    
                         clock uncertainty           -0.368     9.286    
    SLICE_X77Y90         FDRE (Setup_fdre_C_D)       -0.181     9.105    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.816ns (42.080%)  route 3.876ns (57.920%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          1.108     6.419    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_D)       -0.172     9.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.014ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.116 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/Q
                         net (fo=1, routed)           0.000    -0.116    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.368    -0.234    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.103    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.564    -0.600    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1_n_0
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.833    -0.840    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.368    -0.233    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.131    -0.102    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.113 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000    -0.113    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.368    -0.234    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.103    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.113 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.113    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.368    -0.234    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.103    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.564    -0.600    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.112 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.112    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1_n_0
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.833    -0.840    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.368    -0.233    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.131    -0.102    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.566    -0.598    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.116 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/Q
                         net (fo=1, routed)           0.000    -0.116    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1_n_0
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.838    -0.835    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.368    -0.231    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.121    -0.110    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.117 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/Q
                         net (fo=1, routed)           0.000    -0.117    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.368    -0.232    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.111    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.566    -0.598    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.114 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/Q
                         net (fo=1, routed)           0.000    -0.114    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1_n_0
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.838    -0.835    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.368    -0.231    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.121    -0.110    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.368    -0.232    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.111    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X70Y87         SRLC32E                                      r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.368    -0.232    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.111    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 -0.005    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Project_design_clk_wiz_1_0
  To Clock:  clk_out1_Project_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.618ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.014ns,  Total Violation       -0.085ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.228ns (17.858%)  route 5.649ns (82.142%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 9.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.227    -0.389    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X60Y74         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.393     0.004 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=34, routed)          2.163     2.167    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/ex_opcode_reg[1]
    SLICE_X83Y80         LUT3 (Prop_lut3_I0_O)        0.105     2.272 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__67/O
                         net (fo=17, routed)          1.442     3.714    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_8
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.239     3.953 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.000     3.953    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.252 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.252    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_4
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.341 f  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=338, routed)         1.728     6.069    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/of_pause_reg
    SLICE_X75Y90         LUT5 (Prop_lut5_I3_O)        0.103     6.172 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.315     6.487    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_n_71
    SLICE_X77Y90         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.210     9.306    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y90         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.348     9.654    
                         clock uncertainty           -0.368     9.286    
    SLICE_X77Y90         FDRE (Setup_fdre_C_D)       -0.181     9.105    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.816ns (42.080%)  route 3.876ns (57.920%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          1.108     6.419    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_D)       -0.172     9.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2_reg
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[25]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[27]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.816ns (42.948%)  route 3.741ns (57.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.973     6.283    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.144     9.240    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X69Y88         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg/C
                         clock pessimism              0.348     9.588    
                         clock uncertainty           -0.368     9.220    
    SLICE_X69Y88         FDRE (Setup_fdre_C_CE)      -0.292     8.928    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_sub_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_sel_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_cond_2_reg[26]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.816ns (43.712%)  route 3.626ns (56.288%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.343    -0.274    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y12         RAMB36E1                                     r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.846     1.572 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[10]
                         net (fo=2, routed)           1.380     2.952    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[3]
    SLICE_X72Y66         LUT6 (Prop_lut6_I1_O)        0.097     3.049 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.000     3.049    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.461 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.461    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.550 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/valid_check_carry_2
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.639 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.639    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/dcache_data_strobe_iiii
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.728 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.728    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.817 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=283, routed)         1.388     5.205    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I4_O)        0.105     5.310 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[8]_i_1/O
                         net (fo=60, routed)          0.858     6.169    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_79_in
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        1.145     9.241    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X68Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.368     9.221    
    SLICE_X68Y89         FDRE (Setup_fdre_C_CE)      -0.292     8.929    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_2_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.014ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.116 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2/Q
                         net (fo=1, routed)           0.000    -0.116    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_4_reg_srl2_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.368    -0.234    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.103    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.564    -0.600    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_3_reg_srl1_n_0
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.833    -0.840    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.368    -0.233    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.131    -0.102    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_mul_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.113 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000    -0.113    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[1]_srl2_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.368    -0.234    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.103    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.563    -0.601    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.113 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.113    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_3_reg_srl1_n_0
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.832    -0.841    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y83         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.368    -0.234    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.131    -0.103    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_addsub_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.564    -0.600    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.112 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1/Q
                         net (fo=1, routed)           0.000    -0.112    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_3_reg_srl1_n_0
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.833    -0.840    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X62Y84         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.368    -0.233    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.131    -0.102    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_div_op_4_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.566    -0.598    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.116 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1/Q
                         net (fo=1, routed)           0.000    -0.116    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[2]_srl1_n_0
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.838    -0.835    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.368    -0.231    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.121    -0.110    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.117 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1/Q
                         net (fo=1, routed)           0.000    -0.117    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[7]_srl1_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.368    -0.232    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.111    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.566    -0.598    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.114 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1/Q
                         net (fo=1, routed)           0.000    -0.114    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[1]_srl1_n_0
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.838    -0.835    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y89         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.368    -0.231    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.121    -0.110    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         SRL16E                                       r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_4_reg[6]_srl1_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.368    -0.232    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.111    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[6]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_Project_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + SS
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
    Spread Spectrum          (SS):    0.244ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.565    -0.599    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X70Y87         SRLC32E                                      r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484    -0.115 r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/Q
                         net (fo=1, routed)           0.000    -0.115    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30_n_0
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Project_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Project_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Project_design_i/clk_wiz_1/inst/clk_in1_Project_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Project_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Project_design_i/clk_wiz_1/inst/clk_out1_Project_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Project_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3439, routed)        0.836    -0.837    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X70Y87         FDRE                                         r  Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.368    -0.232    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121    -0.111    Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 -0.005    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.613ns  (required time - arrival time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.443ns  (logic 0.356ns (24.678%)  route 1.087ns (75.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 34.812 - 33.333 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 18.385 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.719    18.385    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X86Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDCE (Prop_fdce_C_Q)         0.259    18.644 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.758    19.403    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.097    19.500 f  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.328    19.828    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X89Y81         FDCE                                         f  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.479    34.812    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y81         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.023    34.835    
                         clock uncertainty           -0.035    34.800    
    SLICE_X89Y81         FDCE (Recov_fdce_C_CLR)     -0.359    34.441    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         34.441    
                         arrival time                         -19.828    
  -------------------------------------------------------------------
                         slack                                 14.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.320ns  (arrival time - required time)
  Source:                 Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.711ns  (logic 0.157ns (22.095%)  route 0.554ns (77.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.952ns = ( 17.618 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.952    17.618    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X86Y82         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDCE (Prop_fdce_C_Q)         0.112    17.730 r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.387    18.118    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X89Y83         LUT2 (Prop_lut2_I1_O)        0.045    18.163 f  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.166    18.329    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X89Y81         FDCE                                         f  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.114     1.114    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y81         FDCE                                         r  Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.013     1.101    
                         clock uncertainty            0.035     1.137    
    SLICE_X89Y81         FDCE (Remov_fdce_C_CLR)     -0.128     1.009    Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                          18.329    
  -------------------------------------------------------------------
                         slack                                 17.320    





