INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_29dfa978383111a1'...
Applying external generics to 'addsb_11_0_29dfa978383111a1'...
Delivering associated files for 'addsb_11_0_29dfa978383111a1'...
Generating implementation netlist for 'addsb_11_0_29dfa978383111a1'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_29dfa978383111a1'...
Running synthesis for 'addsb_11_0_29dfa978383111a1'
Running ngcbuild...
Writing VEO instantiation template for 'addsb_11_0_29dfa978383111a1'...
Writing Verilog structural simulation model for 'addsb_11_0_29dfa978383111a1'...
Delivered 3 files into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/addsb_11_0_29dfa978383111a1
Delivered 1 file into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/addsb_11_0_29dfa978383111a1
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_29dfa978383111a1'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_856b46edf5fd2c9b'...
Applying external generics to 'addsb_11_0_856b46edf5fd2c9b'...
Delivering associated files for 'addsb_11_0_856b46edf5fd2c9b'...
Generating implementation netlist for 'addsb_11_0_856b46edf5fd2c9b'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_856b46edf5fd2c9b'...
Running synthesis for 'addsb_11_0_856b46edf5fd2c9b'
Running ngcbuild...
Writing VEO instantiation template for 'addsb_11_0_856b46edf5fd2c9b'...
Writing Verilog structural simulation model for 'addsb_11_0_856b46edf5fd2c9b'...
Delivered 3 files into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/addsb_11_0_856b46edf5fd2c9b
Delivered 1 file into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/addsb_11_0_856b46edf5fd2c9b
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_856b46edf5fd2c9b'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_ba165a98660a6463'...
Applying external generics to 'addsb_11_0_ba165a98660a6463'...
Delivering associated files for 'addsb_11_0_ba165a98660a6463'...
Generating implementation netlist for 'addsb_11_0_ba165a98660a6463'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_ba165a98660a6463'...
Running synthesis for 'addsb_11_0_ba165a98660a6463'
Running ngcbuild...
Writing VEO instantiation template for 'addsb_11_0_ba165a98660a6463'...
Writing Verilog structural simulation model for 'addsb_11_0_ba165a98660a6463'...
Delivered 3 files into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/addsb_11_0_ba165a98660a6463
Delivered 1 file into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/addsb_11_0_ba165a98660a6463
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_ba165a98660a6463'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cmlt_11_2_a680687b7f91c37b'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'cmlt_11_2_a680687b7f91c37b'...
Delivering associated files for 'cmlt_11_2_a680687b7f91c37b'...
Generating implementation netlist for 'cmlt_11_2_a680687b7f91c37b'...
INFO:sim - Pre-processing HDL files for 'cmlt_11_2_a680687b7f91c37b'...
Running synthesis for 'cmlt_11_2_a680687b7f91c37b'
Running ngcbuild...
Writing VEO instantiation template for 'cmlt_11_2_a680687b7f91c37b'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'cmlt_11_2_a680687b7f91c37b'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/cmlt_11_2_a680687b7f91c37b
Delivered 1 file into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/cmlt_11_2_a680687b7f91c37b
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cmlt_11_2_a680687b7f91c37b'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cmlt_11_2_a8cda2c4d6ade386'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'cmlt_11_2_a8cda2c4d6ade386'...
Delivering associated files for 'cmlt_11_2_a8cda2c4d6ade386'...
Generating implementation netlist for 'cmlt_11_2_a8cda2c4d6ade386'...
INFO:sim - Pre-processing HDL files for 'cmlt_11_2_a8cda2c4d6ade386'...
Running synthesis for 'cmlt_11_2_a8cda2c4d6ade386'
Running ngcbuild...
Writing VEO instantiation template for 'cmlt_11_2_a8cda2c4d6ade386'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'cmlt_11_2_a8cda2c4d6ade386'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/cmlt_11_2_a8cda2c4d6ade386
Delivered 1 file into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/cmlt_11_2_a8cda2c4d6ade386
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cmlt_11_2_a8cda2c4d6ade386'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cmlt_11_2_ef11385c78568766'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'cmlt_11_2_ef11385c78568766'...
Delivering associated files for 'cmlt_11_2_ef11385c78568766'...
Generating implementation netlist for 'cmlt_11_2_ef11385c78568766'...
INFO:sim - Pre-processing HDL files for 'cmlt_11_2_ef11385c78568766'...
Running synthesis for 'cmlt_11_2_ef11385c78568766'
Running ngcbuild...
Writing VEO instantiation template for 'cmlt_11_2_ef11385c78568766'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'cmlt_11_2_ef11385c78568766'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/cmlt_11_2_ef11385c78568766
Delivered 1 file into directory
/tmp/sysgentmp-diego/cg_wk/c4e8ed07042386e9d/tmp/_cg/cmlt_11_2_ef11385c78568766
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cmlt_11_2_ef11385c78568766'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generic values...
WARNING:sim:597 - The parameter 'Sample_Frequency' is disabled and can't be set
   to any other value than '0.001'. Its value will be reset from '0.00100000000'
   to its last valid value '0.001'.
WARNING:sim:597 - The parameter 'Clock_Frequency' is disabled and can't be set
   to any other value than '250.0'. Its value will be reset from '250' to its
   last valid value '250.0'.
WARNING:sim:192 - Xco Parameter changed from (Sample_Frequency,0.00100000000) to
   (Sample_Frequency,0.001) during Recustomization.
WARNING:sim:192 - Xco Parameter changed from (Clock_Frequency,250) to
   (Clock_Frequency,250.0) during Recustomization.
Finished resolving generic values.
Generating IP...
WARNING:sim:472 - The chosen IP does not support a Verilog behavioral model,
   generating a Verilog structural model instead.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating NGC file.
Generating Verilog structural model.
Finished Generation.
Generating IP instantiation template...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generic values...
WARNING:sim:597 - The parameter 'Sample_Frequency' is disabled and can't be set
   to any other value than '0.001'. Its value will be reset from '0.00100000000'
   to its last valid value '0.001'.
WARNING:sim:597 - The parameter 'Clock_Frequency' is disabled and can't be set
   to any other value than '250.0'. Its value will be reset from '250' to its
   last valid value '250.0'.
WARNING:sim:192 - Xco Parameter changed from (Sample_Frequency,0.00100000000) to
   (Sample_Frequency,0.001) during Recustomization.
WARNING:sim:192 - Xco Parameter changed from (Clock_Frequency,250) to
   (Clock_Frequency,250.0) during Recustomization.
Finished resolving generic values.
Generating IP...
WARNING:sim:472 - The chosen IP does not support a Verilog behavioral model,
   generating a Verilog structural model instead.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
Generating NGC file.
Generating Verilog structural model.
Finished Generation.
Generating IP instantiation template...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
