# Reading E:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do HW5P3_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/repos/ECEN5863_HW/HW5/HW5P3 {E:/repos/ECEN5863_HW/HW5/HW5P3/HW5P3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:13 on Oct 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/repos/ECEN5863_HW/HW5/HW5P3" E:/repos/ECEN5863_HW/HW5/HW5P3/HW5P3.v 
# -- Compiling module HW5P3
# 
# Top level modules:
# 	HW5P3
# End time: 20:48:13 on Oct 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work E:/repos/ECEN5863_HW/HW5/HW5P3/HW5P3_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:24 on Oct 05,2020
# vlog -reportprogress 300 -work work E:/repos/ECEN5863_HW/HW5/HW5P3/HW5P3_tb.v 
# -- Compiling module HW5P3_tb
# 
# Top level modules:
# 	HW5P3_tb
# End time: 20:48:24 on Oct 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript rtl_work.HW5P3_tb
# vsim -gui -l msim_transcript rtl_work.HW5P3_tb 
# Start time: 20:48:31 on Oct 05,2020
# Loading rtl_work.HW5P3_tb
# Loading rtl_work.HW5P3
add wave -position end  sim:/HW5P3_tb/TIME
add wave -position end  sim:/HW5P3_tb/a_tb
add wave -position end  sim:/HW5P3_tb/b_tb
add wave -position end  sim:/HW5P3_tb/equals_tb
run -all
# End time: 21:06:37 on Oct 05,2020, Elapsed time: 0:18:06
# Errors: 0, Warnings: 0
