0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA_RISC/20240614_AXI_memory/20240614_AXI_memory.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_RISC/20240614_AXI_memory/20240614_AXI_memory.srcs/sim_1/new/tb.sv,1718607658,systemVerilog,,,,tb,,uvm,,,,,,
D:/FPGA_RISC/20240614_AXI_memory/20240614_AXI_memory.srcs/sim_1/new/tb_AXI.sv,1718669488,systemVerilog,,,,AXI_interface;tb_AXI,,uvm,,,,,,
D:/FPGA_RISC/20240614_AXI_memory/20240614_AXI_memory.srcs/sources_1/new/AXI_Memory.sv,1718616402,systemVerilog,D:/FPGA_RISC/20240614_AXI_memory/20240614_AXI_memory.srcs/sim_1/new/tb_AXI.sv,D:/FPGA_RISC/20240614_AXI_memory/20240614_AXI_memory.srcs/sim_1/new/tb_AXI.sv,,$unit_AXI_Memory_sv;AXI_Master;AXI_Memory;AXI_Slave_Memory,,uvm,,,,,,
