<profile>

<section name = "Vivado HLS Report for 'readVoltages'" level="0">
<item name = "Date">Sat Jan 11 14:24:36 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">IP_latest_2020_Enero</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.254, 4.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 7501, 4, 7501, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3, 7500, 3, -, -, 1 ~ 2500, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 140</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 150</column>
<column name="Register">-, -, 192, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_202_p2">+, 0, 0, 34, 27, 3</column>
<column name="V_data_V_data_00_status">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_11_i_i_fu_139_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_1_i_i_fu_180_p2">or, 0, 0, 27, 27, 2</column>
<column name="ret_V_2_i_i_fu_191_p2">or, 0, 0, 27, 27, 2</column>
<column name="ret_V_i_i_fu_169_p2">or, 0, 0, 28, 28, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="V_SIZE_blk_n">9, 2, 1, 2</column>
<column name="V_data_V_data_0_blk_n">9, 2, 1, 2</column>
<column name="V_data_V_data_1_blk_n">9, 2, 1, 2</column>
<column name="V_data_V_data_2_blk_n">9, 2, 1, 2</column>
<column name="V_data_V_data_3_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="p_i_i_reg_123">9, 2, 27, 54</column>
<column name="voltagesBackup_address0">15, 3, 14, 42</column>
<column name="voltagesBackup_address1">15, 3, 14, 42</column>
<column name="voltagesBackup_d0">15, 3, 32, 96</column>
<column name="voltagesBackup_d1">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="V_SIZE_read_reg_208">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="p_i_i_reg_123">27, 0, 27, 0</column>
<column name="tmp_data_0_reg_216">32, 0, 32, 0</column>
<column name="tmp_data_1_reg_221">32, 0, 32, 0</column>
<column name="tmp_data_2_reg_226">32, 0, 32, 0</column>
<column name="tmp_data_3_reg_231">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, readVoltages, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, readVoltages, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, readVoltages, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, readVoltages, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, readVoltages, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, readVoltages, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, readVoltages, return value</column>
<column name="voltagesBackup_address0">out, 14, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_ce0">out, 1, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_we0">out, 1, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_d0">out, 32, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_address1">out, 14, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_ce1">out, 1, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_we1">out, 1, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_d1">out, 32, ap_memory, voltagesBackup, array</column>
<column name="V_SIZE_dout">in, 32, ap_fifo, V_SIZE, pointer</column>
<column name="V_SIZE_empty_n">in, 1, ap_fifo, V_SIZE, pointer</column>
<column name="V_SIZE_read">out, 1, ap_fifo, V_SIZE, pointer</column>
<column name="V_data_V_data_0_dout">in, 32, ap_fifo, V_data_V_data_0, pointer</column>
<column name="V_data_V_data_0_empty_n">in, 1, ap_fifo, V_data_V_data_0, pointer</column>
<column name="V_data_V_data_0_read">out, 1, ap_fifo, V_data_V_data_0, pointer</column>
<column name="V_data_V_data_1_dout">in, 32, ap_fifo, V_data_V_data_1, pointer</column>
<column name="V_data_V_data_1_empty_n">in, 1, ap_fifo, V_data_V_data_1, pointer</column>
<column name="V_data_V_data_1_read">out, 1, ap_fifo, V_data_V_data_1, pointer</column>
<column name="V_data_V_data_2_dout">in, 32, ap_fifo, V_data_V_data_2, pointer</column>
<column name="V_data_V_data_2_empty_n">in, 1, ap_fifo, V_data_V_data_2, pointer</column>
<column name="V_data_V_data_2_read">out, 1, ap_fifo, V_data_V_data_2, pointer</column>
<column name="V_data_V_data_3_dout">in, 32, ap_fifo, V_data_V_data_3, pointer</column>
<column name="V_data_V_data_3_empty_n">in, 1, ap_fifo, V_data_V_data_3, pointer</column>
<column name="V_data_V_data_3_read">out, 1, ap_fifo, V_data_V_data_3, pointer</column>
</table>
</item>
</section>
</profile>
